Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Apr  1 12:05:00 2022
| Host         : sohun-XPS-13 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   399 |
|    Minimum number of control sets                        |   399 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1195 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   399 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    52 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |    37 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |    15 |
| >= 16              |   196 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           15970 |         3785 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |            2255 |          719 |
| Yes          | No                    | No                     |           12078 |         3154 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            2616 |          754 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                                                            Set/Reset Signal                                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/ddiv_64ns_64ns_64_59_no_dsp_1_U17/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                             |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]                                                                                                                    |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                                                              |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                2 |              3 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                          |                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                     |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_5 |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_1                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/add_ln243_reg_14070                                                                                                                             |                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_5                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/i_3_reg_2530                                                                                                                                    | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/i_3_reg_253                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_2                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_3                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_DIST_0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_2                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_DIST_0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_3                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[20]_0                                                                        |                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/E[0]                                                                                       | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/i_1_reg_266                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_4                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state19                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state20                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_5                 |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_keep_V_U/B_V_data_1_payload_A[3]_i_1__1_n_5                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_keep_V_U/B_V_data_1_payload_A[3]_i_1_n_5                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_5                                                          |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/trunc_ln657_reg_1181[5]_i_1_n_5                                                                                                                                                                               |                5 |              5 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                          |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/trunc_ln657_reg_1181[5]_i_1__0_n_5                                                                                                                                                                             |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_data_V_U/ap_NS_fsm[1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                             | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_NS_fsm[2]                                                                                                                                    | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/Ui_reg_1213                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                 |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_NS_fsm19_out                                                                                                                                                                 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454[94]                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state8                                                                                                                                                                | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/p_Val2_17_reg_1583                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_NS_fsm[11]                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_NS_fsm[11]                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                            | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/k1_reg_209[6]_i_2_n_5                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/SR[0]                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/ap_CS_fsm_state70                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_1[0]                                                                                                                          |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                          |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state2                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fdiv_32ns_32ns_32_16_no_dsp_1_U26/MorrisLecar_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                                 |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                   | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                          |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                   | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                               | top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in10_out                                                                                                                                          |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_NS_fsm[2]                                                                                                                                    | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/Ui_reg_1277                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U57/MorrisLecar_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                                                                 |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/Ui_1_reg_14960                                                                                                                                  | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/Ui_1_reg_1496                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state2                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_NS_fsm[5]                                                                                                                                    |                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                              | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                             | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/resultf_3_reg_72[31]_i_2_n_5                                                                                                                                                                     | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/resultf_3_reg_72[31]_i_1_n_5                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/Ui_2_reg_14120                                                                                                                                  | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/Ui_2_reg_1412                                                                                                                                                                                |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                            |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                   |                5 |              8 |         1.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                           |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                   |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg_0[0]                                       | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                   |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                         |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                         |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                          |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                         |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                         |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                               | top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                                                                                                                                        |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                |                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state5                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state5                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                  |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                  |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                  |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                              |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[1]                                                                                                                     |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                       |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                                             |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                       | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                    |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8][0]                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                    |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                           |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                           |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                     |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_pp1_stage0                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_pp1_stage0                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                    |                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/cordic_hyperb_table_128_V_U/MorrisLecar_sinh_cosh_range_redux_cordic_double_s_cordic_hyperb_table_128_V_rom_U/q0[122]_i_1_n_5                                                   | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/cordic_hyperb_table_128_V_U/MorrisLecar_sinh_cosh_range_redux_cordic_double_s_cordic_hyperb_table_128_V_rom_U/q0[121]_i_1_n_5                                                                                                |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0_n_0                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                                           |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                     |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/ddiv_64ns_64ns_64_59_no_dsp_1_U17/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[1]                                                                                    |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                             |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0_n_0                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                                           |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0_n_0                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                                           |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                           |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0_n_0                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                                           |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                             |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/icmp_ln850_1_reg_16940                                                                                                                                                          |                                                                                                                                                                                                                                                                                                        |                7 |             11 |         1.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_NS_fsm[5]                                                                                                                                    |                                                                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/icmp_ln850_reg_16720                                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                7 |             11 |         1.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/resultf_4_reg_70[63]_i_2_n_5                                                                                                                                                                    | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/resultf_4_reg_70[63]_i_1_n_5                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                          |                3 |             11 |         3.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                          |                3 |             11 |         3.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                          |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                             |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/NZeros_3_reg_16040                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                8 |             12 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                       |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/NZeros_reg_15880                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                  |                8 |             13 |         1.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                             | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[20]                                                                          | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/i___4_n_5                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                              | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg_0[0]                                       | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                         |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                        |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[20]                                                                          | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/i___5_n_5                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state13                                                                                                                               | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/empty_78_reg_265[33]                                                                                                                                                                         |                4 |             15 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state13                                                                                                                               | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/empty_67_reg_278[33]                                                                                                                                                                         |                4 |             15 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                              |                6 |             15 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                               | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                              |                5 |             15 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     |                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_1_reg_16490                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_16320                                                                                                                                                             |                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                       |                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state13                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                              |                9 |             18 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[20]                                                                          | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/shl_ln368_reg_1521[179]_i_1_n_5                                                                                                                                                              |                5 |             18 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                                        |                3 |             19 |         6.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                   | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                7 |             21 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                             |                4 |             21 |         5.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                      |                5 |             21 |         4.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                          |                6 |             21 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fdiv_32ns_32ns_32_16_no_dsp_1_U26/MorrisLecar_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                                 |                7 |             22 |         3.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state13                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                                              |                7 |             22 |         3.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U57/MorrisLecar_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                                                                 |                7 |             22 |         3.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fmul_32ns_32ns_32_4_max_dsp_1_U25/MorrisLecar_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                                           |                7 |             22 |         3.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state12                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state13                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                6 |             22 |         3.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                        |               10 |             24 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |               11 |             24 |         2.18 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/resultf_3_reg_72[31]_i_2_n_5                                                                                                                                                                     | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/ap_NS_fsm16_out                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                        |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/ap_enable_reg_pp0_iter11                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/ap_CS_fsm_reg_n_5_[21]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | top_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/cordic_hyperb_table_128_V_U/MorrisLecar_sinh_cosh_range_redux_cordic_double_s_cordic_hyperb_table_128_V_rom_U/q0[122]_i_1_n_5                                                   | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/cordic_hyperb_table_128_V_U/MorrisLecar_sinh_cosh_range_redux_cordic_double_s_cordic_hyperb_table_128_V_rom_U/q0[123]_i_1_n_5                                                                                                |               10 |             26 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state12                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               15 |             26 |         1.73 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                  |                6 |             28 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/grp_fu_270_ce                                                                                                                                                                                      | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/ap_CS_fsm_reg[83]                                                                                                                                                                                                                               |                8 |             29 |         3.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                6 |             29 |         4.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/din0_buf1[28]_i_1__6_n_5                                                                                                                                                                                                                   |                9 |             29 |         3.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                      |                9 |             30 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/fdiv_32ns_32ns_32_16_no_dsp_1_U26/din0_buf1[31]_i_1_n_5                                                                                                                                                                                       |               15 |             31 |         2.07 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_data_V_U/ap_CS_fsm_reg[119][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/ap_NS_fsm[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/expx_reg_58[31]_i_1__0_n_5                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/ap_CS_fsm_state98                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/reg_1330                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/reg_1400                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                             | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/ap_CS_fsm_state100                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/B_V_data_1_payload_A[31]_i_1__0_n_5                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                              | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_5                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/ap_CS_fsm_state101                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_data_V_U/ap_CS_fsm_reg[100][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/fptrunc_64ns_32_2_no_dsp_1_U58/ce_r                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                      |                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/p_17_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                        |               16 |             33 |         2.06 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                              |                9 |             33 |         3.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                        |               11 |             34 |         3.09 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state8                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               11 |             34 |         3.09 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pp_V_load_11_reg_13400                                                                                                                          |                                                                                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pp_V_load_13_reg_13730                                                                                                                          |                                                                                                                                                                                                                                                                                                        |               13 |             34 |         2.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/reg_338[33]_i_1_n_5                                                                                                                             |                                                                                                                                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/reg_3430                                                                                                                                        |                                                                                                                                                                                                                                                                                                        |               15 |             34 |         2.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/reg_3670                                                                                                                                        |                                                                                                                                                                                                                                                                                                        |               11 |             34 |         3.09 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/i___1_n_5                                                                                                                                       |                                                                                                                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state8                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/isNeg_1_reg_14890                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               25 |             34 |         1.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/reg_362[33]_i_1_n_5                                                                                                                             |                                                                                                                                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pp_V_load_4_reg_14100                                                                                                                           |                                                                                                                                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/reg_2990                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               12 |             35 |         2.92 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                        |                9 |             35 |         3.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/ap_CS_fsm_state116                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               12 |             35 |         2.92 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/ap_CS_fsm_state10                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               11 |             35 |         3.18 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/empty_79_reg_2740                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                9 |             35 |         3.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |               13 |             35 |         2.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                 |                9 |             35 |         3.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/empty_70_reg_3070                                                                          |                                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[14][0]                                                                       |                                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/empty_68_reg_2870                                                                          |                                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/empty_81_reg_2940                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/empty_80_reg_2840                                                                                                                               |                                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[16][0]                                                                       |                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/p_0_in                                                                                     |                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                         |               13 |             37 |         2.85 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pps_V_U/MorrisLecar_big_mult_v3_101_17_s_pps_V_ram_U/p_0_in                                                                                     |                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/pps_V_ce0                                                                                  |                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[17][0]                                                                       |                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pps_V_U/MorrisLecar_big_mult_v3_101_17_s_pps_V_ram_U/pps_V_ce0                                                                                  |                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/empty_82_reg_304[36]_i_1_n_5                                                                                                                    |                                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                   |               11 |             37 |         3.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                6 |             37 |         6.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                              |               12 |             37 |         3.08 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/din1_buf1[63]_i_1__0_n_5                                                                                                                                                                                                                   |               12 |             38 |         3.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                                        |                5 |             39 |         7.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                   |               19 |             40 |         2.11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                            |                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/grp_fu_270_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                        |               14 |             40 |         2.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                        |               10 |             40 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                        |               12 |             40 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                       |                9 |             41 |         4.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_CS_fsm_state3                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               11 |             41 |         3.73 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                 |               12 |             41 |         3.42 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_CS_fsm_state3                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               26 |             41 |         1.58 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |               14 |             41 |         2.93 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                       |                7 |             42 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                    |                6 |             43 |         7.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/ce_r                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_2                                                                                                             |               10 |             46 |         4.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/cordic_hyperb_table_128_V_U/MorrisLecar_sinh_cosh_range_redux_cordic_double_s_cordic_hyperb_table_128_V_rom_U/q0[122]_i_1_n_5                                                   |                                                                                                                                                                                                                                                                                                        |               19 |             47 |         2.47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                    | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |                9 |             47 |         5.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                8 |             47 |         5.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                       | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               10 |             47 |         4.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                        |                9 |             48 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U56/ce_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |               12 |             48 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                       | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                   |                8 |             48 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |               11 |             48 |         4.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |                8 |             48 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                        |                8 |             48 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |                9 |             48 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                                          |               13 |             51 |         3.92 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/ddiv_64ns_64ns_64_59_no_dsp_1_U17/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[3]                                                                                    |               11 |             51 |         4.64 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                                                                          |               16 |             51 |         3.19 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadd_64ns_64ns_64_7_full_dsp_1_U49/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                         |                8 |             51 |         6.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               14 |             51 |         3.64 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[3]                                                                                                                     |                9 |             51 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dadddsub_64ns_64ns_64_7_full_dsp_1_U15/MorrisLecar_ap_dadddsub_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                                 |               13 |             51 |         3.92 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/dadd_64ns_64ns_64_7_full_dsp_1_U30/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                                          |               12 |             51 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U50/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                          |               15 |             51 |         3.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                          |               23 |             51 |         2.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_17100                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |               14 |             53 |         3.79 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_9_reg_17200                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |               14 |             53 |         3.79 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/resultf_4_reg_70[63]_i_2_n_5                                                                                                                                                                    | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/ap_NS_fsm19_out                                                                                                                                                                                                                              |               26 |             53 |         2.04 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state13                                                                                                                                                               | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/x_reg_1730                                                                                                                                                                                                                   |               26 |             54 |         2.08 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state13                                                                                                                                                               | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/y_reg_1735                                                                                                                                                                                                                   |               17 |             54 |         3.18 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                              |               13 |             59 |         4.54 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/c_out_write_assign_reg_244[61]_i_2_n_5                                                                                                                                          | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/c_out_write_assign_reg_244[61]_i_1_n_5                                                                                                                                                                                       |               21 |             62 |         2.95 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/ap_CS_fsm_state40                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               18 |             63 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/ap_CS_fsm_state39                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               21 |             63 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_NS_fsm110_out                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               16 |             63 |         3.94 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state29                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               14 |             63 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_sinh_cosh_range_redux_cordic_double_s_fu_205_ap_ready                                                                                                                       | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/ap_rst_n_0                                                                                                                                                                                                    |               26 |             63 |         2.42 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/reg_1320                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                        |               15 |             64 |         4.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/expx_reg_58[63]_i_1_n_5                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/reg_1260                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                        |               15 |             64 |         4.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/reg_1380                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/ap_CS_fsm_state11                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/ap_CS_fsm_state194                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/ap_CS_fsm_state46                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/ap_CS_fsm_reg[216][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |               23 |             64 |         2.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/reg_3210                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               15 |             64 |         4.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/reg_3060                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               25 |             64 |         2.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Iext_V_data_V_U/grp_fu_243_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/reg_3130                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               13 |             64 |         4.92 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                          |               26 |             65 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/regslice_both_Vout_V_data_V_U/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               32 |             65 |         2.03 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/p_21_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               22 |             65 |         2.95 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                                        |               13 |             67 |         5.15 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                                        |               15 |             67 |         4.47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/p_Val2_36_reg_3260                                                                                                                              |                                                                                                                                                                                                                                                                                                        |               42 |             83 |         1.98 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/ap_NS_fsm110_out                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               23 |             85 |         3.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |               22 |             87 |         3.95 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_NS_fsm19_out                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |               45 |             89 |         1.98 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_NS_fsm115_out                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               33 |             95 |         2.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/ap_CS_fsm_state74                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               24 |             95 |         3.96 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_NS_fsm18_out                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |               33 |             96 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/p_Val2_35_reg_3500                                                                                                                              |                                                                                                                                                                                                                                                                                                        |               56 |             96 |         1.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |               32 |             96 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ap_CS_fsm_reg[20]                                                                          |                                                                                                                                                                                                                                                                                                        |               30 |             98 |         3.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dadddsub_64ns_64ns_64_7_full_dsp_1_U48/din0_buf1[63]_i_1_n_5                                                                                                                                                                 |               42 |            107 |         2.55 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state15                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               45 |            127 |         2.82 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_reg[198][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |               33 |            128 |         3.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state22                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               54 |            128 |         2.37 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U55/ce_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                        |               42 |            141 |         3.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/add_ln6_reg_14240                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               35 |            144 |         4.11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/ce_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |               40 |            174 |         4.35 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/agg_tmp11_i_0_reg_2200                                                                                                                                                          | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/agg_tmp11_i_0_reg_220                                                                                                                                                                        |               47 |            176 |         3.74 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_CS_fsm_state8                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               57 |            189 |         3.32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/ap_rst_n_0                                                                                                                                                                                                    |              281 |            931 |         3.31 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |             1269 |           6133 |         4.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |             3786 |          16975 |         4.48 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


