# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name trunc_ln3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln3 \
    op interface \
    ports { trunc_ln3 { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name icmp_ln53_lcssa \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_icmp_ln53_lcssa \
    op interface \
    ports { icmp_ln53_lcssa { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name mux_case_01759_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_01759_reload \
    op interface \
    ports { mux_case_01759_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name conv3_i_15211762_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_i_15211762_reload \
    op interface \
    ports { conv3_i_15211762_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name conv3_i_15351765_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_i_15351765_reload \
    op interface \
    ports { conv3_i_15351765_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name conv3_i_15491768_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_i_15491768_reload \
    op interface \
    ports { conv3_i_15491768_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name conv3_i_15631771_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_i_15631771_reload \
    op interface \
    ports { conv3_i_15631771_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name conv3_i_15771774_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_i_15771774_reload \
    op interface \
    ports { conv3_i_15771774_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name conv3_i_66181777_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_i_66181777_reload \
    op interface \
    ports { conv3_i_66181777_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name lhs_V_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_1_reload \
    op interface \
    ports { lhs_V_1_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name mux_case_85171783_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_85171783_reload \
    op interface \
    ports { mux_case_85171783_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name mux_case_96101786_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_96101786_reload \
    op interface \
    ports { mux_case_96101786_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name mux_case_106111789_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_106111789_reload \
    op interface \
    ports { mux_case_106111789_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name mux_case_116121792_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_116121792_reload \
    op interface \
    ports { mux_case_116121792_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name lhs_V_2_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_2_reload \
    op interface \
    ports { lhs_V_2_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name lhs_V_3_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_3_reload \
    op interface \
    ports { lhs_V_3_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name mux_case_147111801_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_147111801_reload \
    op interface \
    ports { mux_case_147111801_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name mux_case_158061804_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_158061804_reload \
    op interface \
    ports { mux_case_158061804_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name lhs_V_4_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_4_reload \
    op interface \
    ports { lhs_V_4_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name mux_case_178081810_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_178081810_reload \
    op interface \
    ports { mux_case_178081810_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name mux_case_189031813_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_189031813_reload \
    op interface \
    ports { mux_case_189031813_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name lhs_V_5_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_5_reload \
    op interface \
    ports { lhs_V_5_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name lhs_V_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_6_reload \
    op interface \
    ports { lhs_V_6_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name mux_case_2110021822_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2110021822_reload \
    op interface \
    ports { mux_case_2110021822_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name mux_case_2210971825_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2210971825_reload \
    op interface \
    ports { mux_case_2210971825_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name lhs_V_7_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_7_reload \
    op interface \
    ports { lhs_V_7_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name lhs_V_8_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_8_reload \
    op interface \
    ports { lhs_V_8_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name lhs_V_9_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_9_reload \
    op interface \
    ports { lhs_V_9_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name lhs_V_10_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_10_reload \
    op interface \
    ports { lhs_V_10_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name lhs_V_11_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_11_reload \
    op interface \
    ports { lhs_V_11_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name mux_case_2814871843_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2814871843_reload \
    op interface \
    ports { mux_case_2814871843_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name lhs_V_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_12_reload \
    op interface \
    ports { lhs_V_12_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name lhs_V_13_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lhs_V_13_reload \
    op interface \
    ports { lhs_V_13_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name mux_case_3146316811852_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3146316811852_reload \
    op interface \
    ports { mux_case_3146316811852_reload { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name f_V_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_23_out \
    op interface \
    ports { f_V_23_out { O 1 vector } f_V_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name f_V_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_22_out \
    op interface \
    ports { f_V_22_out { O 1 vector } f_V_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name f_V_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_21_out \
    op interface \
    ports { f_V_21_out { O 1 vector } f_V_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name f_V_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_20_out \
    op interface \
    ports { f_V_20_out { O 1 vector } f_V_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name f_V_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_19_out \
    op interface \
    ports { f_V_19_out { O 1 vector } f_V_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name f_V_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_18_out \
    op interface \
    ports { f_V_18_out { O 1 vector } f_V_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name f_V_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_17_out \
    op interface \
    ports { f_V_17_out { O 1 vector } f_V_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name f_V_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_16_out \
    op interface \
    ports { f_V_16_out { O 1 vector } f_V_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name f_V_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_15_out \
    op interface \
    ports { f_V_15_out { O 1 vector } f_V_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name f_V_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_14_out \
    op interface \
    ports { f_V_14_out { O 1 vector } f_V_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name f_V_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_13_out \
    op interface \
    ports { f_V_13_out { O 1 vector } f_V_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name f_V_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_12_out \
    op interface \
    ports { f_V_12_out { O 1 vector } f_V_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name f_V_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_11_out \
    op interface \
    ports { f_V_11_out { O 1 vector } f_V_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name f_V_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_10_out \
    op interface \
    ports { f_V_10_out { O 1 vector } f_V_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name f_V_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_9_out \
    op interface \
    ports { f_V_9_out { O 1 vector } f_V_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name f_V_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_8_out \
    op interface \
    ports { f_V_8_out { O 1 vector } f_V_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name f_V_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_7_out \
    op interface \
    ports { f_V_7_out { O 1 vector } f_V_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name f_V_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_6_out \
    op interface \
    ports { f_V_6_out { O 1 vector } f_V_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name f_V_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_5_out \
    op interface \
    ports { f_V_5_out { O 1 vector } f_V_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name f_V_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_4_out \
    op interface \
    ports { f_V_4_out { O 1 vector } f_V_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name f_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_3_out \
    op interface \
    ports { f_V_3_out { O 1 vector } f_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name f_V_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_2_out \
    op interface \
    ports { f_V_2_out { O 1 vector } f_V_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name f_V_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_1_out \
    op interface \
    ports { f_V_1_out { O 1 vector } f_V_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name f_V_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_out \
    op interface \
    ports { f_V_out { O 1 vector } f_V_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName crc24a_flow_control_loop_pipe_sequential_init_U
set CompName crc24a_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix crc24a_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


