<html><body><samp><pre>
<!@TC:1561474082>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-PLJUDQE

# Tue Jun 25 07:48:02 2019

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1561474083> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1561474083> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1561474083> | Setting time resolution to ps
@N: : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:53:7:53:24:@N::@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(53)</a><!@TM:1561474083> | Top entity is set to TOP_LVR_GEN3_CNTL.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1561474083> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:53:7:53:24:@N:CD630:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(53)</a><!@TM:1561474083> | Synthesizing work.top_lvr_gen3_cntl.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd:32:7:32:15:@N:CD630:@XP_MSG">IIR_FILT.vhd(32)</a><!@TM:1561474083> | Synthesizing work.iir_filt.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd:73:21:73:23:@N:CD233:@XP_MSG">IIR_FILT.vhd(73)</a><!@TM:1561474083> | Using sequential encoding for type threshold_state.
Post processing for work.iir_filt.rtl
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd:85:2:85:4:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1561474083> | All reachable assignments to SUM_IN_A(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd:85:2:85:4:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1561474083> | All reachable assignments to SUM_IN_A(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd:85:2:85:4:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1561474083> | All reachable assignments to SUM_IN_A(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd:85:2:85:4:@W:CL111:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1561474083> | All reachable assignments to SUM_IN_A(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\windows\LVR_firmware\hdl\Slow_PulseEn_Gen.vhd:35:7:35:24:@N:CD630:@XP_MSG">Slow_PulseEn_Gen.vhd(35)</a><!@TM:1561474083> | Synthesizing work.slow_pulse_en_gen.rtl.
Post processing for work.slow_pulse_en_gen.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd:55:7:55:25:@N:CD630:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(55)</a><!@TM:1561474083> | Synthesizing work.main_sequencer_new.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd:99:19:99:21:@N:CD231:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(99)</a><!@TM:1561474083> | Using onehot encoding for type seq_sm_states. For example, enumeration init is mapped to "1000000000".
Post processing for work.main_sequencer_new.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@W:CL169:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1561474083> | Pruning unused register PREV_M_CH_EN_3(1 downto 0). Make sure that there are no unused intermediate registers.</font>
Post processing for work.top_lvr_gen3_cntl.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:358:2:358:4:@W:CL169:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(358)</a><!@TM:1561474083> | Pruning unused register VAL_STDBY_OFFB_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:358:2:358:4:@W:CL169:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(358)</a><!@TM:1561474083> | Pruning unused register DC50_TEST_STRB_2. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@N:CL201:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1561474083> | Trying to extract state machine for register SEQUENCER_STATE.
Extracted state machine for register SEQUENCER_STATE
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@W:CL260:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1561474083> | Pruning register bit 1 of CH_IAUX_EN(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd:131:2:131:4:@W:CL260:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(131)</a><!@TM:1561474083> | Pruning register bit 1 of CH_MREG_EN(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd:61:2:61:15:@N:CL159:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(61)</a><!@TM:1561474083> | Input CMND_WORD_STB is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd:85:2:85:4:@N:CL201:@XP_MSG">IIR_FILT.vhd(85)</a><!@TM:1561474083> | Trying to extract state machine for register THRESH_VAL.
Extracted state machine for register THRESH_VAL
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:358:2:358:4:@W:CL279:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(358)</a><!@TM:1561474083> | Pruning register bits 7 to 5 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:358:2:358:4:@W:CL279:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(358)</a><!@TM:1561474083> | Pruning register bits 3 to 1 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:72:2:72:13:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(72)</a><!@TM:1561474083> | Input MODE_WDT_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:74:2:74:17:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(74)</a><!@TM:1561474083> | Input MODE_DIAG_NORMB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:88:2:88:18:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(88)</a><!@TM:1561474083> | Input TEMP_FAILSAFE_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:92:2:92:9:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(92)</a><!@TM:1561474083> | Input RX_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:98:2:98:10:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(98)</a><!@TM:1561474083> | Input ADDR_SEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:101:2:101:13:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(101)</a><!@TM:1561474083> | Input SCA_CLK_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:102:2:102:15:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(102)</a><!@TM:1561474083> | Input SCA_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:104:2:104:13:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(104)</a><!@TM:1561474083> | Input SCA_DAT_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:122:2:122:10:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(122)</a><!@TM:1561474083> | Input UNUSED_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:123:2:123:10:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(123)</a><!@TM:1561474083> | Input UNUSED_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:124:2:124:14:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(124)</a><!@TM:1561474083> | Input J11_25_TCONN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd:125:2:125:14:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(125)</a><!@TM:1561474083> | Input J11_27_TCONN is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 25 07:48:03 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1561474083> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 25 07:48:03 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 25 07:48:03 2019

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1561474085> | Running in 64-bit mode 
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 25 07:48:05 2019

###########################################################]
Pre-mapping Report

# Tue Jun 25 07:48:06 2019

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: Z:\windows\LVR_firmware\synthesis\TomO_Constraint_TOP_LVR_GEN3_CNTL.sdc
Linked File: <a href="Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL_scck.rpt:@XP_FILE">TOP_LVR_GEN3_CNTL_scck.rpt</a>
Printing clock  summary report in "Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1561474087> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1561474087> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@N:BN362:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474087> | Removing sequential instance SEQ_STEPVAL[3:0] (in view: work.MAIN_SEQUENCER_NEW_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@N:BN362:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474087> | Removing sequential instance SEQ_STEPVAL[3:0] (in view: work.MAIN_SEQUENCER_NEW_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@N:BN362:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474087> | Removing sequential instance SEQ_STEPVAL[3:0] (in view: work.MAIN_SEQUENCER_NEW_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@N:BN362:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474087> | Removing sequential instance SEQ_STEPVAL[3:0] (in view: work.MAIN_SEQUENCER_NEW_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                     Requested     Requested     Clock        Clock                     Clock
Clock                                                     Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock       77.7 MHz      12.875        declared     Autoconstr_clkgroup_1     273  
TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock_1     100.0 MHz     10.000        inferred     Inferred_clkgroup_0       0    
TOP_LVR_GEN3_CNTL|CLK40M_OSC                              348.8 MHz     2.867         declared     Autoconstr_clkgroup_0     5    
==================================================================================================================================


Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1561474087> | Writing default property annotation file Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Encoding state machine SEQUENCER_STATE[0:9] (in view: work.MAIN_SEQUENCER_NEW_3(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine SEQUENCER_STATE[0:9] (in view: work.MAIN_SEQUENCER_NEW_2(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine SEQUENCER_STATE[0:9] (in view: work.MAIN_SEQUENCER_NEW_1(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine SEQUENCER_STATE[0:9] (in view: work.MAIN_SEQUENCER_NEW_0(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine THRESH_VAL[0:2] (in view: work.IIR_FILT_4(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine THRESH_VAL[0:2] (in view: work.IIR_FILT_3(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine THRESH_VAL[0:2] (in view: work.IIR_FILT_2(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine THRESH_VAL[0:2] (in view: work.IIR_FILT_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine THRESH_VAL[0:2] (in view: work.IIR_FILT_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 25 07:48:07 2019

###########################################################]
Map & Optimize Report

# Tue Jun 25 07:48:09 2019

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1561474092> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1561474092> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\windows\lvr_firmware\hdl\top_lvr_gen3_cntl.vhd:358:2:358:4:@N:MO231:@XP_MSG">top_lvr_gen3_cntl.vhd(358)</a><!@TM:1561474092> | Found counter in view:work.TOP_LVR_GEN3_CNTL(rtl) instance DTYCYC_CNT[4:0] 
Encoding state machine SEQUENCER_STATE[0:9] (in view: work.MAIN_SEQUENCER_NEW(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO160:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Register bit RET_STATE[0] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO160:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Register bit RET_STATE[1] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO160:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Register bit RET_STATE[2] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO160:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Register bit RET_STATE[3] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO160:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Register bit RET_STATE[7] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO160:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Register bit RET_STATE[8] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO197:@XP_HELP">MO197</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO197:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Removing FSM register SEQUENCER_STATE[0] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) because its output is a constant.</font>
<font color=#A52A2A>@W:<a href="@W:MO197:@XP_HELP">MO197</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO197:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Removing FSM register SEQUENCER_STATE[1] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) because its output is a constant.</font>
<font color=#A52A2A>@W:<a href="@W:MO197:@XP_HELP">MO197</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:MO197:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Removing FSM register SEQUENCER_STATE[2] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) because its output is a constant.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\windows\lvr_firmware\hdl\slow_pulseen_gen.vhd:73:2:73:4:@N:MO231:@XP_MSG">slow_pulseen_gen.vhd(73)</a><!@TM:1561474092> | Found counter in view:work.SLOW_PULSE_EN_GEN(rtl) instance CNT_VAL[20:0] 
Encoding state machine THRESH_VAL[0:2] (in view: work.IIR_FILT(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1561474092> | Default generator successful  
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1561474092> | Default generator successful  
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1561474092> | Default generator successful  

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 112MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:BN132:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Removing sequential instance CONTROL34.CH_ACTIVE_STAT because it is equivalent to instance CONTROL12.CH_ACTIVE_STAT. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd:131:2:131:4:@W:BN132:@XP_MSG">main_sequencer_new.vhd(131)</a><!@TM:1561474092> | Removing sequential instance CONTROL78.CH_ACTIVE_STAT because it is equivalent to instance CONTROL56.CH_ACTIVE_STAT. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 114MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 114MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 115MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 115MB peak: 115MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 115MB peak: 115MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 115MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 115MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 125MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                 Fanout, notes                   
---------------------------------------------------------------------------
CONTROL78.SEQUENCER_STATE_ns_o2[5] / Y     44                              
CONTROL56.SEQUENCER_STATE_ns_o2[5] / Y     44                              
CONTROL34.SEQUENCER_STATE_ns_o2[5] / Y     44                              
CONTROL12.SEQUENCER_STATE_ns_o2[5] / Y     44                              
MASTER_RST_B_maj / Y                       700 : 699 asynchronous set/reset
OVT_FS.SIGOUT_maj / Y                      26                              
CLK_5M_GL_maj / Y                          692                             
MASTER_RST_B_maj / Y                       700 : 699 asynchronous set/reset
OVT_FS.SIGOUT_maj / Y                      26                              
===========================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1561474092> | Promoting Net BUF5M_J11_15_TCONN_c on CLKINT  BUF5M_J11_15_TCONN_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1561474092> | Promoting Net POR_OUT_TO_SCA_c on CLKINT  I_50  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1561474092> | Promoting Net CLK40M_OSC_c on CLKBUF  CLK40M_OSC_pad  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 126MB)

Replicating Combinational Instance OVT_FS.SIGOUT_maj, fanout 26 segments 2
Replicating Combinational Instance CONTROL12.SEQUENCER_STATE_ns_o2[5], fanout 44 segments 2
Replicating Combinational Instance CONTROL34.SEQUENCER_STATE_ns_o2[5], fanout 44 segments 2
Replicating Combinational Instance CONTROL56.SEQUENCER_STATE_ns_o2[5], fanout 44 segments 2
Replicating Combinational Instance CONTROL78.SEQUENCER_STATE_ns_o2[5], fanout 44 segments 2

Added 0 Buffers
Added 5 Cells via replication
	Added 0 Sequential Cells via replication
	Added 5 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 126MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 705 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element                       Drive Element Type             Fanout     Sample Instance        
-------------------------------------------------------------------------------------------------------------------------
<a href="@|S:BUF5M_J11_15_TCONN_inferred_clock@|E:VAL_MAN_EN_CH_4TO1_tmr2@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       BUF5M_J11_15_TCONN_inferred_clock     clock definition on CLKINT     690        VAL_MAN_EN_CH_4TO1_tmr2
<a href="@|S:CLK40M_OSC@|E:CLK_5M_GL@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CLK40M_OSC                            clock definition on port       15         CLK_5M_GL              
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 126MB)

Writing Analyst data base Z:\windows\LVR_firmware\synthesis\synwork\TOP_LVR_GEN3_CNTL_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 126MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 124MB peak: 126MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 123MB peak: 126MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1561474092> | Found clock TOP_LVR_GEN3_CNTL|CLK40M_OSC with period 2.87ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1561474092> | Found clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock with period 12.88ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Jun 25 07:48:12 2019
#


Top view:               TOP_LVR_GEN3_CNTL
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    77.7 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    Z:\windows\LVR_firmware\synthesis\TomO_Constraint_TOP_LVR_GEN3_CNTL.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1561474092> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1561474092> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -4.407

                                                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                          Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     77.7 MHz      57.9 MHz      12.875        17.282        -4.407     declared     Autoconstr_clkgroup_1
TOP_LVR_GEN3_CNTL|CLK40M_OSC                            348.8 MHz     199.7 MHz     2.867         5.007         -2.140     declared     Autoconstr_clkgroup_0
=============================================================================================================================================================
<font color=#A52A2A>@W: : <!@TM:1561474092> | Clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock_1 is overridden on source cell instance pin BUF5M_J11_15_TCONN_inferred_clock.Y by clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock</font> 
<font color=#A52A2A>@W: : <!@TM:1561474092> | Clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock_1 is overridden on all sources and thus undefined</font> 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                             Ending                                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP_LVR_GEN3_CNTL|CLK40M_OSC                         TOP_LVR_GEN3_CNTL|CLK40M_OSC                         |  2.867       -2.140  |  No paths    -      |  No paths    -      |  No paths    -    
TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock  TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock  |  12.875      -4.407  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                                                 Arrival           
Instance                              Reference                                               Type       Pin     Net                           Time        Slack 
                                      Clock                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
CONTROL12.SEQUENCER_STATE_tmr2[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr2_2[3]     0.737       -4.407
CONTROL78.SEQUENCER_STATE_tmr2[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr2[3]       0.737       -4.407
CONTROL56.SEQUENCER_STATE_tmr2[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr2_0[3]     0.737       -4.407
CONTROL34.SEQUENCER_STATE_tmr2[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr2_1[3]     0.737       -4.407
CONTROL12.SEQUENCER_STATE_tmr3[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr3_2[3]     0.737       -4.381
CONTROL78.SEQUENCER_STATE_tmr3[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr3[3]       0.737       -4.381
CONTROL56.SEQUENCER_STATE_tmr3[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr3_0[3]     0.737       -4.381
CONTROL34.SEQUENCER_STATE_tmr3[3]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_tmr3_1[3]     0.737       -4.381
CONTROL34.SEQUENCER_STATE[3]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_1[3]          0.737       -4.083
CONTROL12.SEQUENCER_STATE[3]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1C0     Q       SEQUENCER_STATE_2[3]          0.737       -4.083
=================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                                                      Required           
Instance                        Reference                                               Type       Pin     Net                Time         Slack 
                                Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------
CONTROL12.DEL_CNTR[13]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[13]     12.336       -4.407
CONTROL34.DEL_CNTR[13]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[13]     12.336       -4.407
CONTROL78.DEL_CNTR[13]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[13]     12.336       -4.407
CONTROL56.DEL_CNTR[13]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[13]     12.336       -4.407
CONTROL56.DEL_CNTR[14]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[14]     12.336       -4.407
CONTROL34.DEL_CNTR[14]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[14]     12.336       -4.407
CONTROL78.DEL_CNTR[14]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[14]     12.336       -4.407
CONTROL12.DEL_CNTR[14]          TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[14]     12.336       -4.407
CONTROL78.DEL_CNTR_tmr2[13]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[13]     12.336       -4.407
CONTROL56.DEL_CNTR_tmr2[13]     TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock     DFN1P0     D       N_DEL_CNTR[13]     12.336       -4.407
=================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr:srsfZ:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srs:fp:35355:38952:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.875
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.336

    - Propagation time:                      16.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.407

    Number of logic level(s):                10
    Starting point:                          CONTROL12.SEQUENCER_STATE_tmr2[3] / Q
    Ending point:                            CONTROL12.DEL_CNTR[13] / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CONTROL12.SEQUENCER_STATE_tmr2[3]              DFN1C0     Q        Out     0.737     0.737       -         
SEQUENCER_STATE_tmr2_2[3]                      Net        -        -       0.322     -           1         
CONTROL12.SEQUENCER_STATE_maj[3]               MAJ3       B        In      -         1.058       -         
CONTROL12.SEQUENCER_STATE_maj[3]               MAJ3       Y        Out     0.732     1.790       -         
SEQUENCER_STATE[3]                             Net        -        -       0.806     -           3         
CONTROL12.SEQUENCER_STATE_maj_RNIVCHS[4]       NOR2       B        In      -         2.596       -         
CONTROL12.SEQUENCER_STATE_maj_RNIVCHS[4]       NOR2       Y        Out     0.646     3.243       -         
N_230_0                                        Net        -        -       2.409     -           22        
CONTROL12.un1_DEL_CNTR.I_30                    XOR2       B        In      -         5.652       -         
CONTROL12.un1_DEL_CNTR.I_30                    XOR2       Y        Out     0.937     6.588       -         
DWACT_ADD_CI_0_pog_array_0[0]                  Net        -        -       0.322     -           1         
CONTROL12.un1_DEL_CNTR.I_64                    AO1        A        In      -         6.910       -         
CONTROL12.un1_DEL_CNTR.I_64                    AO1        Y        Out     0.520     7.430       -         
DWACT_ADD_CI_0_g_array_1[0]                    Net        -        -       0.806     -           3         
CONTROL12.un1_DEL_CNTR.I_77                    AO1        B        In      -         8.236       -         
CONTROL12.un1_DEL_CNTR.I_77                    AO1        Y        Out     0.567     8.803       -         
DWACT_ADD_CI_0_g_array_2[0]                    Net        -        -       1.184     -           4         
CONTROL12.un1_DEL_CNTR.I_83                    AO1        B        In      -         9.986       -         
CONTROL12.un1_DEL_CNTR.I_83                    AO1        Y        Out     0.567     10.553      -         
DWACT_ADD_CI_0_g_array_3[0]                    Net        -        -       1.184     -           4         
CONTROL12.un1_DEL_CNTR.I_81                    AO1        B        In      -         11.736      -         
CONTROL12.un1_DEL_CNTR.I_81                    AO1        Y        Out     0.567     12.303      -         
DWACT_ADD_CI_0_g_array_10[0]                   Net        -        -       0.806     -           3         
CONTROL12.un1_DEL_CNTR.I_65                    AO1        B        In      -         13.109      -         
CONTROL12.un1_DEL_CNTR.I_65                    AO1        Y        Out     0.567     13.676      -         
DWACT_ADD_CI_0_g_array_12_5[0]                 Net        -        -       0.322     -           1         
CONTROL12.un1_DEL_CNTR.I_60                    XOR2       B        In      -         13.997      -         
CONTROL12.un1_DEL_CNTR.I_60                    XOR2       Y        Out     0.937     14.934      -         
I_60                                           Net        -        -       0.322     -           1         
CONTROL12.SEQUENCER_STATE_maj_RNI4H1671[8]     OR3A       C        In      -         15.255      -         
CONTROL12.SEQUENCER_STATE_maj_RNI4H1671[8]     OR3A       Y        Out     0.681     15.937      -         
N_DEL_CNTR[13]                                 Net        -        -       0.806     -           3         
CONTROL12.DEL_CNTR[13]                         DFN1P0     D        In      -         16.743      -         
===========================================================================================================
Total path delay (propagation time + setup) of 17.282 is 7.994(46.3%) logic and 9.288(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.875
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.336

    - Propagation time:                      16.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.407

    Number of logic level(s):                10
    Starting point:                          CONTROL78.SEQUENCER_STATE_tmr2[3] / Q
    Ending point:                            CONTROL78.DEL_CNTR[13] / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
CONTROL78.SEQUENCER_STATE_tmr2[3]             DFN1C0     Q        Out     0.737     0.737       -         
SEQUENCER_STATE_tmr2[3]                       Net        -        -       0.322     -           1         
CONTROL78.SEQUENCER_STATE_maj[3]              MAJ3       B        In      -         1.058       -         
CONTROL78.SEQUENCER_STATE_maj[3]              MAJ3       Y        Out     0.732     1.790       -         
SEQUENCER_STATE[3]                            Net        -        -       0.806     -           3         
CONTROL78.SEQUENCER_STATE_maj_RNIN1F7[4]      NOR2       B        In      -         2.596       -         
CONTROL78.SEQUENCER_STATE_maj_RNIN1F7[4]      NOR2       Y        Out     0.646     3.243       -         
N_230_0                                       Net        -        -       2.409     -           22        
CONTROL78.un1_DEL_CNTR.I_30                   XOR2       B        In      -         5.652       -         
CONTROL78.un1_DEL_CNTR.I_30                   XOR2       Y        Out     0.937     6.588       -         
DWACT_ADD_CI_0_pog_array_0[0]                 Net        -        -       0.322     -           1         
CONTROL78.un1_DEL_CNTR.I_64                   AO1        A        In      -         6.910       -         
CONTROL78.un1_DEL_CNTR.I_64                   AO1        Y        Out     0.520     7.430       -         
DWACT_ADD_CI_0_g_array_1[0]                   Net        -        -       0.806     -           3         
CONTROL78.un1_DEL_CNTR.I_77                   AO1        B        In      -         8.236       -         
CONTROL78.un1_DEL_CNTR.I_77                   AO1        Y        Out     0.567     8.803       -         
DWACT_ADD_CI_0_g_array_2[0]                   Net        -        -       1.184     -           4         
CONTROL78.un1_DEL_CNTR.I_83                   AO1        B        In      -         9.986       -         
CONTROL78.un1_DEL_CNTR.I_83                   AO1        Y        Out     0.567     10.553      -         
DWACT_ADD_CI_0_g_array_3[0]                   Net        -        -       1.184     -           4         
CONTROL78.un1_DEL_CNTR.I_81                   AO1        B        In      -         11.736      -         
CONTROL78.un1_DEL_CNTR.I_81                   AO1        Y        Out     0.567     12.303      -         
DWACT_ADD_CI_0_g_array_10[0]                  Net        -        -       0.806     -           3         
CONTROL78.un1_DEL_CNTR.I_65                   AO1        B        In      -         13.109      -         
CONTROL78.un1_DEL_CNTR.I_65                   AO1        Y        Out     0.567     13.676      -         
DWACT_ADD_CI_0_g_array_12_5[0]                Net        -        -       0.322     -           1         
CONTROL78.un1_DEL_CNTR.I_60                   XOR2       B        In      -         13.997      -         
CONTROL78.un1_DEL_CNTR.I_60                   XOR2       Y        Out     0.937     14.934      -         
I_60_2                                        Net        -        -       0.322     -           1         
CONTROL78.SEQUENCER_STATE_maj_RNI0UEMH[8]     OR3A       C        In      -         15.255      -         
CONTROL78.SEQUENCER_STATE_maj_RNI0UEMH[8]     OR3A       Y        Out     0.681     15.937      -         
N_DEL_CNTR[13]                                Net        -        -       0.806     -           3         
CONTROL78.DEL_CNTR[13]                        DFN1P0     D        In      -         16.743      -         
==========================================================================================================
Total path delay (propagation time + setup) of 17.282 is 7.994(46.3%) logic and 9.288(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.875
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.336

    - Propagation time:                      16.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.407

    Number of logic level(s):                10
    Starting point:                          CONTROL56.SEQUENCER_STATE_tmr2[3] / Q
    Ending point:                            CONTROL56.DEL_CNTR[13] / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CONTROL56.SEQUENCER_STATE_tmr2[3]              DFN1C0     Q        Out     0.737     0.737       -         
SEQUENCER_STATE_tmr2_0[3]                      Net        -        -       0.322     -           1         
CONTROL56.SEQUENCER_STATE_maj[3]               MAJ3       B        In      -         1.058       -         
CONTROL56.SEQUENCER_STATE_maj[3]               MAJ3       Y        Out     0.732     1.790       -         
SEQUENCER_STATE[3]                             Net        -        -       0.806     -           3         
CONTROL56.SEQUENCER_STATE_maj_RNIF55P_0[4]     NOR2       B        In      -         2.596       -         
CONTROL56.SEQUENCER_STATE_maj_RNIF55P_0[4]     NOR2       Y        Out     0.646     3.243       -         
SEQUENCER_STATE_maj_RNIF55P_0[4]               Net        -        -       2.409     -           22        
CONTROL56.un1_DEL_CNTR.I_30                    XOR2       B        In      -         5.652       -         
CONTROL56.un1_DEL_CNTR.I_30                    XOR2       Y        Out     0.937     6.588       -         
DWACT_ADD_CI_0_pog_array_0[0]                  Net        -        -       0.322     -           1         
CONTROL56.un1_DEL_CNTR.I_64                    AO1        A        In      -         6.910       -         
CONTROL56.un1_DEL_CNTR.I_64                    AO1        Y        Out     0.520     7.430       -         
DWACT_ADD_CI_0_g_array_1[0]                    Net        -        -       0.806     -           3         
CONTROL56.un1_DEL_CNTR.I_77                    AO1        B        In      -         8.236       -         
CONTROL56.un1_DEL_CNTR.I_77                    AO1        Y        Out     0.567     8.803       -         
DWACT_ADD_CI_0_g_array_2[0]                    Net        -        -       1.184     -           4         
CONTROL56.un1_DEL_CNTR.I_83                    AO1        B        In      -         9.986       -         
CONTROL56.un1_DEL_CNTR.I_83                    AO1        Y        Out     0.567     10.553      -         
DWACT_ADD_CI_0_g_array_3[0]                    Net        -        -       1.184     -           4         
CONTROL56.un1_DEL_CNTR.I_81                    AO1        B        In      -         11.736      -         
CONTROL56.un1_DEL_CNTR.I_81                    AO1        Y        Out     0.567     12.303      -         
DWACT_ADD_CI_0_g_array_10[0]                   Net        -        -       0.806     -           3         
CONTROL56.un1_DEL_CNTR.I_65                    AO1        B        In      -         13.109      -         
CONTROL56.un1_DEL_CNTR.I_65                    AO1        Y        Out     0.567     13.676      -         
DWACT_ADD_CI_0_g_array_12_5[0]                 Net        -        -       0.322     -           1         
CONTROL56.un1_DEL_CNTR.I_60                    XOR2       B        In      -         13.997      -         
CONTROL56.un1_DEL_CNTR.I_60                    XOR2       Y        Out     0.937     14.934      -         
I_60_1                                         Net        -        -       0.322     -           1         
CONTROL56.SEQUENCER_STATE_maj_RNIC4LB51[8]     OR3A       C        In      -         15.255      -         
CONTROL56.SEQUENCER_STATE_maj_RNIC4LB51[8]     OR3A       Y        Out     0.681     15.937      -         
N_DEL_CNTR[13]                                 Net        -        -       0.806     -           3         
CONTROL56.DEL_CNTR[13]                         DFN1P0     D        In      -         16.743      -         
===========================================================================================================
Total path delay (propagation time + setup) of 17.282 is 7.994(46.3%) logic and 9.288(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.875
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.336

    - Propagation time:                      16.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.407

    Number of logic level(s):                10
    Starting point:                          CONTROL34.SEQUENCER_STATE_tmr2[3] / Q
    Ending point:                            CONTROL34.DEL_CNTR[13] / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CONTROL34.SEQUENCER_STATE_tmr2[3]              DFN1C0     Q        Out     0.737     0.737       -         
SEQUENCER_STATE_tmr2_1[3]                      Net        -        -       0.322     -           1         
CONTROL34.SEQUENCER_STATE_maj[3]               MAJ3       B        In      -         1.058       -         
CONTROL34.SEQUENCER_STATE_maj[3]               MAJ3       Y        Out     0.732     1.790       -         
SEQUENCER_STATE[3]                             Net        -        -       0.806     -           3         
CONTROL34.SEQUENCER_STATE_maj_RNI79RA_0[4]     NOR2       B        In      -         2.596       -         
CONTROL34.SEQUENCER_STATE_maj_RNI79RA_0[4]     NOR2       Y        Out     0.646     3.243       -         
SEQUENCER_STATE_maj_RNI79RA_0[4]               Net        -        -       2.409     -           22        
CONTROL34.un1_DEL_CNTR.I_30                    XOR2       B        In      -         5.652       -         
CONTROL34.un1_DEL_CNTR.I_30                    XOR2       Y        Out     0.937     6.588       -         
DWACT_ADD_CI_0_pog_array_0[0]                  Net        -        -       0.322     -           1         
CONTROL34.un1_DEL_CNTR.I_64                    AO1        A        In      -         6.910       -         
CONTROL34.un1_DEL_CNTR.I_64                    AO1        Y        Out     0.520     7.430       -         
DWACT_ADD_CI_0_g_array_1[0]                    Net        -        -       0.806     -           3         
CONTROL34.un1_DEL_CNTR.I_77                    AO1        B        In      -         8.236       -         
CONTROL34.un1_DEL_CNTR.I_77                    AO1        Y        Out     0.567     8.803       -         
DWACT_ADD_CI_0_g_array_2[0]                    Net        -        -       1.184     -           4         
CONTROL34.un1_DEL_CNTR.I_83                    AO1        B        In      -         9.986       -         
CONTROL34.un1_DEL_CNTR.I_83                    AO1        Y        Out     0.567     10.553      -         
DWACT_ADD_CI_0_g_array_3[0]                    Net        -        -       1.184     -           4         
CONTROL34.un1_DEL_CNTR.I_81                    AO1        B        In      -         11.736      -         
CONTROL34.un1_DEL_CNTR.I_81                    AO1        Y        Out     0.567     12.303      -         
DWACT_ADD_CI_0_g_array_10[0]                   Net        -        -       0.806     -           3         
CONTROL34.un1_DEL_CNTR.I_65                    AO1        B        In      -         13.109      -         
CONTROL34.un1_DEL_CNTR.I_65                    AO1        Y        Out     0.567     13.676      -         
DWACT_ADD_CI_0_g_array_12_5[0]                 Net        -        -       0.322     -           1         
CONTROL34.un1_DEL_CNTR.I_60                    XOR2       B        In      -         13.997      -         
CONTROL34.un1_DEL_CNTR.I_60                    XOR2       Y        Out     0.937     14.934      -         
I_60_0                                         Net        -        -       0.322     -           1         
CONTROL34.SEQUENCER_STATE_maj_RNIOARGJ[8]      OR3A       C        In      -         15.255      -         
CONTROL34.SEQUENCER_STATE_maj_RNIOARGJ[8]      OR3A       Y        Out     0.681     15.937      -         
N_DEL_CNTR[13]                                 Net        -        -       0.806     -           3         
CONTROL34.DEL_CNTR[13]                         DFN1P0     D        In      -         16.743      -         
===========================================================================================================
Total path delay (propagation time + setup) of 17.282 is 7.994(46.3%) logic and 9.288(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.875
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.336

    - Propagation time:                      16.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.407

    Number of logic level(s):                10
    Starting point:                          CONTROL12.SEQUENCER_STATE_tmr2[3] / Q
    Ending point:                            CONTROL12.DEL_CNTR[14] / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CONTROL12.SEQUENCER_STATE_tmr2[3]              DFN1C0     Q        Out     0.737     0.737       -         
SEQUENCER_STATE_tmr2_2[3]                      Net        -        -       0.322     -           1         
CONTROL12.SEQUENCER_STATE_maj[3]               MAJ3       B        In      -         1.058       -         
CONTROL12.SEQUENCER_STATE_maj[3]               MAJ3       Y        Out     0.732     1.790       -         
SEQUENCER_STATE[3]                             Net        -        -       0.806     -           3         
CONTROL12.SEQUENCER_STATE_maj_RNIVCHS[4]       NOR2       B        In      -         2.596       -         
CONTROL12.SEQUENCER_STATE_maj_RNIVCHS[4]       NOR2       Y        Out     0.646     3.243       -         
N_230_0                                        Net        -        -       2.409     -           22        
CONTROL12.un1_DEL_CNTR.I_30                    XOR2       B        In      -         5.652       -         
CONTROL12.un1_DEL_CNTR.I_30                    XOR2       Y        Out     0.937     6.588       -         
DWACT_ADD_CI_0_pog_array_0[0]                  Net        -        -       0.322     -           1         
CONTROL12.un1_DEL_CNTR.I_64                    AO1        A        In      -         6.910       -         
CONTROL12.un1_DEL_CNTR.I_64                    AO1        Y        Out     0.520     7.430       -         
DWACT_ADD_CI_0_g_array_1[0]                    Net        -        -       0.806     -           3         
CONTROL12.un1_DEL_CNTR.I_77                    AO1        B        In      -         8.236       -         
CONTROL12.un1_DEL_CNTR.I_77                    AO1        Y        Out     0.567     8.803       -         
DWACT_ADD_CI_0_g_array_2[0]                    Net        -        -       1.184     -           4         
CONTROL12.un1_DEL_CNTR.I_83                    AO1        B        In      -         9.986       -         
CONTROL12.un1_DEL_CNTR.I_83                    AO1        Y        Out     0.567     10.553      -         
DWACT_ADD_CI_0_g_array_3[0]                    Net        -        -       1.184     -           4         
CONTROL12.un1_DEL_CNTR.I_81                    AO1        B        In      -         11.736      -         
CONTROL12.un1_DEL_CNTR.I_81                    AO1        Y        Out     0.567     12.303      -         
DWACT_ADD_CI_0_g_array_10[0]                   Net        -        -       0.806     -           3         
CONTROL12.un1_DEL_CNTR.I_68                    AO1        B        In      -         13.109      -         
CONTROL12.un1_DEL_CNTR.I_68                    AO1        Y        Out     0.567     13.676      -         
DWACT_ADD_CI_0_g_array_11_2[0]                 Net        -        -       0.322     -           1         
CONTROL12.un1_DEL_CNTR.I_58                    XOR2       B        In      -         13.997      -         
CONTROL12.un1_DEL_CNTR.I_58                    XOR2       Y        Out     0.937     14.934      -         
I_58                                           Net        -        -       0.322     -           1         
CONTROL12.SEQUENCER_STATE_maj_RNIISTAA1[8]     OR3A       C        In      -         15.255      -         
CONTROL12.SEQUENCER_STATE_maj_RNIISTAA1[8]     OR3A       Y        Out     0.681     15.937      -         
N_DEL_CNTR[14]                                 Net        -        -       0.806     -           3         
CONTROL12.DEL_CNTR[14]                         DFN1P0     D        In      -         16.743      -         
===========================================================================================================
Total path delay (propagation time + setup) of 17.282 is 7.994(46.3%) logic and 9.288(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: TOP_LVR_GEN3_CNTL|CLK40M_OSC</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                                    Arrival           
Instance                Reference                        Type       Pin     Net                     Time        Slack 
                        Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------
REFCNT_tmr2[0]          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       REFCNT_tmr2[0]          0.580       -2.140
REFCNT_tmr3[0]          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       REFCNT_tmr3[0]          0.737       -2.018
REFCNT[0]               TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       REFCNT_0[0]             0.737       -1.721
REFCNT_tmr2[1]          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       REFCNT_tmr2[1]          0.580       -1.693
REFCNT_tmr3[1]          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       REFCNT_tmr3[1]          0.737       -1.572
REFCNT[1]               TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       REFCNT_0[1]             0.737       -1.274
CLK_5M_GL_tmr2          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       CLK_5M_GL_tmr2          0.580       -1.238
CLK_5M_GL_tmr3          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       CLK_5M_GL_tmr3          0.737       -1.116
CLK_5M_GL               TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       CLK_5M_GL_0             0.737       -0.819
DEL0_DEV_RST_B_tmr2     TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     Q       DEL0_DEV_RST_B_tmr2     0.580       -0.364
======================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                                      Required           
Instance           Reference                        Type       Pin     Net                       Time         Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
CLK_5M_GL          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       REFCNT_maj_RNI76JC[1]     2.328        -2.140
CLK_5M_GL_tmr2     TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       REFCNT_maj_RNI76JC[1]     2.328        -2.140
CLK_5M_GL_tmr3     TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       REFCNT_maj_RNI76JC[1]     2.328        -2.140
REFCNT[1]          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       SUM1                      2.328        -1.686
REFCNT_tmr2[1]     TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       SUM1                      2.328        -1.686
REFCNT_tmr3[1]     TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       SUM1                      2.328        -1.686
REFCNT[0]          TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       REFCNT_i[0]               2.328        -1.582
REFCNT_tmr2[0]     TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       REFCNT_i[0]               2.328        -1.582
REFCNT_tmr3[0]     TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       REFCNT_i[0]               2.328        -1.582
MASTER_RST_B       TOP_LVR_GEN3_CNTL|CLK40M_OSC     DFN1C0     D       DEL0_DEV_RST_B            2.328        -0.364
====================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr:srsfZ:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srs:fp:64740:65532:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      2.867
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.328

    - Propagation time:                      4.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.140

    Number of logic level(s):                2
    Starting point:                          REFCNT_tmr2[0] / Q
    Ending point:                            CLK_5M_GL / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
REFCNT_tmr2[0]            DFN1C0     Q        Out     0.580     0.580       -         
REFCNT_tmr2[0]            Net        -        -       0.322     -           1         
REFCNT_maj[0]             MAJ3       B        In      -         0.902       -         
REFCNT_maj[0]             MAJ3       Y        Out     0.984     1.886       -         
REFCNT[0]                 Net        -        -       0.806     -           3         
REFCNT_maj_RNI76JC[1]     AX1C       B        In      -         2.692       -         
REFCNT_maj_RNI76JC[1]     AX1C       Y        Out     0.970     3.662       -         
REFCNT_maj_RNI76JC[1]     Net        -        -       0.806     -           3         
CLK_5M_GL                 DFN1C0     D        In      -         4.468       -         
======================================================================================
Total path delay (propagation time + setup) of 5.007 is 3.073(61.4%) logic and 1.934(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.867
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.328

    - Propagation time:                      4.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.140

    Number of logic level(s):                2
    Starting point:                          REFCNT_tmr2[0] / Q
    Ending point:                            CLK_5M_GL_tmr2 / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
REFCNT_tmr2[0]            DFN1C0     Q        Out     0.580     0.580       -         
REFCNT_tmr2[0]            Net        -        -       0.322     -           1         
REFCNT_maj[0]             MAJ3       B        In      -         0.902       -         
REFCNT_maj[0]             MAJ3       Y        Out     0.984     1.886       -         
REFCNT[0]                 Net        -        -       0.806     -           3         
REFCNT_maj_RNI76JC[1]     AX1C       B        In      -         2.692       -         
REFCNT_maj_RNI76JC[1]     AX1C       Y        Out     0.970     3.662       -         
REFCNT_maj_RNI76JC[1]     Net        -        -       0.806     -           3         
CLK_5M_GL_tmr2            DFN1C0     D        In      -         4.468       -         
======================================================================================
Total path delay (propagation time + setup) of 5.007 is 3.073(61.4%) logic and 1.934(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.867
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.328

    - Propagation time:                      4.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.140

    Number of logic level(s):                2
    Starting point:                          REFCNT_tmr2[0] / Q
    Ending point:                            CLK_5M_GL_tmr3 / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
REFCNT_tmr2[0]            DFN1C0     Q        Out     0.580     0.580       -         
REFCNT_tmr2[0]            Net        -        -       0.322     -           1         
REFCNT_maj[0]             MAJ3       B        In      -         0.902       -         
REFCNT_maj[0]             MAJ3       Y        Out     0.984     1.886       -         
REFCNT[0]                 Net        -        -       0.806     -           3         
REFCNT_maj_RNI76JC[1]     AX1C       B        In      -         2.692       -         
REFCNT_maj_RNI76JC[1]     AX1C       Y        Out     0.970     3.662       -         
REFCNT_maj_RNI76JC[1]     Net        -        -       0.806     -           3         
CLK_5M_GL_tmr3            DFN1C0     D        In      -         4.468       -         
======================================================================================
Total path delay (propagation time + setup) of 5.007 is 3.073(61.4%) logic and 1.934(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.867
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.328

    - Propagation time:                      4.347
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.018

    Number of logic level(s):                2
    Starting point:                          REFCNT_tmr3[0] / Q
    Ending point:                            CLK_5M_GL / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
REFCNT_tmr3[0]            DFN1C0     Q        Out     0.737     0.737       -         
REFCNT_tmr3[0]            Net        -        -       0.322     -           1         
REFCNT_maj[0]             MAJ3       C        In      -         1.058       -         
REFCNT_maj[0]             MAJ3       Y        Out     0.706     1.764       -         
REFCNT[0]                 Net        -        -       0.806     -           3         
REFCNT_maj_RNI76JC[1]     AX1C       B        In      -         2.570       -         
REFCNT_maj_RNI76JC[1]     AX1C       Y        Out     0.970     3.540       -         
REFCNT_maj_RNI76JC[1]     Net        -        -       0.806     -           3         
CLK_5M_GL                 DFN1C0     D        In      -         4.347       -         
======================================================================================
Total path delay (propagation time + setup) of 4.885 is 2.951(60.4%) logic and 1.934(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.867
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.328

    - Propagation time:                      4.347
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.018

    Number of logic level(s):                2
    Starting point:                          REFCNT_tmr3[0] / Q
    Ending point:                            CLK_5M_GL_tmr2 / D
    The start point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK
    The end   point is clocked by            TOP_LVR_GEN3_CNTL|CLK40M_OSC [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
REFCNT_tmr3[0]            DFN1C0     Q        Out     0.737     0.737       -         
REFCNT_tmr3[0]            Net        -        -       0.322     -           1         
REFCNT_maj[0]             MAJ3       C        In      -         1.058       -         
REFCNT_maj[0]             MAJ3       Y        Out     0.706     1.764       -         
REFCNT[0]                 Net        -        -       0.806     -           3         
REFCNT_maj_RNI76JC[1]     AX1C       B        In      -         2.570       -         
REFCNT_maj_RNI76JC[1]     AX1C       Y        Out     0.970     3.540       -         
REFCNT_maj_RNI76JC[1]     Net        -        -       0.806     -           3         
CLK_5M_GL_tmr2            DFN1C0     D        In      -         4.347       -         
======================================================================================
Total path delay (propagation time + setup) of 4.885 is 2.951(60.4%) logic and 1.934(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 123MB peak: 126MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 123MB peak: 126MB)

--------------------------------------------------------------------------------
Target Part: A3PN250_VQFP100_STD
<a name=cellReport21></a>Report for cell TOP_LVR_GEN3_CNTL.rtl</a>
  Core Cell usage:
              cell count     area count*area
              AND2    88      1.0       88.0
               AO1    93      1.0       93.0
              AO13     5      1.0        5.0
              AO18    25      1.0       25.0
              AO1A    18      1.0       18.0
              AO1D     4      1.0        4.0
              AOI1     4      1.0        4.0
             AOI1B     6      1.0        6.0
               AX1     5      1.0        5.0
              AX1C     8      1.0        8.0
              AX1D     1      1.0        1.0
              AXO6     1      1.0        1.0
             AXOI5     1      1.0        1.0
            CLKINT     2      0.0        0.0
               GND    11      0.0        0.0
               INV     1      1.0        1.0
              MAJ3   241      1.0      241.0
             MIN3X     4      1.0        4.0
               MX2    36      1.0       36.0
              MX2A     2      1.0        2.0
              MX2B     2      1.0        2.0
              NOR2    34      1.0       34.0
             NOR2A    50      1.0       50.0
             NOR2B    24      1.0       24.0
              NOR3    18      1.0       18.0
             NOR3A    16      1.0       16.0
             NOR3B    26      1.0       26.0
             NOR3C    36      1.0       36.0
               OA1     1      1.0        1.0
              OA1A     6      1.0        6.0
              OA1B    10      1.0       10.0
              OA1C     4      1.0        4.0
              OAI1     5      1.0        5.0
               OR2    19      1.0       19.0
              OR2A     3      1.0        3.0
              OR2B     3      1.0        3.0
               OR3     2      1.0        2.0
              OR3A    64      1.0       64.0
              OR3C     4      1.0        4.0
               VCC    11      0.0        0.0
              XA1A     5      1.0        5.0
              XA1B     5      1.0        5.0
             XNOR2     1      1.0        1.0
             XNOR3    30      1.0       30.0
              XO1A     1      1.0        1.0
              XOR2   187      1.0      187.0
              XOR3     5      1.0        5.0


            DFN1C0   492      1.0      492.0
            DFN1P0   213      1.0      213.0
                   -----          ----------
             TOTAL  1833              1809.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF    14
            OUTBUF    36
                   -----
             TOTAL    51


Core Cells         : 1809 of 6144 (29%)
IO Cells           : 51

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 126MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Jun 25 07:48:12 2019

###########################################################]

</pre></samp></body></html>
