

================================================================
== Vivado HLS Report for 'DLU'
================================================================
* Date:           Mon Feb 24 02:12:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_SampleGn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|       149|          -|          -|     ?|    no    |
        | + Loop 1.1  |   28|   28|         2|          -|          -|    14|    no    |
        |- Loop 2     |   39|   39|         3|          -|          -|    13|    no    |
        |- Loop 3     |    ?|    ?|        42|          -|          -|     ?|    no    |
        | + Loop 3.1  |   39|   39|         3|          -|          -|    13|    no    |
        |- Loop 4     |   39|   39|         3|          -|          -|    13|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 142
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 131 4 
4 --> 126 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 4 
126 --> 127 
127 --> 128 130 
128 --> 129 
129 --> 127 
130 --> 131 
131 --> 132 
132 --> 133 137 142 
133 --> 136 134 
134 --> 135 
135 --> 133 
136 --> 132 
137 --> 138 
138 --> 139 141 
139 --> 140 
140 --> 138 
141 --> 142 
142 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:82]   --->   Operation 143 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 0" [HLS_SampleGn/core.cpp:82]   --->   Operation 144 'extractvalue' 'tmp_data_V_11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:83]   --->   Operation 145 'read' 'empty_8' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0" [HLS_SampleGn/core.cpp:83]   --->   Operation 146 'extractvalue' 'tmp_data_V_12' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !593"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !597"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !601"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !605"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !609"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !613"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !617"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !621"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !625"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !629"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !633"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !637"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !641"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !645"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %loop_r), !map !649"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !655"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @p_str) nounwind" [HLS_SampleGn/core.cpp:52]   --->   Operation 163 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS_SampleGn/core.cpp:62]   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS_SampleGn/core.cpp:63]   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %loop_r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS_SampleGn/core.cpp:64]   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HLS_SampleGn/core.cpp:65]   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:84]   --->   Operation 168 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 0" [HLS_SampleGn/core.cpp:84]   --->   Operation 169 'extractvalue' 'tmp_data_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp eq i32 %tmp_data_V_11, 0" [HLS_SampleGn/core.cpp:85]   --->   Operation 170 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %.preheader248.preheader, label %._crit_edge" [HLS_SampleGn/core.cpp:85]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.55ns)   --->   "%add_ln86 = add nsw i32 %tmp_data_V_13, %tmp_data_V_12" [HLS_SampleGn/core.cpp:86]   --->   Operation 172 'add' 'add_ln86' <Predicate = (icmp_ln85)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (1.76ns)   --->   "br label %.preheader248" [HLS_SampleGn/core.cpp:86]   --->   Operation 173 'br' <Predicate = (icmp_ln85)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_3, %.preheader246.preheader ], [ %tmp_data_V_13, %.preheader248.preheader ]"   --->   Operation 174 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp slt i32 %i_0, %add_ln86" [HLS_SampleGn/core.cpp:86]   --->   Operation 175 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %.preheader247.preheader, label %3" [HLS_SampleGn/core.cpp:86]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.76ns)   --->   "br label %.preheader247" [HLS_SampleGn/core.cpp:88]   --->   Operation 177 'br' <Predicate = (icmp_ln86)> <Delay = 1.76>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%M_load_1 = load float* @M, align 4" [HLS_SampleGn/core.cpp:151]   --->   Operation 178 'load' 'M_load_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_data_V = bitcast float %M_load_1 to i32" [HLS_SampleGn/core.cpp:23->HLS_SampleGn/core.cpp:151]   --->   Operation 179 'bitcast' 'tmp_data_V' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 180 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:152]   --->   Operation 180 'write' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %2 ], [ 0, %.preheader247.preheader ]"   --->   Operation 181 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (1.30ns)   --->   "%icmp_ln88 = icmp eq i4 %j_0, -2" [HLS_SampleGn/core.cpp:88]   --->   Operation 182 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 183 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [HLS_SampleGn/core.cpp:88]   --->   Operation 184 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader246.preheader, label %1" [HLS_SampleGn/core.cpp:88]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%empty_11 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:89]   --->   Operation 186 'read' 'empty_11' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_11, 0" [HLS_SampleGn/core.cpp:89]   --->   Operation 187 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %tmp_data_V_1 to float" [HLS_SampleGn/core.cpp:17->HLS_SampleGn/core.cpp:89]   --->   Operation 188 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (1.36ns)   --->   "switch i4 %j_0, label %branch27 [
    i4 0, label %branch14
    i4 1, label %branch15
    i4 2, label %branch16
    i4 3, label %branch17
    i4 4, label %branch18
    i4 5, label %branch19
    i4 6, label %branch20
    i4 7, label %branch21
    i4 -8, label %branch22
    i4 -7, label %branch23
    i4 -6, label %branch24
    i4 -5, label %branch25
    i4 -4, label %branch26
  ]" [HLS_SampleGn/core.cpp:89]   --->   Operation 189 'switch' <Predicate = (!icmp_ln88)> <Delay = 1.36>
ST_5 : Operation 190 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_12, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 190 'store' <Predicate = (!icmp_ln88 & j_0 == 12)> <Delay = 1.76>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 191 'br' <Predicate = (!icmp_ln88 & j_0 == 12)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_11, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 192 'store' <Predicate = (!icmp_ln88 & j_0 == 11)> <Delay = 1.76>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 193 'br' <Predicate = (!icmp_ln88 & j_0 == 11)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_10, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 194 'store' <Predicate = (!icmp_ln88 & j_0 == 10)> <Delay = 1.76>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 195 'br' <Predicate = (!icmp_ln88 & j_0 == 10)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_9, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 196 'store' <Predicate = (!icmp_ln88 & j_0 == 9)> <Delay = 1.76>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 197 'br' <Predicate = (!icmp_ln88 & j_0 == 9)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_8, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 198 'store' <Predicate = (!icmp_ln88 & j_0 == 8)> <Delay = 1.76>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 199 'br' <Predicate = (!icmp_ln88 & j_0 == 8)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_7, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 200 'store' <Predicate = (!icmp_ln88 & j_0 == 7)> <Delay = 1.76>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 201 'br' <Predicate = (!icmp_ln88 & j_0 == 7)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_6, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 202 'store' <Predicate = (!icmp_ln88 & j_0 == 6)> <Delay = 1.76>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 203 'br' <Predicate = (!icmp_ln88 & j_0 == 6)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_5, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 204 'store' <Predicate = (!icmp_ln88 & j_0 == 5)> <Delay = 1.76>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 205 'br' <Predicate = (!icmp_ln88 & j_0 == 5)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_4, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 206 'store' <Predicate = (!icmp_ln88 & j_0 == 4)> <Delay = 1.76>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 207 'br' <Predicate = (!icmp_ln88 & j_0 == 4)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_3, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 208 'store' <Predicate = (!icmp_ln88 & j_0 == 3)> <Delay = 1.76>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 209 'br' <Predicate = (!icmp_ln88 & j_0 == 3)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_2, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 210 'store' <Predicate = (!icmp_ln88 & j_0 == 2)> <Delay = 1.76>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 211 'br' <Predicate = (!icmp_ln88 & j_0 == 2)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_1, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 212 'store' <Predicate = (!icmp_ln88 & j_0 == 1)> <Delay = 1.76>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 213 'br' <Predicate = (!icmp_ln88 & j_0 == 1)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_0, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 214 'store' <Predicate = (!icmp_ln88 & j_0 == 0)> <Delay = 1.76>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 215 'br' <Predicate = (!icmp_ln88 & j_0 == 0)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (1.76ns)   --->   "store float %bitcast_ln17, float* @X_13, align 4" [HLS_SampleGn/core.cpp:89]   --->   Operation 216 'store' <Predicate = (!icmp_ln88 & j_0 == 15) | (!icmp_ln88 & j_0 == 14) | (!icmp_ln88 & j_0 == 13)> <Delay = 1.76>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "br label %2" [HLS_SampleGn/core.cpp:89]   --->   Operation 217 'br' <Predicate = (!icmp_ln88 & j_0 == 15) | (!icmp_ln88 & j_0 == 14) | (!icmp_ln88 & j_0 == 13)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%X_0_load = load float* @X_0, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 218 'load' 'X_0_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%xt_old_0_load = load float* @xt_old_0, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 219 'load' 'xt_old_0_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 220 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %X_0_load, %xt_old_0_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 220 'fadd' 'tmp_s' <Predicate = (icmp_ln88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "store float %X_0_load, float* @xt_old_0, align 16" [HLS_SampleGn/core.cpp:100]   --->   Operation 221 'store' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%X_1_load = load float* @X_1, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 222 'load' 'X_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%xt_old_1_load = load float* @xt_old_1, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 223 'load' 'xt_old_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 224 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %X_1_load, %xt_old_1_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 224 'fadd' 'tmp_1' <Predicate = (icmp_ln88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader247" [HLS_SampleGn/core.cpp:88]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.25>
ST_7 : Operation 226 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %X_0_load, %xt_old_0_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 226 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %X_1_load, %xt_old_1_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 227 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.25>
ST_8 : Operation 228 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %X_0_load, %xt_old_0_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 228 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %X_1_load, %xt_old_1_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 229 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 7.25>
ST_9 : Operation 230 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %X_0_load, %xt_old_0_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 230 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %X_1_load, %xt_old_1_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 231 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.25>
ST_10 : Operation 232 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %X_0_load, %xt_old_0_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 232 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %X_1_load, %xt_old_1_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 233 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/2] (2.32ns)   --->   "%W_load = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 0), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 234 'load' 'W_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_10 : Operation 235 [2/2] (2.32ns)   --->   "%W_load_1 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 1), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 235 'load' 'W_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 11 <SV = 9> <Delay = 8.02>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%X_2_load = load float* @X_2, align 8" [HLS_SampleGn/core.cpp:99]   --->   Operation 236 'load' 'X_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%xt_old_2_load = load float* @xt_old_2, align 8" [HLS_SampleGn/core.cpp:99]   --->   Operation 237 'load' 'xt_old_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %X_2_load, %xt_old_2_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 238 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/2] (2.32ns)   --->   "%W_load = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 0), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 239 'load' 'W_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_11 : Operation 240 [4/4] (5.70ns)   --->   "%tmp_9_17 = fmul float %W_load, %tmp_s" [HLS_SampleGn/core.cpp:106]   --->   Operation 240 'fmul' 'tmp_9_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/2] (2.32ns)   --->   "%W_load_1 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 1), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 241 'load' 'W_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_11 : Operation 242 [4/4] (5.70ns)   --->   "%tmp_20_1 = fmul float %W_load_1, %tmp_1" [HLS_SampleGn/core.cpp:106]   --->   Operation 242 'fmul' 'tmp_20_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.25>
ST_12 : Operation 243 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %X_2_load, %xt_old_2_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 243 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [3/4] (5.70ns)   --->   "%tmp_9_17 = fmul float %W_load, %tmp_s" [HLS_SampleGn/core.cpp:106]   --->   Operation 244 'fmul' 'tmp_9_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [3/4] (5.70ns)   --->   "%tmp_20_1 = fmul float %W_load_1, %tmp_1" [HLS_SampleGn/core.cpp:106]   --->   Operation 245 'fmul' 'tmp_20_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 246 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %X_2_load, %xt_old_2_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 246 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [2/4] (5.70ns)   --->   "%tmp_9_17 = fmul float %W_load, %tmp_s" [HLS_SampleGn/core.cpp:106]   --->   Operation 247 'fmul' 'tmp_9_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [2/4] (5.70ns)   --->   "%tmp_20_1 = fmul float %W_load_1, %tmp_1" [HLS_SampleGn/core.cpp:106]   --->   Operation 248 'fmul' 'tmp_20_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 249 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %X_2_load, %xt_old_2_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 249 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/4] (5.70ns)   --->   "%tmp_9_17 = fmul float %W_load, %tmp_s" [HLS_SampleGn/core.cpp:106]   --->   Operation 250 'fmul' 'tmp_9_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/4] (5.70ns)   --->   "%tmp_20_1 = fmul float %W_load_1, %tmp_1" [HLS_SampleGn/core.cpp:106]   --->   Operation 251 'fmul' 'tmp_20_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 252 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %X_2_load, %xt_old_2_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 252 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [2/2] (2.32ns)   --->   "%W_load_2 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 2), align 8" [HLS_SampleGn/core.cpp:106]   --->   Operation 253 'load' 'W_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_15 : Operation 254 [5/5] (7.25ns)   --->   "%tmp_1_18 = fadd float %tmp_9_17, %tmp_20_1" [HLS_SampleGn/core.cpp:108]   --->   Operation 254 'fadd' 'tmp_1_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [4/4] (5.70ns)   --->   "%tmp_21 = fmul float %W_load, %X_0_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 255 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [4/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %W_load_1, %X_1_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 256 'fmul' 'tmp_37_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 8.02>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%X_3_load = load float* @X_3, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 257 'load' 'X_3_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%xt_old_3_load = load float* @xt_old_3, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 258 'load' 'xt_old_3_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %X_3_load, %xt_old_3_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 259 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/2] (2.32ns)   --->   "%W_load_2 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 2), align 8" [HLS_SampleGn/core.cpp:106]   --->   Operation 260 'load' 'W_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_16 : Operation 261 [4/4] (5.70ns)   --->   "%tmp_20_2 = fmul float %W_load_2, %tmp_2" [HLS_SampleGn/core.cpp:106]   --->   Operation 261 'fmul' 'tmp_20_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [4/5] (7.25ns)   --->   "%tmp_1_18 = fadd float %tmp_9_17, %tmp_20_1" [HLS_SampleGn/core.cpp:108]   --->   Operation 262 'fadd' 'tmp_1_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [3/4] (5.70ns)   --->   "%tmp_21 = fmul float %W_load, %X_0_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 263 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [3/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %W_load_1, %X_1_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 264 'fmul' 'tmp_37_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 265 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %X_3_load, %xt_old_3_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 265 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [3/4] (5.70ns)   --->   "%tmp_20_2 = fmul float %W_load_2, %tmp_2" [HLS_SampleGn/core.cpp:106]   --->   Operation 266 'fmul' 'tmp_20_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 267 [3/5] (7.25ns)   --->   "%tmp_1_18 = fadd float %tmp_9_17, %tmp_20_1" [HLS_SampleGn/core.cpp:108]   --->   Operation 267 'fadd' 'tmp_1_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [2/4] (5.70ns)   --->   "%tmp_21 = fmul float %W_load, %X_0_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 268 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [2/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %W_load_1, %X_1_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 269 'fmul' 'tmp_37_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 270 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %X_3_load, %xt_old_3_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 270 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [2/4] (5.70ns)   --->   "%tmp_20_2 = fmul float %W_load_2, %tmp_2" [HLS_SampleGn/core.cpp:106]   --->   Operation 271 'fmul' 'tmp_20_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [2/5] (7.25ns)   --->   "%tmp_1_18 = fadd float %tmp_9_17, %tmp_20_1" [HLS_SampleGn/core.cpp:108]   --->   Operation 272 'fadd' 'tmp_1_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/4] (5.70ns)   --->   "%tmp_21 = fmul float %W_load, %X_0_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 273 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 274 [1/4] (5.70ns)   --->   "%tmp_37_1 = fmul float %W_load_1, %X_1_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 274 'fmul' 'tmp_37_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 275 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %X_3_load, %xt_old_3_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 275 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/4] (5.70ns)   --->   "%tmp_20_2 = fmul float %W_load_2, %tmp_2" [HLS_SampleGn/core.cpp:106]   --->   Operation 276 'fmul' 'tmp_20_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/5] (7.25ns)   --->   "%tmp_1_18 = fadd float %tmp_9_17, %tmp_20_1" [HLS_SampleGn/core.cpp:108]   --->   Operation 277 'fadd' 'tmp_1_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [5/5] (7.25ns)   --->   "%tmp_22 = fadd float %tmp_21, %tmp_37_1" [HLS_SampleGn/core.cpp:123]   --->   Operation 278 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 279 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %X_3_load, %xt_old_3_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 279 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [2/2] (2.32ns)   --->   "%W_load_3 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 3), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 280 'load' 'W_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_20 : Operation 281 [5/5] (7.25ns)   --->   "%tmp_2_19 = fadd float %tmp_1_18, %tmp_20_2" [HLS_SampleGn/core.cpp:108]   --->   Operation 281 'fadd' 'tmp_2_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [4/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %W_load_2, %X_2_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 282 'fmul' 'tmp_37_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [4/5] (7.25ns)   --->   "%tmp_22 = fadd float %tmp_21, %tmp_37_1" [HLS_SampleGn/core.cpp:123]   --->   Operation 283 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 8.02>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%X_4_load = load float* @X_4, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 284 'load' 'X_4_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%xt_old_4_load = load float* @xt_old_4, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 285 'load' 'xt_old_4_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [5/5] (7.25ns)   --->   "%tmp_4_12 = fadd float %X_4_load, %xt_old_4_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 286 'fadd' 'tmp_4_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/2] (2.32ns)   --->   "%W_load_3 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 3), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 287 'load' 'W_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_21 : Operation 288 [4/4] (5.70ns)   --->   "%tmp_20_3 = fmul float %W_load_3, %tmp_3" [HLS_SampleGn/core.cpp:106]   --->   Operation 288 'fmul' 'tmp_20_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [4/5] (7.25ns)   --->   "%tmp_2_19 = fadd float %tmp_1_18, %tmp_20_2" [HLS_SampleGn/core.cpp:108]   --->   Operation 289 'fadd' 'tmp_2_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [3/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %W_load_2, %X_2_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 290 'fmul' 'tmp_37_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [3/5] (7.25ns)   --->   "%tmp_22 = fadd float %tmp_21, %tmp_37_1" [HLS_SampleGn/core.cpp:123]   --->   Operation 291 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 292 [4/5] (7.25ns)   --->   "%tmp_4_12 = fadd float %X_4_load, %xt_old_4_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 292 'fadd' 'tmp_4_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [3/4] (5.70ns)   --->   "%tmp_20_3 = fmul float %W_load_3, %tmp_3" [HLS_SampleGn/core.cpp:106]   --->   Operation 293 'fmul' 'tmp_20_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [3/5] (7.25ns)   --->   "%tmp_2_19 = fadd float %tmp_1_18, %tmp_20_2" [HLS_SampleGn/core.cpp:108]   --->   Operation 294 'fadd' 'tmp_2_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [2/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %W_load_2, %X_2_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 295 'fmul' 'tmp_37_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [2/5] (7.25ns)   --->   "%tmp_22 = fadd float %tmp_21, %tmp_37_1" [HLS_SampleGn/core.cpp:123]   --->   Operation 296 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 297 [3/5] (7.25ns)   --->   "%tmp_4_12 = fadd float %X_4_load, %xt_old_4_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 297 'fadd' 'tmp_4_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [2/4] (5.70ns)   --->   "%tmp_20_3 = fmul float %W_load_3, %tmp_3" [HLS_SampleGn/core.cpp:106]   --->   Operation 298 'fmul' 'tmp_20_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 299 [2/5] (7.25ns)   --->   "%tmp_2_19 = fadd float %tmp_1_18, %tmp_20_2" [HLS_SampleGn/core.cpp:108]   --->   Operation 299 'fadd' 'tmp_2_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 300 [1/4] (5.70ns)   --->   "%tmp_37_2 = fmul float %W_load_2, %X_2_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 300 'fmul' 'tmp_37_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 301 [1/5] (7.25ns)   --->   "%tmp_22 = fadd float %tmp_21, %tmp_37_1" [HLS_SampleGn/core.cpp:123]   --->   Operation 301 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.25>
ST_24 : Operation 302 [2/5] (7.25ns)   --->   "%tmp_4_12 = fadd float %X_4_load, %xt_old_4_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 302 'fadd' 'tmp_4_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/4] (5.70ns)   --->   "%tmp_20_3 = fmul float %W_load_3, %tmp_3" [HLS_SampleGn/core.cpp:106]   --->   Operation 303 'fmul' 'tmp_20_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/5] (7.25ns)   --->   "%tmp_2_19 = fadd float %tmp_1_18, %tmp_20_2" [HLS_SampleGn/core.cpp:108]   --->   Operation 304 'fadd' 'tmp_2_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [5/5] (7.25ns)   --->   "%tmp_23 = fadd float %tmp_22, %tmp_37_2" [HLS_SampleGn/core.cpp:123]   --->   Operation 305 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.25>
ST_25 : Operation 306 [1/5] (7.25ns)   --->   "%tmp_4_12 = fadd float %X_4_load, %xt_old_4_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 306 'fadd' 'tmp_4_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [2/2] (2.32ns)   --->   "%W_load_4 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 4), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 307 'load' 'W_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_25 : Operation 308 [5/5] (7.25ns)   --->   "%tmp_3_20 = fadd float %tmp_2_19, %tmp_20_3" [HLS_SampleGn/core.cpp:108]   --->   Operation 308 'fadd' 'tmp_3_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 309 [4/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %W_load_3, %X_3_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 309 'fmul' 'tmp_37_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 310 [4/5] (7.25ns)   --->   "%tmp_23 = fadd float %tmp_22, %tmp_37_2" [HLS_SampleGn/core.cpp:123]   --->   Operation 310 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.02>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%X_5_load = load float* @X_5, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 311 'load' 'X_5_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%xt_old_5_load = load float* @xt_old_5, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 312 'load' 'xt_old_5_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 313 [5/5] (7.25ns)   --->   "%tmp_5_13 = fadd float %X_5_load, %xt_old_5_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 313 'fadd' 'tmp_5_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "store float %X_5_load, float* @xt_old_5, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 314 'store' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/2] (2.32ns)   --->   "%W_load_4 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 4), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 315 'load' 'W_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_26 : Operation 316 [4/4] (5.70ns)   --->   "%tmp_20_4 = fmul float %W_load_4, %tmp_4_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 316 'fmul' 'tmp_20_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 317 [4/5] (7.25ns)   --->   "%tmp_3_20 = fadd float %tmp_2_19, %tmp_20_3" [HLS_SampleGn/core.cpp:108]   --->   Operation 317 'fadd' 'tmp_3_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [3/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %W_load_3, %X_3_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 318 'fmul' 'tmp_37_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 319 [3/5] (7.25ns)   --->   "%tmp_23 = fadd float %tmp_22, %tmp_37_2" [HLS_SampleGn/core.cpp:123]   --->   Operation 319 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 7.25>
ST_27 : Operation 320 [4/5] (7.25ns)   --->   "%tmp_5_13 = fadd float %X_5_load, %xt_old_5_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 320 'fadd' 'tmp_5_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 321 [3/4] (5.70ns)   --->   "%tmp_20_4 = fmul float %W_load_4, %tmp_4_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 321 'fmul' 'tmp_20_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 322 [3/5] (7.25ns)   --->   "%tmp_3_20 = fadd float %tmp_2_19, %tmp_20_3" [HLS_SampleGn/core.cpp:108]   --->   Operation 322 'fadd' 'tmp_3_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 323 [2/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %W_load_3, %X_3_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 323 'fmul' 'tmp_37_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 324 [2/5] (7.25ns)   --->   "%tmp_23 = fadd float %tmp_22, %tmp_37_2" [HLS_SampleGn/core.cpp:123]   --->   Operation 324 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.25>
ST_28 : Operation 325 [3/5] (7.25ns)   --->   "%tmp_5_13 = fadd float %X_5_load, %xt_old_5_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 325 'fadd' 'tmp_5_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 326 [2/4] (5.70ns)   --->   "%tmp_20_4 = fmul float %W_load_4, %tmp_4_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 326 'fmul' 'tmp_20_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 327 [2/5] (7.25ns)   --->   "%tmp_3_20 = fadd float %tmp_2_19, %tmp_20_3" [HLS_SampleGn/core.cpp:108]   --->   Operation 327 'fadd' 'tmp_3_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 328 [1/4] (5.70ns)   --->   "%tmp_37_3 = fmul float %W_load_3, %X_3_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 328 'fmul' 'tmp_37_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 329 [1/5] (7.25ns)   --->   "%tmp_23 = fadd float %tmp_22, %tmp_37_2" [HLS_SampleGn/core.cpp:123]   --->   Operation 329 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 7.25>
ST_29 : Operation 330 [2/5] (7.25ns)   --->   "%tmp_5_13 = fadd float %X_5_load, %xt_old_5_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 330 'fadd' 'tmp_5_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 331 [1/4] (5.70ns)   --->   "%tmp_20_4 = fmul float %W_load_4, %tmp_4_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 331 'fmul' 'tmp_20_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 332 [1/5] (7.25ns)   --->   "%tmp_3_20 = fadd float %tmp_2_19, %tmp_20_3" [HLS_SampleGn/core.cpp:108]   --->   Operation 332 'fadd' 'tmp_3_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 333 [5/5] (7.25ns)   --->   "%tmp_24 = fadd float %tmp_23, %tmp_37_3" [HLS_SampleGn/core.cpp:123]   --->   Operation 333 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 7.25>
ST_30 : Operation 334 [1/5] (7.25ns)   --->   "%tmp_5_13 = fadd float %X_5_load, %xt_old_5_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 334 'fadd' 'tmp_5_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 335 [2/2] (2.32ns)   --->   "%W_load_5 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 5), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 335 'load' 'W_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_30 : Operation 336 [5/5] (7.25ns)   --->   "%tmp_8_21 = fadd float %tmp_3_20, %tmp_20_4" [HLS_SampleGn/core.cpp:108]   --->   Operation 336 'fadd' 'tmp_8_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 337 [4/4] (5.70ns)   --->   "%tmp_37_4 = fmul float %W_load_4, %X_4_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 337 'fmul' 'tmp_37_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 338 [4/5] (7.25ns)   --->   "%tmp_24 = fadd float %tmp_23, %tmp_37_3" [HLS_SampleGn/core.cpp:123]   --->   Operation 338 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 8.02>
ST_31 : Operation 339 [1/1] (0.00ns)   --->   "%X_6_load = load float* @X_6, align 8" [HLS_SampleGn/core.cpp:99]   --->   Operation 339 'load' 'X_6_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 340 [1/1] (0.00ns)   --->   "%xt_old_6_load = load float* @xt_old_6, align 8" [HLS_SampleGn/core.cpp:99]   --->   Operation 340 'load' 'xt_old_6_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 341 [5/5] (7.25ns)   --->   "%tmp_6_14 = fadd float %X_6_load, %xt_old_6_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 341 'fadd' 'tmp_6_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 342 [1/2] (2.32ns)   --->   "%W_load_5 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 5), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 342 'load' 'W_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_31 : Operation 343 [4/4] (5.70ns)   --->   "%tmp_20_5 = fmul float %W_load_5, %tmp_5_13" [HLS_SampleGn/core.cpp:106]   --->   Operation 343 'fmul' 'tmp_20_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 344 [4/5] (7.25ns)   --->   "%tmp_8_21 = fadd float %tmp_3_20, %tmp_20_4" [HLS_SampleGn/core.cpp:108]   --->   Operation 344 'fadd' 'tmp_8_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 345 [3/4] (5.70ns)   --->   "%tmp_37_4 = fmul float %W_load_4, %X_4_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 345 'fmul' 'tmp_37_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 346 [3/5] (7.25ns)   --->   "%tmp_24 = fadd float %tmp_23, %tmp_37_3" [HLS_SampleGn/core.cpp:123]   --->   Operation 346 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 7.25>
ST_32 : Operation 347 [6/6] (6.41ns)   --->   "%tmp_4 = sitofp i32 %i_0 to float" [HLS_SampleGn/core.cpp:92]   --->   Operation 347 'sitofp' 'tmp_4' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 348 [4/5] (7.25ns)   --->   "%tmp_6_14 = fadd float %X_6_load, %xt_old_6_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 348 'fadd' 'tmp_6_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 349 [3/4] (5.70ns)   --->   "%tmp_20_5 = fmul float %W_load_5, %tmp_5_13" [HLS_SampleGn/core.cpp:106]   --->   Operation 349 'fmul' 'tmp_20_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [3/5] (7.25ns)   --->   "%tmp_8_21 = fadd float %tmp_3_20, %tmp_20_4" [HLS_SampleGn/core.cpp:108]   --->   Operation 350 'fadd' 'tmp_8_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 351 [2/4] (5.70ns)   --->   "%tmp_37_4 = fmul float %W_load_4, %X_4_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 351 'fmul' 'tmp_37_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 352 [2/5] (7.25ns)   --->   "%tmp_24 = fadd float %tmp_23, %tmp_37_3" [HLS_SampleGn/core.cpp:123]   --->   Operation 352 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 353 [1/1] (2.55ns)   --->   "%i_3 = add nsw i32 %i_0, 1" [HLS_SampleGn/core.cpp:86]   --->   Operation 353 'add' 'i_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 7.25>
ST_33 : Operation 354 [5/6] (6.41ns)   --->   "%tmp_4 = sitofp i32 %i_0 to float" [HLS_SampleGn/core.cpp:92]   --->   Operation 354 'sitofp' 'tmp_4' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 355 [3/5] (7.25ns)   --->   "%tmp_6_14 = fadd float %X_6_load, %xt_old_6_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 355 'fadd' 'tmp_6_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 356 [2/4] (5.70ns)   --->   "%tmp_20_5 = fmul float %W_load_5, %tmp_5_13" [HLS_SampleGn/core.cpp:106]   --->   Operation 356 'fmul' 'tmp_20_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 357 [2/5] (7.25ns)   --->   "%tmp_8_21 = fadd float %tmp_3_20, %tmp_20_4" [HLS_SampleGn/core.cpp:108]   --->   Operation 357 'fadd' 'tmp_8_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 358 [1/4] (5.70ns)   --->   "%tmp_37_4 = fmul float %W_load_4, %X_4_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 358 'fmul' 'tmp_37_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 359 [1/5] (7.25ns)   --->   "%tmp_24 = fadd float %tmp_23, %tmp_37_3" [HLS_SampleGn/core.cpp:123]   --->   Operation 359 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 7.25>
ST_34 : Operation 360 [4/6] (6.41ns)   --->   "%tmp_4 = sitofp i32 %i_0 to float" [HLS_SampleGn/core.cpp:92]   --->   Operation 360 'sitofp' 'tmp_4' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 361 [2/5] (7.25ns)   --->   "%tmp_6_14 = fadd float %X_6_load, %xt_old_6_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 361 'fadd' 'tmp_6_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 362 [1/4] (5.70ns)   --->   "%tmp_20_5 = fmul float %W_load_5, %tmp_5_13" [HLS_SampleGn/core.cpp:106]   --->   Operation 362 'fmul' 'tmp_20_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 363 [1/5] (7.25ns)   --->   "%tmp_8_21 = fadd float %tmp_3_20, %tmp_20_4" [HLS_SampleGn/core.cpp:108]   --->   Operation 363 'fadd' 'tmp_8_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 364 [5/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_24, %tmp_37_4" [HLS_SampleGn/core.cpp:123]   --->   Operation 364 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 7.25>
ST_35 : Operation 365 [3/6] (6.41ns)   --->   "%tmp_4 = sitofp i32 %i_0 to float" [HLS_SampleGn/core.cpp:92]   --->   Operation 365 'sitofp' 'tmp_4' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 366 [1/5] (7.25ns)   --->   "%tmp_6_14 = fadd float %X_6_load, %xt_old_6_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 366 'fadd' 'tmp_6_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 367 [2/2] (2.32ns)   --->   "%W_load_6 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 6), align 8" [HLS_SampleGn/core.cpp:106]   --->   Operation 367 'load' 'W_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_35 : Operation 368 [5/5] (7.25ns)   --->   "%tmp_10_22 = fadd float %tmp_8_21, %tmp_20_5" [HLS_SampleGn/core.cpp:108]   --->   Operation 368 'fadd' 'tmp_10_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 369 [4/4] (5.70ns)   --->   "%tmp_37_5 = fmul float %W_load_5, %X_5_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 369 'fmul' 'tmp_37_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 370 [4/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_24, %tmp_37_4" [HLS_SampleGn/core.cpp:123]   --->   Operation 370 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 8.02>
ST_36 : Operation 371 [2/6] (6.41ns)   --->   "%tmp_4 = sitofp i32 %i_0 to float" [HLS_SampleGn/core.cpp:92]   --->   Operation 371 'sitofp' 'tmp_4' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 372 [1/1] (0.00ns)   --->   "%X_7_load = load float* @X_7, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 372 'load' 'X_7_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 373 [1/1] (0.00ns)   --->   "%xt_old_7_load = load float* @xt_old_7, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 373 'load' 'xt_old_7_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 374 [5/5] (7.25ns)   --->   "%tmp_7_15 = fadd float %X_7_load, %xt_old_7_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 374 'fadd' 'tmp_7_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 375 [1/1] (0.00ns)   --->   "store float %X_7_load, float* @xt_old_7, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 375 'store' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 376 [1/2] (2.32ns)   --->   "%W_load_6 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 6), align 8" [HLS_SampleGn/core.cpp:106]   --->   Operation 376 'load' 'W_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_36 : Operation 377 [4/4] (5.70ns)   --->   "%tmp_20_6 = fmul float %W_load_6, %tmp_6_14" [HLS_SampleGn/core.cpp:106]   --->   Operation 377 'fmul' 'tmp_20_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 378 [4/5] (7.25ns)   --->   "%tmp_10_22 = fadd float %tmp_8_21, %tmp_20_5" [HLS_SampleGn/core.cpp:108]   --->   Operation 378 'fadd' 'tmp_10_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 379 [3/4] (5.70ns)   --->   "%tmp_37_5 = fmul float %W_load_5, %X_5_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 379 'fmul' 'tmp_37_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 380 [3/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_24, %tmp_37_4" [HLS_SampleGn/core.cpp:123]   --->   Operation 380 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 7.25>
ST_37 : Operation 381 [1/6] (6.41ns)   --->   "%tmp_4 = sitofp i32 %i_0 to float" [HLS_SampleGn/core.cpp:92]   --->   Operation 381 'sitofp' 'tmp_4' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 382 [4/5] (7.25ns)   --->   "%tmp_7_15 = fadd float %X_7_load, %xt_old_7_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 382 'fadd' 'tmp_7_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 383 [3/4] (5.70ns)   --->   "%tmp_20_6 = fmul float %W_load_6, %tmp_6_14" [HLS_SampleGn/core.cpp:106]   --->   Operation 383 'fmul' 'tmp_20_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 384 [3/5] (7.25ns)   --->   "%tmp_10_22 = fadd float %tmp_8_21, %tmp_20_5" [HLS_SampleGn/core.cpp:108]   --->   Operation 384 'fadd' 'tmp_10_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 385 [2/4] (5.70ns)   --->   "%tmp_37_5 = fmul float %W_load_5, %X_5_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 385 'fmul' 'tmp_37_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 386 [2/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_24, %tmp_37_4" [HLS_SampleGn/core.cpp:123]   --->   Operation 386 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 7.25>
ST_38 : Operation 387 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, 1.000000e+05" [HLS_SampleGn/core.cpp:92]   --->   Operation 387 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 388 [3/5] (7.25ns)   --->   "%tmp_7_15 = fadd float %X_7_load, %xt_old_7_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 388 'fadd' 'tmp_7_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 389 [2/4] (5.70ns)   --->   "%tmp_20_6 = fmul float %W_load_6, %tmp_6_14" [HLS_SampleGn/core.cpp:106]   --->   Operation 389 'fmul' 'tmp_20_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 390 [2/5] (7.25ns)   --->   "%tmp_10_22 = fadd float %tmp_8_21, %tmp_20_5" [HLS_SampleGn/core.cpp:108]   --->   Operation 390 'fadd' 'tmp_10_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 391 [1/4] (5.70ns)   --->   "%tmp_37_5 = fmul float %W_load_5, %X_5_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 391 'fmul' 'tmp_37_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 392 [1/5] (7.25ns)   --->   "%tmp_25 = fadd float %tmp_24, %tmp_37_4" [HLS_SampleGn/core.cpp:123]   --->   Operation 392 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 7.25>
ST_39 : Operation 393 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, 1.000000e+05" [HLS_SampleGn/core.cpp:92]   --->   Operation 393 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 394 [2/5] (7.25ns)   --->   "%tmp_7_15 = fadd float %X_7_load, %xt_old_7_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 394 'fadd' 'tmp_7_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 395 [1/4] (5.70ns)   --->   "%tmp_20_6 = fmul float %W_load_6, %tmp_6_14" [HLS_SampleGn/core.cpp:106]   --->   Operation 395 'fmul' 'tmp_20_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 396 [1/5] (7.25ns)   --->   "%tmp_10_22 = fadd float %tmp_8_21, %tmp_20_5" [HLS_SampleGn/core.cpp:108]   --->   Operation 396 'fadd' 'tmp_10_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 397 [5/5] (7.25ns)   --->   "%tmp_26 = fadd float %tmp_25, %tmp_37_5" [HLS_SampleGn/core.cpp:123]   --->   Operation 397 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 7.25>
ST_40 : Operation 398 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, 1.000000e+05" [HLS_SampleGn/core.cpp:92]   --->   Operation 398 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 399 [1/5] (7.25ns)   --->   "%tmp_7_15 = fadd float %X_7_load, %xt_old_7_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 399 'fadd' 'tmp_7_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 400 [2/2] (2.32ns)   --->   "%W_load_7 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 7), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 400 'load' 'W_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_40 : Operation 401 [5/5] (7.25ns)   --->   "%tmp_11_23 = fadd float %tmp_10_22, %tmp_20_6" [HLS_SampleGn/core.cpp:108]   --->   Operation 401 'fadd' 'tmp_11_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 402 [4/4] (5.70ns)   --->   "%tmp_37_6 = fmul float %W_load_6, %X_6_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 402 'fmul' 'tmp_37_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 403 [4/5] (7.25ns)   --->   "%tmp_26 = fadd float %tmp_25, %tmp_37_5" [HLS_SampleGn/core.cpp:123]   --->   Operation 403 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 8.02>
ST_41 : Operation 404 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, 1.000000e+05" [HLS_SampleGn/core.cpp:92]   --->   Operation 404 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 405 [1/1] (0.00ns)   --->   "%X_8_load = load float* @X_8, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 405 'load' 'X_8_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 406 [1/1] (0.00ns)   --->   "%xt_old_8_load = load float* @xt_old_8, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 406 'load' 'xt_old_8_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 407 [5/5] (7.25ns)   --->   "%tmp_8 = fadd float %X_8_load, %xt_old_8_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 407 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 408 [1/1] (0.00ns)   --->   "store float %X_8_load, float* @xt_old_8, align 16" [HLS_SampleGn/core.cpp:100]   --->   Operation 408 'store' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 409 [1/2] (2.32ns)   --->   "%W_load_7 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 7), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 409 'load' 'W_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_41 : Operation 410 [4/4] (5.70ns)   --->   "%tmp_20_7 = fmul float %W_load_7, %tmp_7_15" [HLS_SampleGn/core.cpp:106]   --->   Operation 410 'fmul' 'tmp_20_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 411 [4/5] (7.25ns)   --->   "%tmp_11_23 = fadd float %tmp_10_22, %tmp_20_6" [HLS_SampleGn/core.cpp:108]   --->   Operation 411 'fadd' 'tmp_11_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 412 [3/4] (5.70ns)   --->   "%tmp_37_6 = fmul float %W_load_6, %X_6_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 412 'fmul' 'tmp_37_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 413 [3/5] (7.25ns)   --->   "%tmp_26 = fadd float %tmp_25, %tmp_37_5" [HLS_SampleGn/core.cpp:123]   --->   Operation 413 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 7.25>
ST_42 : Operation 414 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, 1.000000e+05" [HLS_SampleGn/core.cpp:92]   --->   Operation 414 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 415 [4/5] (7.25ns)   --->   "%tmp_8 = fadd float %X_8_load, %xt_old_8_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 415 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 416 [3/4] (5.70ns)   --->   "%tmp_20_7 = fmul float %W_load_7, %tmp_7_15" [HLS_SampleGn/core.cpp:106]   --->   Operation 416 'fmul' 'tmp_20_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 417 [3/5] (7.25ns)   --->   "%tmp_11_23 = fadd float %tmp_10_22, %tmp_20_6" [HLS_SampleGn/core.cpp:108]   --->   Operation 417 'fadd' 'tmp_11_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 418 [2/4] (5.70ns)   --->   "%tmp_37_6 = fmul float %W_load_6, %X_6_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 418 'fmul' 'tmp_37_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 419 [2/5] (7.25ns)   --->   "%tmp_26 = fadd float %tmp_25, %tmp_37_5" [HLS_SampleGn/core.cpp:123]   --->   Operation 419 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 7.25>
ST_43 : Operation 420 [16/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 420 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 421 [3/5] (7.25ns)   --->   "%tmp_8 = fadd float %X_8_load, %xt_old_8_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 421 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 422 [2/4] (5.70ns)   --->   "%tmp_20_7 = fmul float %W_load_7, %tmp_7_15" [HLS_SampleGn/core.cpp:106]   --->   Operation 422 'fmul' 'tmp_20_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 423 [2/5] (7.25ns)   --->   "%tmp_11_23 = fadd float %tmp_10_22, %tmp_20_6" [HLS_SampleGn/core.cpp:108]   --->   Operation 423 'fadd' 'tmp_11_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 424 [1/4] (5.70ns)   --->   "%tmp_37_6 = fmul float %W_load_6, %X_6_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 424 'fmul' 'tmp_37_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 425 [1/5] (7.25ns)   --->   "%tmp_26 = fadd float %tmp_25, %tmp_37_5" [HLS_SampleGn/core.cpp:123]   --->   Operation 425 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 7.25>
ST_44 : Operation 426 [15/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 426 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 427 [2/5] (7.25ns)   --->   "%tmp_8 = fadd float %X_8_load, %xt_old_8_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 427 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 428 [1/4] (5.70ns)   --->   "%tmp_20_7 = fmul float %W_load_7, %tmp_7_15" [HLS_SampleGn/core.cpp:106]   --->   Operation 428 'fmul' 'tmp_20_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 429 [1/5] (7.25ns)   --->   "%tmp_11_23 = fadd float %tmp_10_22, %tmp_20_6" [HLS_SampleGn/core.cpp:108]   --->   Operation 429 'fadd' 'tmp_11_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 430 [5/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp_26, %tmp_37_6" [HLS_SampleGn/core.cpp:123]   --->   Operation 430 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 7.25>
ST_45 : Operation 431 [14/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 431 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 432 [1/5] (7.25ns)   --->   "%tmp_8 = fadd float %X_8_load, %xt_old_8_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 432 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 433 [2/2] (2.32ns)   --->   "%W_load_8 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 8), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 433 'load' 'W_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_45 : Operation 434 [5/5] (7.25ns)   --->   "%tmp_12_24 = fadd float %tmp_11_23, %tmp_20_7" [HLS_SampleGn/core.cpp:108]   --->   Operation 434 'fadd' 'tmp_12_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 435 [4/4] (5.70ns)   --->   "%tmp_37_7 = fmul float %W_load_7, %X_7_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 435 'fmul' 'tmp_37_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 436 [4/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp_26, %tmp_37_6" [HLS_SampleGn/core.cpp:123]   --->   Operation 436 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 8.02>
ST_46 : Operation 437 [13/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 437 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 438 [1/1] (0.00ns)   --->   "%X_9_load = load float* @X_9, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 438 'load' 'X_9_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%xt_old_9_load = load float* @xt_old_9, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 439 'load' 'xt_old_9_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 440 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %X_9_load, %xt_old_9_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 440 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 441 [1/1] (0.00ns)   --->   "store float %X_9_load, float* @xt_old_9, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 441 'store' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 442 [1/2] (2.32ns)   --->   "%W_load_8 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 8), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 442 'load' 'W_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_46 : Operation 443 [4/4] (5.70ns)   --->   "%tmp_20_8 = fmul float %W_load_8, %tmp_8" [HLS_SampleGn/core.cpp:106]   --->   Operation 443 'fmul' 'tmp_20_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 444 [4/5] (7.25ns)   --->   "%tmp_12_24 = fadd float %tmp_11_23, %tmp_20_7" [HLS_SampleGn/core.cpp:108]   --->   Operation 444 'fadd' 'tmp_12_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 445 [3/4] (5.70ns)   --->   "%tmp_37_7 = fmul float %W_load_7, %X_7_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 445 'fmul' 'tmp_37_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 446 [3/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp_26, %tmp_37_6" [HLS_SampleGn/core.cpp:123]   --->   Operation 446 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 7.25>
ST_47 : Operation 447 [12/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 447 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 448 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %X_9_load, %xt_old_9_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 448 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 449 [3/4] (5.70ns)   --->   "%tmp_20_8 = fmul float %W_load_8, %tmp_8" [HLS_SampleGn/core.cpp:106]   --->   Operation 449 'fmul' 'tmp_20_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 450 [3/5] (7.25ns)   --->   "%tmp_12_24 = fadd float %tmp_11_23, %tmp_20_7" [HLS_SampleGn/core.cpp:108]   --->   Operation 450 'fadd' 'tmp_12_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 451 [2/4] (5.70ns)   --->   "%tmp_37_7 = fmul float %W_load_7, %X_7_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 451 'fmul' 'tmp_37_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 452 [2/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp_26, %tmp_37_6" [HLS_SampleGn/core.cpp:123]   --->   Operation 452 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 7.25>
ST_48 : Operation 453 [11/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 453 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 454 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %X_9_load, %xt_old_9_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 454 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 455 [2/4] (5.70ns)   --->   "%tmp_20_8 = fmul float %W_load_8, %tmp_8" [HLS_SampleGn/core.cpp:106]   --->   Operation 455 'fmul' 'tmp_20_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 456 [2/5] (7.25ns)   --->   "%tmp_12_24 = fadd float %tmp_11_23, %tmp_20_7" [HLS_SampleGn/core.cpp:108]   --->   Operation 456 'fadd' 'tmp_12_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 457 [1/4] (5.70ns)   --->   "%tmp_37_7 = fmul float %W_load_7, %X_7_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 457 'fmul' 'tmp_37_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 458 [1/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp_26, %tmp_37_6" [HLS_SampleGn/core.cpp:123]   --->   Operation 458 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 7.25>
ST_49 : Operation 459 [10/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 459 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 460 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %X_9_load, %xt_old_9_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 460 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 461 [1/4] (5.70ns)   --->   "%tmp_20_8 = fmul float %W_load_8, %tmp_8" [HLS_SampleGn/core.cpp:106]   --->   Operation 461 'fmul' 'tmp_20_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 462 [1/5] (7.25ns)   --->   "%tmp_12_24 = fadd float %tmp_11_23, %tmp_20_7" [HLS_SampleGn/core.cpp:108]   --->   Operation 462 'fadd' 'tmp_12_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 463 [5/5] (7.25ns)   --->   "%tmp_28 = fadd float %tmp_27, %tmp_37_7" [HLS_SampleGn/core.cpp:123]   --->   Operation 463 'fadd' 'tmp_28' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 7.25>
ST_50 : Operation 464 [9/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 464 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 465 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %X_9_load, %xt_old_9_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 465 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 466 [2/2] (2.32ns)   --->   "%W_load_9 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 9), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 466 'load' 'W_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_50 : Operation 467 [5/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12_24, %tmp_20_8" [HLS_SampleGn/core.cpp:108]   --->   Operation 467 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 468 [4/4] (5.70ns)   --->   "%tmp_37_8 = fmul float %W_load_8, %X_8_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 468 'fmul' 'tmp_37_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 469 [4/5] (7.25ns)   --->   "%tmp_28 = fadd float %tmp_27, %tmp_37_7" [HLS_SampleGn/core.cpp:123]   --->   Operation 469 'fadd' 'tmp_28' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 8.02>
ST_51 : Operation 470 [8/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 470 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 471 [1/1] (0.00ns)   --->   "%X_10_load = load float* @X_10, align 8" [HLS_SampleGn/core.cpp:99]   --->   Operation 471 'load' 'X_10_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 472 [1/1] (0.00ns)   --->   "%xt_old_10_load = load float* @xt_old_10, align 8" [HLS_SampleGn/core.cpp:99]   --->   Operation 472 'load' 'xt_old_10_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 473 [5/5] (7.25ns)   --->   "%tmp_s_16 = fadd float %X_10_load, %xt_old_10_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 473 'fadd' 'tmp_s_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 474 [1/2] (2.32ns)   --->   "%W_load_9 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 9), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 474 'load' 'W_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_51 : Operation 475 [4/4] (5.70ns)   --->   "%tmp_20_9 = fmul float %W_load_9, %tmp_9" [HLS_SampleGn/core.cpp:106]   --->   Operation 475 'fmul' 'tmp_20_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 476 [4/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12_24, %tmp_20_8" [HLS_SampleGn/core.cpp:108]   --->   Operation 476 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 477 [3/4] (5.70ns)   --->   "%tmp_37_8 = fmul float %W_load_8, %X_8_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 477 'fmul' 'tmp_37_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 478 [3/5] (7.25ns)   --->   "%tmp_28 = fadd float %tmp_27, %tmp_37_7" [HLS_SampleGn/core.cpp:123]   --->   Operation 478 'fadd' 'tmp_28' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 7.25>
ST_52 : Operation 479 [7/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 479 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 480 [4/5] (7.25ns)   --->   "%tmp_s_16 = fadd float %X_10_load, %xt_old_10_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 480 'fadd' 'tmp_s_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 481 [3/4] (5.70ns)   --->   "%tmp_20_9 = fmul float %W_load_9, %tmp_9" [HLS_SampleGn/core.cpp:106]   --->   Operation 481 'fmul' 'tmp_20_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 482 [3/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12_24, %tmp_20_8" [HLS_SampleGn/core.cpp:108]   --->   Operation 482 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 483 [2/4] (5.70ns)   --->   "%tmp_37_8 = fmul float %W_load_8, %X_8_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 483 'fmul' 'tmp_37_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 484 [2/5] (7.25ns)   --->   "%tmp_28 = fadd float %tmp_27, %tmp_37_7" [HLS_SampleGn/core.cpp:123]   --->   Operation 484 'fadd' 'tmp_28' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 7.25>
ST_53 : Operation 485 [6/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 485 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 486 [3/5] (7.25ns)   --->   "%tmp_s_16 = fadd float %X_10_load, %xt_old_10_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 486 'fadd' 'tmp_s_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 487 [2/4] (5.70ns)   --->   "%tmp_20_9 = fmul float %W_load_9, %tmp_9" [HLS_SampleGn/core.cpp:106]   --->   Operation 487 'fmul' 'tmp_20_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 488 [2/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12_24, %tmp_20_8" [HLS_SampleGn/core.cpp:108]   --->   Operation 488 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 489 [1/4] (5.70ns)   --->   "%tmp_37_8 = fmul float %W_load_8, %X_8_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 489 'fmul' 'tmp_37_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 490 [1/5] (7.25ns)   --->   "%tmp_28 = fadd float %tmp_27, %tmp_37_7" [HLS_SampleGn/core.cpp:123]   --->   Operation 490 'fadd' 'tmp_28' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 7.25>
ST_54 : Operation 491 [5/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 491 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 492 [2/5] (7.25ns)   --->   "%tmp_s_16 = fadd float %X_10_load, %xt_old_10_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 492 'fadd' 'tmp_s_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 493 [1/4] (5.70ns)   --->   "%tmp_20_9 = fmul float %W_load_9, %tmp_9" [HLS_SampleGn/core.cpp:106]   --->   Operation 493 'fmul' 'tmp_20_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 494 [1/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12_24, %tmp_20_8" [HLS_SampleGn/core.cpp:108]   --->   Operation 494 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 495 [5/5] (7.25ns)   --->   "%tmp_29 = fadd float %tmp_28, %tmp_37_8" [HLS_SampleGn/core.cpp:123]   --->   Operation 495 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 7.25>
ST_55 : Operation 496 [4/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 496 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 497 [1/5] (7.25ns)   --->   "%tmp_s_16 = fadd float %X_10_load, %xt_old_10_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 497 'fadd' 'tmp_s_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 498 [2/2] (2.32ns)   --->   "%W_load_10 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 10), align 8" [HLS_SampleGn/core.cpp:106]   --->   Operation 498 'load' 'W_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_55 : Operation 499 [5/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_13, %tmp_20_9" [HLS_SampleGn/core.cpp:108]   --->   Operation 499 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 500 [4/4] (5.70ns)   --->   "%tmp_37_9 = fmul float %W_load_9, %X_9_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 500 'fmul' 'tmp_37_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 501 [4/5] (7.25ns)   --->   "%tmp_29 = fadd float %tmp_28, %tmp_37_8" [HLS_SampleGn/core.cpp:123]   --->   Operation 501 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 8.02>
ST_56 : Operation 502 [3/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 502 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 503 [1/1] (0.00ns)   --->   "%X_11_load = load float* @X_11, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 503 'load' 'X_11_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 504 [1/1] (0.00ns)   --->   "%xt_old_11_load = load float* @xt_old_11, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 504 'load' 'xt_old_11_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 505 [5/5] (7.25ns)   --->   "%tmp_10 = fadd float %X_11_load, %xt_old_11_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 505 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 506 [1/2] (2.32ns)   --->   "%W_load_10 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 10), align 8" [HLS_SampleGn/core.cpp:106]   --->   Operation 506 'load' 'W_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_56 : Operation 507 [4/4] (5.70ns)   --->   "%tmp_20_s = fmul float %W_load_10, %tmp_s_16" [HLS_SampleGn/core.cpp:106]   --->   Operation 507 'fmul' 'tmp_20_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 508 [4/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_13, %tmp_20_9" [HLS_SampleGn/core.cpp:108]   --->   Operation 508 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 509 [3/4] (5.70ns)   --->   "%tmp_37_9 = fmul float %W_load_9, %X_9_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 509 'fmul' 'tmp_37_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 510 [3/5] (7.25ns)   --->   "%tmp_29 = fadd float %tmp_28, %tmp_37_8" [HLS_SampleGn/core.cpp:123]   --->   Operation 510 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 7.25>
ST_57 : Operation 511 [2/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 511 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 512 [4/5] (7.25ns)   --->   "%tmp_10 = fadd float %X_11_load, %xt_old_11_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 512 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 513 [3/4] (5.70ns)   --->   "%tmp_20_s = fmul float %W_load_10, %tmp_s_16" [HLS_SampleGn/core.cpp:106]   --->   Operation 513 'fmul' 'tmp_20_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 514 [3/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_13, %tmp_20_9" [HLS_SampleGn/core.cpp:108]   --->   Operation 514 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 515 [2/4] (5.70ns)   --->   "%tmp_37_9 = fmul float %W_load_9, %X_9_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 515 'fmul' 'tmp_37_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 516 [2/5] (7.25ns)   --->   "%tmp_29 = fadd float %tmp_28, %tmp_37_8" [HLS_SampleGn/core.cpp:123]   --->   Operation 516 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 7.25>
ST_58 : Operation 517 [1/16] (6.07ns)   --->   "%tmp_6 = fdiv float 1.000000e+05, %tmp_5" [HLS_SampleGn/core.cpp:92]   --->   Operation 517 'fdiv' 'tmp_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 518 [3/5] (7.25ns)   --->   "%tmp_10 = fadd float %X_11_load, %xt_old_11_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 518 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 519 [2/4] (5.70ns)   --->   "%tmp_20_s = fmul float %W_load_10, %tmp_s_16" [HLS_SampleGn/core.cpp:106]   --->   Operation 519 'fmul' 'tmp_20_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 520 [2/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_13, %tmp_20_9" [HLS_SampleGn/core.cpp:108]   --->   Operation 520 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 521 [1/4] (5.70ns)   --->   "%tmp_37_9 = fmul float %W_load_9, %X_9_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 521 'fmul' 'tmp_37_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 522 [1/5] (7.25ns)   --->   "%tmp_29 = fadd float %tmp_28, %tmp_37_8" [HLS_SampleGn/core.cpp:123]   --->   Operation 522 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 7.25>
ST_59 : Operation 523 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %tmp_6, 0x3F2A36E2E0000000" [HLS_SampleGn/core.cpp:93]   --->   Operation 523 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 524 [2/5] (7.25ns)   --->   "%tmp_10 = fadd float %X_11_load, %xt_old_11_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 524 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 525 [1/4] (5.70ns)   --->   "%tmp_20_s = fmul float %W_load_10, %tmp_s_16" [HLS_SampleGn/core.cpp:106]   --->   Operation 525 'fmul' 'tmp_20_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 526 [1/5] (7.25ns)   --->   "%tmp_14 = fadd float %tmp_13, %tmp_20_9" [HLS_SampleGn/core.cpp:108]   --->   Operation 526 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 527 [5/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_29, %tmp_37_9" [HLS_SampleGn/core.cpp:123]   --->   Operation 527 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 7.25>
ST_60 : Operation 528 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %tmp_6, 0x3F2A36E2E0000000" [HLS_SampleGn/core.cpp:93]   --->   Operation 528 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 529 [1/5] (7.25ns)   --->   "%tmp_10 = fadd float %X_11_load, %xt_old_11_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 529 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 530 [2/2] (2.32ns)   --->   "%W_load_11 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 11), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 530 'load' 'W_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_60 : Operation 531 [5/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_14, %tmp_20_s" [HLS_SampleGn/core.cpp:108]   --->   Operation 531 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 532 [4/4] (5.70ns)   --->   "%tmp_37_s = fmul float %W_load_10, %X_10_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 532 'fmul' 'tmp_37_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 533 [4/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_29, %tmp_37_9" [HLS_SampleGn/core.cpp:123]   --->   Operation 533 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 8.02>
ST_61 : Operation 534 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %tmp_6, 0x3F2A36E2E0000000" [HLS_SampleGn/core.cpp:93]   --->   Operation 534 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 535 [1/1] (0.00ns)   --->   "%X_12_load = load float* @X_12, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 535 'load' 'X_12_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 536 [1/1] (0.00ns)   --->   "%xt_old_12_load = load float* @xt_old_12, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 536 'load' 'xt_old_12_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 537 [5/5] (7.25ns)   --->   "%tmp_11 = fadd float %X_12_load, %xt_old_12_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 537 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 538 [1/1] (0.00ns)   --->   "store float %X_12_load, float* @xt_old_12, align 16" [HLS_SampleGn/core.cpp:100]   --->   Operation 538 'store' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 539 [1/2] (2.32ns)   --->   "%W_load_11 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 11), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 539 'load' 'W_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_61 : Operation 540 [4/4] (5.70ns)   --->   "%tmp_20_10 = fmul float %W_load_11, %tmp_10" [HLS_SampleGn/core.cpp:106]   --->   Operation 540 'fmul' 'tmp_20_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 541 [4/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_14, %tmp_20_s" [HLS_SampleGn/core.cpp:108]   --->   Operation 541 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 542 [3/4] (5.70ns)   --->   "%tmp_37_s = fmul float %W_load_10, %X_10_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 542 'fmul' 'tmp_37_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 543 [3/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_29, %tmp_37_9" [HLS_SampleGn/core.cpp:123]   --->   Operation 543 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 7.25>
ST_62 : Operation 544 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %tmp_6, 0x3F2A36E2E0000000" [HLS_SampleGn/core.cpp:93]   --->   Operation 544 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 545 [4/5] (7.25ns)   --->   "%tmp_11 = fadd float %X_12_load, %xt_old_12_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 545 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 546 [3/4] (5.70ns)   --->   "%tmp_20_10 = fmul float %W_load_11, %tmp_10" [HLS_SampleGn/core.cpp:106]   --->   Operation 546 'fmul' 'tmp_20_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 547 [3/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_14, %tmp_20_s" [HLS_SampleGn/core.cpp:108]   --->   Operation 547 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 548 [2/4] (5.70ns)   --->   "%tmp_37_s = fmul float %W_load_10, %X_10_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 548 'fmul' 'tmp_37_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 549 [2/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_29, %tmp_37_9" [HLS_SampleGn/core.cpp:123]   --->   Operation 549 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 7.25>
ST_63 : Operation 550 [3/5] (7.25ns)   --->   "%tmp_11 = fadd float %X_12_load, %xt_old_12_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 550 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 551 [2/4] (5.70ns)   --->   "%tmp_20_10 = fmul float %W_load_11, %tmp_10" [HLS_SampleGn/core.cpp:106]   --->   Operation 551 'fmul' 'tmp_20_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 552 [2/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_14, %tmp_20_s" [HLS_SampleGn/core.cpp:108]   --->   Operation 552 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 553 [1/4] (5.70ns)   --->   "%tmp_37_s = fmul float %W_load_10, %X_10_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 553 'fmul' 'tmp_37_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 554 [1/5] (7.25ns)   --->   "%tmp_30 = fadd float %tmp_29, %tmp_37_9" [HLS_SampleGn/core.cpp:123]   --->   Operation 554 'fadd' 'tmp_30' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 555 [5/5] (7.25ns)   --->   "%tmp_39 = fsub float 1.000000e+00, %tmp_7" [HLS_SampleGn/core.cpp:139]   --->   Operation 555 'fsub' 'tmp_39' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 7.25>
ST_64 : Operation 556 [2/5] (7.25ns)   --->   "%tmp_11 = fadd float %X_12_load, %xt_old_12_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 556 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 557 [1/4] (5.70ns)   --->   "%tmp_20_10 = fmul float %W_load_11, %tmp_10" [HLS_SampleGn/core.cpp:106]   --->   Operation 557 'fmul' 'tmp_20_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 558 [1/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_14, %tmp_20_s" [HLS_SampleGn/core.cpp:108]   --->   Operation 558 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 559 [5/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %tmp_37_s" [HLS_SampleGn/core.cpp:123]   --->   Operation 559 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 560 [4/5] (7.25ns)   --->   "%tmp_39 = fsub float 1.000000e+00, %tmp_7" [HLS_SampleGn/core.cpp:139]   --->   Operation 560 'fsub' 'tmp_39' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 7.25>
ST_65 : Operation 561 [1/5] (7.25ns)   --->   "%tmp_11 = fadd float %X_12_load, %xt_old_12_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 561 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 562 [2/2] (2.32ns)   --->   "%W_load_12 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 12), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 562 'load' 'W_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_65 : Operation 563 [5/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_15, %tmp_20_10" [HLS_SampleGn/core.cpp:108]   --->   Operation 563 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 564 [4/4] (5.70ns)   --->   "%tmp_37_10 = fmul float %W_load_11, %X_11_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 564 'fmul' 'tmp_37_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 565 [4/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %tmp_37_s" [HLS_SampleGn/core.cpp:123]   --->   Operation 565 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 566 [3/5] (7.25ns)   --->   "%tmp_39 = fsub float 1.000000e+00, %tmp_7" [HLS_SampleGn/core.cpp:139]   --->   Operation 566 'fsub' 'tmp_39' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 8.02>
ST_66 : Operation 567 [1/1] (0.00ns)   --->   "%X_13_load = load float* @X_13, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 567 'load' 'X_13_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 568 [1/1] (0.00ns)   --->   "%xt_old_13_load = load float* @xt_old_13, align 4" [HLS_SampleGn/core.cpp:99]   --->   Operation 568 'load' 'xt_old_13_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 569 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_13_load, %xt_old_13_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 569 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 570 [1/1] (0.00ns)   --->   "store float %X_13_load, float* @xt_old_13, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 570 'store' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 571 [1/2] (2.32ns)   --->   "%W_load_12 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 12), align 16" [HLS_SampleGn/core.cpp:106]   --->   Operation 571 'load' 'W_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_66 : Operation 572 [4/4] (5.70ns)   --->   "%tmp_20_11 = fmul float %W_load_12, %tmp_11" [HLS_SampleGn/core.cpp:106]   --->   Operation 572 'fmul' 'tmp_20_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 573 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_15, %tmp_20_10" [HLS_SampleGn/core.cpp:108]   --->   Operation 573 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 574 [3/4] (5.70ns)   --->   "%tmp_37_10 = fmul float %W_load_11, %X_11_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 574 'fmul' 'tmp_37_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 575 [3/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %tmp_37_s" [HLS_SampleGn/core.cpp:123]   --->   Operation 575 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 576 [2/5] (7.25ns)   --->   "%tmp_39 = fsub float 1.000000e+00, %tmp_7" [HLS_SampleGn/core.cpp:139]   --->   Operation 576 'fsub' 'tmp_39' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 7.25>
ST_67 : Operation 577 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_13_load, %xt_old_13_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 577 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 578 [3/4] (5.70ns)   --->   "%tmp_20_11 = fmul float %W_load_12, %tmp_11" [HLS_SampleGn/core.cpp:106]   --->   Operation 578 'fmul' 'tmp_20_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 579 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_15, %tmp_20_10" [HLS_SampleGn/core.cpp:108]   --->   Operation 579 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 580 [2/4] (5.70ns)   --->   "%tmp_37_10 = fmul float %W_load_11, %X_11_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 580 'fmul' 'tmp_37_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 581 [2/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %tmp_37_s" [HLS_SampleGn/core.cpp:123]   --->   Operation 581 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 582 [1/5] (7.25ns)   --->   "%tmp_39 = fsub float 1.000000e+00, %tmp_7" [HLS_SampleGn/core.cpp:139]   --->   Operation 582 'fsub' 'tmp_39' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 7.25>
ST_68 : Operation 583 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_13_load, %xt_old_13_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 583 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 584 [2/4] (5.70ns)   --->   "%tmp_20_11 = fmul float %W_load_12, %tmp_11" [HLS_SampleGn/core.cpp:106]   --->   Operation 584 'fmul' 'tmp_20_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 585 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_15, %tmp_20_10" [HLS_SampleGn/core.cpp:108]   --->   Operation 585 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 586 [1/1] (0.00ns)   --->   "%M_load = load float* @M, align 4" [HLS_SampleGn/core.cpp:112]   --->   Operation 586 'load' 'M_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 587 [1/4] (5.70ns)   --->   "%tmp_37_10 = fmul float %W_load_11, %X_11_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 587 'fmul' 'tmp_37_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 588 [1/5] (7.25ns)   --->   "%tmp_31 = fadd float %tmp_30, %tmp_37_s" [HLS_SampleGn/core.cpp:123]   --->   Operation 588 'fadd' 'tmp_31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 589 [16/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 589 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 7.25>
ST_69 : Operation 590 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_13_load, %xt_old_13_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 590 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 591 [1/4] (5.70ns)   --->   "%tmp_20_11 = fmul float %W_load_12, %tmp_11" [HLS_SampleGn/core.cpp:106]   --->   Operation 591 'fmul' 'tmp_20_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 592 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_15, %tmp_20_10" [HLS_SampleGn/core.cpp:108]   --->   Operation 592 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 593 [5/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %tmp_37_10" [HLS_SampleGn/core.cpp:123]   --->   Operation 593 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 594 [15/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 594 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 7.25>
ST_70 : Operation 595 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_13_load, %xt_old_13_load" [HLS_SampleGn/core.cpp:99]   --->   Operation 595 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 596 [2/2] (2.32ns)   --->   "%W_load_13 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 13), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 596 'load' 'W_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_70 : Operation 597 [5/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %tmp_20_11" [HLS_SampleGn/core.cpp:108]   --->   Operation 597 'fadd' 'tmp_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 598 [4/4] (5.70ns)   --->   "%tmp_37_11 = fmul float %W_load_12, %X_12_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 598 'fmul' 'tmp_37_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 599 [4/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %tmp_37_10" [HLS_SampleGn/core.cpp:123]   --->   Operation 599 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 600 [14/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 600 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 8.02>
ST_71 : Operation 601 [1/2] (2.32ns)   --->   "%W_load_13 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 13), align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 601 'load' 'W_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_71 : Operation 602 [4/4] (5.70ns)   --->   "%tmp_20_12 = fmul float %W_load_13, %tmp_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 602 'fmul' 'tmp_20_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 603 [4/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %tmp_20_11" [HLS_SampleGn/core.cpp:108]   --->   Operation 603 'fadd' 'tmp_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 604 [3/4] (5.70ns)   --->   "%tmp_37_11 = fmul float %W_load_12, %X_12_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 604 'fmul' 'tmp_37_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 605 [3/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %tmp_37_10" [HLS_SampleGn/core.cpp:123]   --->   Operation 605 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 606 [13/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 606 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 7.25>
ST_72 : Operation 607 [3/4] (5.70ns)   --->   "%tmp_20_12 = fmul float %W_load_13, %tmp_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 607 'fmul' 'tmp_20_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 608 [3/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %tmp_20_11" [HLS_SampleGn/core.cpp:108]   --->   Operation 608 'fadd' 'tmp_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 609 [2/4] (5.70ns)   --->   "%tmp_37_11 = fmul float %W_load_12, %X_12_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 609 'fmul' 'tmp_37_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 610 [2/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %tmp_37_10" [HLS_SampleGn/core.cpp:123]   --->   Operation 610 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 611 [12/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 611 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 7.25>
ST_73 : Operation 612 [2/4] (5.70ns)   --->   "%tmp_20_12 = fmul float %W_load_13, %tmp_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 612 'fmul' 'tmp_20_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 613 [2/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %tmp_20_11" [HLS_SampleGn/core.cpp:108]   --->   Operation 613 'fadd' 'tmp_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 614 [1/4] (5.70ns)   --->   "%tmp_37_11 = fmul float %W_load_12, %X_12_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 614 'fmul' 'tmp_37_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 615 [1/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_31, %tmp_37_10" [HLS_SampleGn/core.cpp:123]   --->   Operation 615 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 616 [11/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 616 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 7.25>
ST_74 : Operation 617 [1/4] (5.70ns)   --->   "%tmp_20_12 = fmul float %W_load_13, %tmp_12" [HLS_SampleGn/core.cpp:106]   --->   Operation 617 'fmul' 'tmp_20_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 618 [1/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %tmp_20_11" [HLS_SampleGn/core.cpp:108]   --->   Operation 618 'fadd' 'tmp_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 619 [5/5] (7.25ns)   --->   "%tmp_33 = fadd float %tmp_32, %tmp_37_11" [HLS_SampleGn/core.cpp:123]   --->   Operation 619 'fadd' 'tmp_33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 620 [10/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 620 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 7.25>
ST_75 : Operation 621 [5/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_17, %tmp_20_12" [HLS_SampleGn/core.cpp:108]   --->   Operation 621 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 622 [4/4] (5.70ns)   --->   "%tmp_37_12 = fmul float %W_load_13, %X_13_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 622 'fmul' 'tmp_37_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 623 [4/5] (7.25ns)   --->   "%tmp_33 = fadd float %tmp_32, %tmp_37_11" [HLS_SampleGn/core.cpp:123]   --->   Operation 623 'fadd' 'tmp_33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 624 [9/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 624 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 7.25>
ST_76 : Operation 625 [4/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_17, %tmp_20_12" [HLS_SampleGn/core.cpp:108]   --->   Operation 625 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 626 [3/4] (5.70ns)   --->   "%tmp_37_12 = fmul float %W_load_13, %X_13_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 626 'fmul' 'tmp_37_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 627 [3/5] (7.25ns)   --->   "%tmp_33 = fadd float %tmp_32, %tmp_37_11" [HLS_SampleGn/core.cpp:123]   --->   Operation 627 'fadd' 'tmp_33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 628 [8/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 628 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 7.25>
ST_77 : Operation 629 [3/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_17, %tmp_20_12" [HLS_SampleGn/core.cpp:108]   --->   Operation 629 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 630 [2/4] (5.70ns)   --->   "%tmp_37_12 = fmul float %W_load_13, %X_13_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 630 'fmul' 'tmp_37_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 631 [2/5] (7.25ns)   --->   "%tmp_33 = fadd float %tmp_32, %tmp_37_11" [HLS_SampleGn/core.cpp:123]   --->   Operation 631 'fadd' 'tmp_33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 632 [7/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 632 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 7.25>
ST_78 : Operation 633 [2/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_17, %tmp_20_12" [HLS_SampleGn/core.cpp:108]   --->   Operation 633 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 634 [1/4] (5.70ns)   --->   "%tmp_37_12 = fmul float %W_load_13, %X_13_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 634 'fmul' 'tmp_37_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 635 [1/5] (7.25ns)   --->   "%tmp_33 = fadd float %tmp_32, %tmp_37_11" [HLS_SampleGn/core.cpp:123]   --->   Operation 635 'fadd' 'tmp_33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 636 [6/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 636 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 7.25>
ST_79 : Operation 637 [1/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_17, %tmp_20_12" [HLS_SampleGn/core.cpp:108]   --->   Operation 637 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 638 [5/5] (7.25ns)   --->   "%tmp_34 = fadd float %tmp_33, %tmp_37_12" [HLS_SampleGn/core.cpp:123]   --->   Operation 638 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 639 [5/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 639 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 7.25>
ST_80 : Operation 640 [4/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_18, %M_load" [HLS_SampleGn/core.cpp:112]   --->   Operation 640 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 641 [4/5] (7.25ns)   --->   "%tmp_34 = fadd float %tmp_33, %tmp_37_12" [HLS_SampleGn/core.cpp:123]   --->   Operation 641 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 642 [4/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 642 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 7.25>
ST_81 : Operation 643 [3/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_18, %M_load" [HLS_SampleGn/core.cpp:112]   --->   Operation 643 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 644 [3/5] (7.25ns)   --->   "%tmp_34 = fadd float %tmp_33, %tmp_37_12" [HLS_SampleGn/core.cpp:123]   --->   Operation 644 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 645 [3/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 645 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 7.25>
ST_82 : Operation 646 [2/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_18, %M_load" [HLS_SampleGn/core.cpp:112]   --->   Operation 646 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 647 [2/5] (7.25ns)   --->   "%tmp_34 = fadd float %tmp_33, %tmp_37_12" [HLS_SampleGn/core.cpp:123]   --->   Operation 647 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 648 [2/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 648 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 7.25>
ST_83 : Operation 649 [1/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_18, %M_load" [HLS_SampleGn/core.cpp:112]   --->   Operation 649 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 650 [1/5] (7.25ns)   --->   "%tmp_34 = fadd float %tmp_33, %tmp_37_12" [HLS_SampleGn/core.cpp:123]   --->   Operation 650 'fadd' 'tmp_34' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 651 [1/16] (6.07ns)   --->   "%tmp_40 = fdiv float %M_load, %tmp_39" [HLS_SampleGn/core.cpp:139]   --->   Operation 651 'fdiv' 'tmp_40' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 5.70>
ST_84 : Operation 652 [1/1] (0.00ns)   --->   "store float %X_1_load, float* @xt_old_1, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 652 'store' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 653 [1/1] (0.00ns)   --->   "store float %X_2_load, float* @xt_old_2, align 8" [HLS_SampleGn/core.cpp:100]   --->   Operation 653 'store' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 654 [1/1] (0.00ns)   --->   "store float %X_3_load, float* @xt_old_3, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 654 'store' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 655 [1/1] (0.00ns)   --->   "store float %X_4_load, float* @xt_old_4, align 16" [HLS_SampleGn/core.cpp:100]   --->   Operation 655 'store' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 656 [1/1] (0.00ns)   --->   "store float %X_6_load, float* @xt_old_6, align 8" [HLS_SampleGn/core.cpp:100]   --->   Operation 656 'store' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 657 [1/1] (0.00ns)   --->   "store float %X_10_load, float* @xt_old_10, align 8" [HLS_SampleGn/core.cpp:100]   --->   Operation 657 'store' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 658 [1/1] (0.00ns)   --->   "store float %X_11_load, float* @xt_old_11, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 658 'store' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 659 [4/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_19, %tmp_s" [HLS_SampleGn/core.cpp:116]   --->   Operation 659 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 660 [4/4] (5.70ns)   --->   "%tmp_21_1 = fmul float %tmp_19, %tmp_1" [HLS_SampleGn/core.cpp:116]   --->   Operation 660 'fmul' 'tmp_21_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 661 [4/4] (5.70ns)   --->   "%tmp_21_2 = fmul float %tmp_19, %tmp_2" [HLS_SampleGn/core.cpp:116]   --->   Operation 661 'fmul' 'tmp_21_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 662 [4/4] (5.70ns)   --->   "%tmp_21_3 = fmul float %tmp_19, %tmp_3" [HLS_SampleGn/core.cpp:116]   --->   Operation 662 'fmul' 'tmp_21_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 663 [4/4] (5.70ns)   --->   "%tmp_21_4 = fmul float %tmp_19, %tmp_4_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 663 'fmul' 'tmp_21_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 664 [4/4] (5.70ns)   --->   "%tmp_21_5 = fmul float %tmp_19, %tmp_5_13" [HLS_SampleGn/core.cpp:116]   --->   Operation 664 'fmul' 'tmp_21_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 665 [4/4] (5.70ns)   --->   "%tmp_21_6 = fmul float %tmp_19, %tmp_6_14" [HLS_SampleGn/core.cpp:116]   --->   Operation 665 'fmul' 'tmp_21_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 666 [4/4] (5.70ns)   --->   "%tmp_21_7 = fmul float %tmp_19, %tmp_7_15" [HLS_SampleGn/core.cpp:116]   --->   Operation 666 'fmul' 'tmp_21_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 667 [4/4] (5.70ns)   --->   "%tmp_21_8 = fmul float %tmp_19, %tmp_8" [HLS_SampleGn/core.cpp:116]   --->   Operation 667 'fmul' 'tmp_21_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 668 [4/4] (5.70ns)   --->   "%tmp_21_9 = fmul float %tmp_19, %tmp_9" [HLS_SampleGn/core.cpp:116]   --->   Operation 668 'fmul' 'tmp_21_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 669 [4/4] (5.70ns)   --->   "%tmp_21_s = fmul float %tmp_19, %tmp_s_16" [HLS_SampleGn/core.cpp:116]   --->   Operation 669 'fmul' 'tmp_21_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 670 [4/4] (5.70ns)   --->   "%tmp_21_10 = fmul float %tmp_19, %tmp_10" [HLS_SampleGn/core.cpp:116]   --->   Operation 670 'fmul' 'tmp_21_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 671 [4/4] (5.70ns)   --->   "%tmp_21_11 = fmul float %tmp_19, %tmp_11" [HLS_SampleGn/core.cpp:116]   --->   Operation 671 'fmul' 'tmp_21_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 672 [4/4] (5.70ns)   --->   "%tmp_21_12 = fmul float %tmp_19, %tmp_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 672 'fmul' 'tmp_21_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 673 [4/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %X_0_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 673 'fmul' 'tmp_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 674 [4/4] (5.70ns)   --->   "%tmp_38_1 = fmul float %tmp_34, %X_1_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 674 'fmul' 'tmp_38_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 675 [4/4] (5.70ns)   --->   "%tmp_38_2 = fmul float %tmp_34, %X_2_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 675 'fmul' 'tmp_38_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 676 [4/4] (5.70ns)   --->   "%tmp_38_3 = fmul float %tmp_34, %X_3_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 676 'fmul' 'tmp_38_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 677 [4/4] (5.70ns)   --->   "%tmp_38_4 = fmul float %tmp_34, %X_4_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 677 'fmul' 'tmp_38_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 678 [4/4] (5.70ns)   --->   "%tmp_38_5 = fmul float %tmp_34, %X_5_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 678 'fmul' 'tmp_38_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 679 [4/4] (5.70ns)   --->   "%tmp_38_6 = fmul float %tmp_34, %X_6_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 679 'fmul' 'tmp_38_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 680 [4/4] (5.70ns)   --->   "%tmp_38_7 = fmul float %tmp_34, %X_7_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 680 'fmul' 'tmp_38_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 681 [4/4] (5.70ns)   --->   "%tmp_38_8 = fmul float %tmp_34, %X_8_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 681 'fmul' 'tmp_38_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 682 [4/4] (5.70ns)   --->   "%tmp_38_9 = fmul float %tmp_34, %X_9_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 682 'fmul' 'tmp_38_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 683 [4/4] (5.70ns)   --->   "%tmp_38_s = fmul float %tmp_34, %X_10_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 683 'fmul' 'tmp_38_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 684 [4/4] (5.70ns)   --->   "%tmp_38_10 = fmul float %tmp_34, %X_11_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 684 'fmul' 'tmp_38_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 685 [4/4] (5.70ns)   --->   "%tmp_38_11 = fmul float %tmp_34, %X_12_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 685 'fmul' 'tmp_38_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 686 [4/4] (5.70ns)   --->   "%tmp_38_12 = fmul float %tmp_34, %X_13_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 686 'fmul' 'tmp_38_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 687 [4/4] (5.70ns)   --->   "%tmp_41 = fmul float %tmp_40, %tmp_19" [HLS_SampleGn/core.cpp:141]   --->   Operation 687 'fmul' 'tmp_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 5.70>
ST_85 : Operation 688 [3/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_19, %tmp_s" [HLS_SampleGn/core.cpp:116]   --->   Operation 688 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 689 [3/4] (5.70ns)   --->   "%tmp_21_1 = fmul float %tmp_19, %tmp_1" [HLS_SampleGn/core.cpp:116]   --->   Operation 689 'fmul' 'tmp_21_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 690 [3/4] (5.70ns)   --->   "%tmp_21_2 = fmul float %tmp_19, %tmp_2" [HLS_SampleGn/core.cpp:116]   --->   Operation 690 'fmul' 'tmp_21_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 691 [3/4] (5.70ns)   --->   "%tmp_21_3 = fmul float %tmp_19, %tmp_3" [HLS_SampleGn/core.cpp:116]   --->   Operation 691 'fmul' 'tmp_21_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 692 [3/4] (5.70ns)   --->   "%tmp_21_4 = fmul float %tmp_19, %tmp_4_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 692 'fmul' 'tmp_21_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 693 [3/4] (5.70ns)   --->   "%tmp_21_5 = fmul float %tmp_19, %tmp_5_13" [HLS_SampleGn/core.cpp:116]   --->   Operation 693 'fmul' 'tmp_21_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 694 [3/4] (5.70ns)   --->   "%tmp_21_6 = fmul float %tmp_19, %tmp_6_14" [HLS_SampleGn/core.cpp:116]   --->   Operation 694 'fmul' 'tmp_21_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 695 [3/4] (5.70ns)   --->   "%tmp_21_7 = fmul float %tmp_19, %tmp_7_15" [HLS_SampleGn/core.cpp:116]   --->   Operation 695 'fmul' 'tmp_21_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 696 [3/4] (5.70ns)   --->   "%tmp_21_8 = fmul float %tmp_19, %tmp_8" [HLS_SampleGn/core.cpp:116]   --->   Operation 696 'fmul' 'tmp_21_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 697 [3/4] (5.70ns)   --->   "%tmp_21_9 = fmul float %tmp_19, %tmp_9" [HLS_SampleGn/core.cpp:116]   --->   Operation 697 'fmul' 'tmp_21_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 698 [3/4] (5.70ns)   --->   "%tmp_21_s = fmul float %tmp_19, %tmp_s_16" [HLS_SampleGn/core.cpp:116]   --->   Operation 698 'fmul' 'tmp_21_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 699 [3/4] (5.70ns)   --->   "%tmp_21_10 = fmul float %tmp_19, %tmp_10" [HLS_SampleGn/core.cpp:116]   --->   Operation 699 'fmul' 'tmp_21_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 700 [3/4] (5.70ns)   --->   "%tmp_21_11 = fmul float %tmp_19, %tmp_11" [HLS_SampleGn/core.cpp:116]   --->   Operation 700 'fmul' 'tmp_21_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 701 [3/4] (5.70ns)   --->   "%tmp_21_12 = fmul float %tmp_19, %tmp_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 701 'fmul' 'tmp_21_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 702 [3/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %X_0_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 702 'fmul' 'tmp_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 703 [3/4] (5.70ns)   --->   "%tmp_38_1 = fmul float %tmp_34, %X_1_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 703 'fmul' 'tmp_38_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 704 [3/4] (5.70ns)   --->   "%tmp_38_2 = fmul float %tmp_34, %X_2_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 704 'fmul' 'tmp_38_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 705 [3/4] (5.70ns)   --->   "%tmp_38_3 = fmul float %tmp_34, %X_3_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 705 'fmul' 'tmp_38_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 706 [3/4] (5.70ns)   --->   "%tmp_38_4 = fmul float %tmp_34, %X_4_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 706 'fmul' 'tmp_38_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 707 [3/4] (5.70ns)   --->   "%tmp_38_5 = fmul float %tmp_34, %X_5_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 707 'fmul' 'tmp_38_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 708 [3/4] (5.70ns)   --->   "%tmp_38_6 = fmul float %tmp_34, %X_6_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 708 'fmul' 'tmp_38_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 709 [3/4] (5.70ns)   --->   "%tmp_38_7 = fmul float %tmp_34, %X_7_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 709 'fmul' 'tmp_38_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 710 [3/4] (5.70ns)   --->   "%tmp_38_8 = fmul float %tmp_34, %X_8_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 710 'fmul' 'tmp_38_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 711 [3/4] (5.70ns)   --->   "%tmp_38_9 = fmul float %tmp_34, %X_9_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 711 'fmul' 'tmp_38_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 712 [3/4] (5.70ns)   --->   "%tmp_38_s = fmul float %tmp_34, %X_10_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 712 'fmul' 'tmp_38_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 713 [3/4] (5.70ns)   --->   "%tmp_38_10 = fmul float %tmp_34, %X_11_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 713 'fmul' 'tmp_38_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 714 [3/4] (5.70ns)   --->   "%tmp_38_11 = fmul float %tmp_34, %X_12_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 714 'fmul' 'tmp_38_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 715 [3/4] (5.70ns)   --->   "%tmp_38_12 = fmul float %tmp_34, %X_13_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 715 'fmul' 'tmp_38_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 716 [3/4] (5.70ns)   --->   "%tmp_41 = fmul float %tmp_40, %tmp_19" [HLS_SampleGn/core.cpp:141]   --->   Operation 716 'fmul' 'tmp_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 5.70>
ST_86 : Operation 717 [2/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_19, %tmp_s" [HLS_SampleGn/core.cpp:116]   --->   Operation 717 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 718 [2/4] (5.70ns)   --->   "%tmp_21_1 = fmul float %tmp_19, %tmp_1" [HLS_SampleGn/core.cpp:116]   --->   Operation 718 'fmul' 'tmp_21_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 719 [2/4] (5.70ns)   --->   "%tmp_21_2 = fmul float %tmp_19, %tmp_2" [HLS_SampleGn/core.cpp:116]   --->   Operation 719 'fmul' 'tmp_21_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 720 [2/4] (5.70ns)   --->   "%tmp_21_3 = fmul float %tmp_19, %tmp_3" [HLS_SampleGn/core.cpp:116]   --->   Operation 720 'fmul' 'tmp_21_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 721 [2/4] (5.70ns)   --->   "%tmp_21_4 = fmul float %tmp_19, %tmp_4_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 721 'fmul' 'tmp_21_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 722 [2/4] (5.70ns)   --->   "%tmp_21_5 = fmul float %tmp_19, %tmp_5_13" [HLS_SampleGn/core.cpp:116]   --->   Operation 722 'fmul' 'tmp_21_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 723 [2/4] (5.70ns)   --->   "%tmp_21_6 = fmul float %tmp_19, %tmp_6_14" [HLS_SampleGn/core.cpp:116]   --->   Operation 723 'fmul' 'tmp_21_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 724 [2/4] (5.70ns)   --->   "%tmp_21_7 = fmul float %tmp_19, %tmp_7_15" [HLS_SampleGn/core.cpp:116]   --->   Operation 724 'fmul' 'tmp_21_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 725 [2/4] (5.70ns)   --->   "%tmp_21_8 = fmul float %tmp_19, %tmp_8" [HLS_SampleGn/core.cpp:116]   --->   Operation 725 'fmul' 'tmp_21_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 726 [2/4] (5.70ns)   --->   "%tmp_21_9 = fmul float %tmp_19, %tmp_9" [HLS_SampleGn/core.cpp:116]   --->   Operation 726 'fmul' 'tmp_21_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 727 [2/4] (5.70ns)   --->   "%tmp_21_s = fmul float %tmp_19, %tmp_s_16" [HLS_SampleGn/core.cpp:116]   --->   Operation 727 'fmul' 'tmp_21_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 728 [2/4] (5.70ns)   --->   "%tmp_21_10 = fmul float %tmp_19, %tmp_10" [HLS_SampleGn/core.cpp:116]   --->   Operation 728 'fmul' 'tmp_21_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 729 [2/4] (5.70ns)   --->   "%tmp_21_11 = fmul float %tmp_19, %tmp_11" [HLS_SampleGn/core.cpp:116]   --->   Operation 729 'fmul' 'tmp_21_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 730 [2/4] (5.70ns)   --->   "%tmp_21_12 = fmul float %tmp_19, %tmp_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 730 'fmul' 'tmp_21_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 731 [2/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %X_0_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 731 'fmul' 'tmp_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 732 [2/4] (5.70ns)   --->   "%tmp_38_1 = fmul float %tmp_34, %X_1_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 732 'fmul' 'tmp_38_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 733 [2/4] (5.70ns)   --->   "%tmp_38_2 = fmul float %tmp_34, %X_2_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 733 'fmul' 'tmp_38_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 734 [2/4] (5.70ns)   --->   "%tmp_38_3 = fmul float %tmp_34, %X_3_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 734 'fmul' 'tmp_38_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 735 [2/4] (5.70ns)   --->   "%tmp_38_4 = fmul float %tmp_34, %X_4_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 735 'fmul' 'tmp_38_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 736 [2/4] (5.70ns)   --->   "%tmp_38_5 = fmul float %tmp_34, %X_5_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 736 'fmul' 'tmp_38_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 737 [2/4] (5.70ns)   --->   "%tmp_38_6 = fmul float %tmp_34, %X_6_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 737 'fmul' 'tmp_38_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 738 [2/4] (5.70ns)   --->   "%tmp_38_7 = fmul float %tmp_34, %X_7_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 738 'fmul' 'tmp_38_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 739 [2/4] (5.70ns)   --->   "%tmp_38_8 = fmul float %tmp_34, %X_8_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 739 'fmul' 'tmp_38_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 740 [2/4] (5.70ns)   --->   "%tmp_38_9 = fmul float %tmp_34, %X_9_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 740 'fmul' 'tmp_38_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 741 [2/4] (5.70ns)   --->   "%tmp_38_s = fmul float %tmp_34, %X_10_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 741 'fmul' 'tmp_38_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 742 [2/4] (5.70ns)   --->   "%tmp_38_10 = fmul float %tmp_34, %X_11_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 742 'fmul' 'tmp_38_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 743 [2/4] (5.70ns)   --->   "%tmp_38_11 = fmul float %tmp_34, %X_12_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 743 'fmul' 'tmp_38_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 744 [2/4] (5.70ns)   --->   "%tmp_38_12 = fmul float %tmp_34, %X_13_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 744 'fmul' 'tmp_38_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 745 [2/4] (5.70ns)   --->   "%tmp_41 = fmul float %tmp_40, %tmp_19" [HLS_SampleGn/core.cpp:141]   --->   Operation 745 'fmul' 'tmp_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 5.70>
ST_87 : Operation 746 [1/4] (5.70ns)   --->   "%tmp_20 = fmul float %tmp_19, %tmp_s" [HLS_SampleGn/core.cpp:116]   --->   Operation 746 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 747 [1/4] (5.70ns)   --->   "%tmp_21_1 = fmul float %tmp_19, %tmp_1" [HLS_SampleGn/core.cpp:116]   --->   Operation 747 'fmul' 'tmp_21_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 748 [1/4] (5.70ns)   --->   "%tmp_21_2 = fmul float %tmp_19, %tmp_2" [HLS_SampleGn/core.cpp:116]   --->   Operation 748 'fmul' 'tmp_21_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 749 [1/4] (5.70ns)   --->   "%tmp_21_3 = fmul float %tmp_19, %tmp_3" [HLS_SampleGn/core.cpp:116]   --->   Operation 749 'fmul' 'tmp_21_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 750 [1/4] (5.70ns)   --->   "%tmp_21_4 = fmul float %tmp_19, %tmp_4_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 750 'fmul' 'tmp_21_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 751 [1/4] (5.70ns)   --->   "%tmp_21_5 = fmul float %tmp_19, %tmp_5_13" [HLS_SampleGn/core.cpp:116]   --->   Operation 751 'fmul' 'tmp_21_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 752 [1/4] (5.70ns)   --->   "%tmp_21_6 = fmul float %tmp_19, %tmp_6_14" [HLS_SampleGn/core.cpp:116]   --->   Operation 752 'fmul' 'tmp_21_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 753 [1/4] (5.70ns)   --->   "%tmp_21_7 = fmul float %tmp_19, %tmp_7_15" [HLS_SampleGn/core.cpp:116]   --->   Operation 753 'fmul' 'tmp_21_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 754 [1/4] (5.70ns)   --->   "%tmp_21_8 = fmul float %tmp_19, %tmp_8" [HLS_SampleGn/core.cpp:116]   --->   Operation 754 'fmul' 'tmp_21_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 755 [1/4] (5.70ns)   --->   "%tmp_21_9 = fmul float %tmp_19, %tmp_9" [HLS_SampleGn/core.cpp:116]   --->   Operation 755 'fmul' 'tmp_21_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 756 [1/4] (5.70ns)   --->   "%tmp_21_s = fmul float %tmp_19, %tmp_s_16" [HLS_SampleGn/core.cpp:116]   --->   Operation 756 'fmul' 'tmp_21_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 757 [1/4] (5.70ns)   --->   "%tmp_21_10 = fmul float %tmp_19, %tmp_10" [HLS_SampleGn/core.cpp:116]   --->   Operation 757 'fmul' 'tmp_21_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 758 [1/4] (5.70ns)   --->   "%tmp_21_11 = fmul float %tmp_19, %tmp_11" [HLS_SampleGn/core.cpp:116]   --->   Operation 758 'fmul' 'tmp_21_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 759 [1/4] (5.70ns)   --->   "%tmp_21_12 = fmul float %tmp_19, %tmp_12" [HLS_SampleGn/core.cpp:116]   --->   Operation 759 'fmul' 'tmp_21_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 760 [1/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %X_0_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 760 'fmul' 'tmp_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 761 [1/4] (5.70ns)   --->   "%tmp_38_1 = fmul float %tmp_34, %X_1_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 761 'fmul' 'tmp_38_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 762 [1/4] (5.70ns)   --->   "%tmp_38_2 = fmul float %tmp_34, %X_2_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 762 'fmul' 'tmp_38_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 763 [1/4] (5.70ns)   --->   "%tmp_38_3 = fmul float %tmp_34, %X_3_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 763 'fmul' 'tmp_38_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 764 [1/4] (5.70ns)   --->   "%tmp_38_4 = fmul float %tmp_34, %X_4_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 764 'fmul' 'tmp_38_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 765 [1/4] (5.70ns)   --->   "%tmp_38_5 = fmul float %tmp_34, %X_5_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 765 'fmul' 'tmp_38_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 766 [1/4] (5.70ns)   --->   "%tmp_38_6 = fmul float %tmp_34, %X_6_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 766 'fmul' 'tmp_38_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 767 [1/4] (5.70ns)   --->   "%tmp_38_7 = fmul float %tmp_34, %X_7_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 767 'fmul' 'tmp_38_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 768 [1/4] (5.70ns)   --->   "%tmp_38_8 = fmul float %tmp_34, %X_8_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 768 'fmul' 'tmp_38_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 769 [1/4] (5.70ns)   --->   "%tmp_38_9 = fmul float %tmp_34, %X_9_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 769 'fmul' 'tmp_38_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 770 [1/4] (5.70ns)   --->   "%tmp_38_s = fmul float %tmp_34, %X_10_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 770 'fmul' 'tmp_38_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 771 [1/4] (5.70ns)   --->   "%tmp_38_10 = fmul float %tmp_34, %X_11_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 771 'fmul' 'tmp_38_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 772 [1/4] (5.70ns)   --->   "%tmp_38_11 = fmul float %tmp_34, %X_12_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 772 'fmul' 'tmp_38_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 773 [1/4] (5.70ns)   --->   "%tmp_38_12 = fmul float %tmp_34, %X_13_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 773 'fmul' 'tmp_38_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 774 [1/4] (5.70ns)   --->   "%tmp_41 = fmul float %tmp_40, %tmp_19" [HLS_SampleGn/core.cpp:141]   --->   Operation 774 'fmul' 'tmp_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 7.25>
ST_88 : Operation 775 [5/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_20, %tmp_35" [HLS_SampleGn/core.cpp:135]   --->   Operation 775 'fsub' 'tmp_36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 776 [5/5] (7.25ns)   --->   "%tmp_49_1 = fsub float %tmp_21_1, %tmp_38_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 776 'fsub' 'tmp_49_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 777 [5/5] (7.25ns)   --->   "%tmp_49_2 = fsub float %tmp_21_2, %tmp_38_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 777 'fsub' 'tmp_49_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 778 [5/5] (7.25ns)   --->   "%tmp_49_3 = fsub float %tmp_21_3, %tmp_38_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 778 'fsub' 'tmp_49_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 779 [5/5] (7.25ns)   --->   "%tmp_49_4 = fsub float %tmp_21_4, %tmp_38_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 779 'fsub' 'tmp_49_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 780 [5/5] (7.25ns)   --->   "%tmp_49_5 = fsub float %tmp_21_5, %tmp_38_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 780 'fsub' 'tmp_49_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 781 [5/5] (7.25ns)   --->   "%tmp_49_6 = fsub float %tmp_21_6, %tmp_38_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 781 'fsub' 'tmp_49_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 782 [5/5] (7.25ns)   --->   "%tmp_49_7 = fsub float %tmp_21_7, %tmp_38_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 782 'fsub' 'tmp_49_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 783 [5/5] (7.25ns)   --->   "%tmp_49_8 = fsub float %tmp_21_8, %tmp_38_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 783 'fsub' 'tmp_49_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 784 [5/5] (7.25ns)   --->   "%tmp_49_9 = fsub float %tmp_21_9, %tmp_38_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 784 'fsub' 'tmp_49_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 785 [5/5] (7.25ns)   --->   "%tmp_49_s = fsub float %tmp_21_s, %tmp_38_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 785 'fsub' 'tmp_49_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 786 [5/5] (7.25ns)   --->   "%tmp_49_10 = fsub float %tmp_21_10, %tmp_38_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 786 'fsub' 'tmp_49_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 787 [5/5] (7.25ns)   --->   "%tmp_49_11 = fsub float %tmp_21_11, %tmp_38_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 787 'fsub' 'tmp_49_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 788 [5/5] (7.25ns)   --->   "%tmp_49_12 = fsub float %tmp_21_12, %tmp_38_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 788 'fsub' 'tmp_49_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 789 [4/4] (5.70ns)   --->   "%tmp_43 = fmul float %tmp_19, %tmp_41" [HLS_SampleGn/core.cpp:145]   --->   Operation 789 'fmul' 'tmp_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 7.25>
ST_89 : Operation 790 [4/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_20, %tmp_35" [HLS_SampleGn/core.cpp:135]   --->   Operation 790 'fsub' 'tmp_36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 791 [4/5] (7.25ns)   --->   "%tmp_49_1 = fsub float %tmp_21_1, %tmp_38_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 791 'fsub' 'tmp_49_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 792 [4/5] (7.25ns)   --->   "%tmp_49_2 = fsub float %tmp_21_2, %tmp_38_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 792 'fsub' 'tmp_49_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 793 [4/5] (7.25ns)   --->   "%tmp_49_3 = fsub float %tmp_21_3, %tmp_38_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 793 'fsub' 'tmp_49_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 794 [4/5] (7.25ns)   --->   "%tmp_49_4 = fsub float %tmp_21_4, %tmp_38_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 794 'fsub' 'tmp_49_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 795 [4/5] (7.25ns)   --->   "%tmp_49_5 = fsub float %tmp_21_5, %tmp_38_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 795 'fsub' 'tmp_49_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 796 [4/5] (7.25ns)   --->   "%tmp_49_6 = fsub float %tmp_21_6, %tmp_38_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 796 'fsub' 'tmp_49_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 797 [4/5] (7.25ns)   --->   "%tmp_49_7 = fsub float %tmp_21_7, %tmp_38_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 797 'fsub' 'tmp_49_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 798 [4/5] (7.25ns)   --->   "%tmp_49_8 = fsub float %tmp_21_8, %tmp_38_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 798 'fsub' 'tmp_49_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 799 [4/5] (7.25ns)   --->   "%tmp_49_9 = fsub float %tmp_21_9, %tmp_38_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 799 'fsub' 'tmp_49_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 800 [4/5] (7.25ns)   --->   "%tmp_49_s = fsub float %tmp_21_s, %tmp_38_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 800 'fsub' 'tmp_49_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 801 [4/5] (7.25ns)   --->   "%tmp_49_10 = fsub float %tmp_21_10, %tmp_38_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 801 'fsub' 'tmp_49_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 802 [4/5] (7.25ns)   --->   "%tmp_49_11 = fsub float %tmp_21_11, %tmp_38_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 802 'fsub' 'tmp_49_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 803 [4/5] (7.25ns)   --->   "%tmp_49_12 = fsub float %tmp_21_12, %tmp_38_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 803 'fsub' 'tmp_49_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 804 [3/4] (5.70ns)   --->   "%tmp_43 = fmul float %tmp_19, %tmp_41" [HLS_SampleGn/core.cpp:145]   --->   Operation 804 'fmul' 'tmp_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 7.25>
ST_90 : Operation 805 [3/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_20, %tmp_35" [HLS_SampleGn/core.cpp:135]   --->   Operation 805 'fsub' 'tmp_36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 806 [3/5] (7.25ns)   --->   "%tmp_49_1 = fsub float %tmp_21_1, %tmp_38_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 806 'fsub' 'tmp_49_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 807 [3/5] (7.25ns)   --->   "%tmp_49_2 = fsub float %tmp_21_2, %tmp_38_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 807 'fsub' 'tmp_49_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 808 [3/5] (7.25ns)   --->   "%tmp_49_3 = fsub float %tmp_21_3, %tmp_38_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 808 'fsub' 'tmp_49_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 809 [3/5] (7.25ns)   --->   "%tmp_49_4 = fsub float %tmp_21_4, %tmp_38_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 809 'fsub' 'tmp_49_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 810 [3/5] (7.25ns)   --->   "%tmp_49_5 = fsub float %tmp_21_5, %tmp_38_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 810 'fsub' 'tmp_49_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 811 [3/5] (7.25ns)   --->   "%tmp_49_6 = fsub float %tmp_21_6, %tmp_38_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 811 'fsub' 'tmp_49_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 812 [3/5] (7.25ns)   --->   "%tmp_49_7 = fsub float %tmp_21_7, %tmp_38_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 812 'fsub' 'tmp_49_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 813 [3/5] (7.25ns)   --->   "%tmp_49_8 = fsub float %tmp_21_8, %tmp_38_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 813 'fsub' 'tmp_49_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 814 [3/5] (7.25ns)   --->   "%tmp_49_9 = fsub float %tmp_21_9, %tmp_38_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 814 'fsub' 'tmp_49_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 815 [3/5] (7.25ns)   --->   "%tmp_49_s = fsub float %tmp_21_s, %tmp_38_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 815 'fsub' 'tmp_49_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 816 [3/5] (7.25ns)   --->   "%tmp_49_10 = fsub float %tmp_21_10, %tmp_38_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 816 'fsub' 'tmp_49_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 817 [3/5] (7.25ns)   --->   "%tmp_49_11 = fsub float %tmp_21_11, %tmp_38_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 817 'fsub' 'tmp_49_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 818 [3/5] (7.25ns)   --->   "%tmp_49_12 = fsub float %tmp_21_12, %tmp_38_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 818 'fsub' 'tmp_49_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 819 [2/4] (5.70ns)   --->   "%tmp_43 = fmul float %tmp_19, %tmp_41" [HLS_SampleGn/core.cpp:145]   --->   Operation 819 'fmul' 'tmp_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 7.25>
ST_91 : Operation 820 [2/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_20, %tmp_35" [HLS_SampleGn/core.cpp:135]   --->   Operation 820 'fsub' 'tmp_36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 821 [2/5] (7.25ns)   --->   "%tmp_49_1 = fsub float %tmp_21_1, %tmp_38_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 821 'fsub' 'tmp_49_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 822 [2/5] (7.25ns)   --->   "%tmp_49_2 = fsub float %tmp_21_2, %tmp_38_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 822 'fsub' 'tmp_49_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 823 [2/5] (7.25ns)   --->   "%tmp_49_3 = fsub float %tmp_21_3, %tmp_38_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 823 'fsub' 'tmp_49_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 824 [2/5] (7.25ns)   --->   "%tmp_49_4 = fsub float %tmp_21_4, %tmp_38_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 824 'fsub' 'tmp_49_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 825 [2/5] (7.25ns)   --->   "%tmp_49_5 = fsub float %tmp_21_5, %tmp_38_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 825 'fsub' 'tmp_49_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 826 [2/5] (7.25ns)   --->   "%tmp_49_6 = fsub float %tmp_21_6, %tmp_38_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 826 'fsub' 'tmp_49_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 827 [2/5] (7.25ns)   --->   "%tmp_49_7 = fsub float %tmp_21_7, %tmp_38_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 827 'fsub' 'tmp_49_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 828 [2/5] (7.25ns)   --->   "%tmp_49_8 = fsub float %tmp_21_8, %tmp_38_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 828 'fsub' 'tmp_49_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 829 [2/5] (7.25ns)   --->   "%tmp_49_9 = fsub float %tmp_21_9, %tmp_38_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 829 'fsub' 'tmp_49_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 830 [2/5] (7.25ns)   --->   "%tmp_49_s = fsub float %tmp_21_s, %tmp_38_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 830 'fsub' 'tmp_49_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 831 [2/5] (7.25ns)   --->   "%tmp_49_10 = fsub float %tmp_21_10, %tmp_38_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 831 'fsub' 'tmp_49_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 832 [2/5] (7.25ns)   --->   "%tmp_49_11 = fsub float %tmp_21_11, %tmp_38_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 832 'fsub' 'tmp_49_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 833 [2/5] (7.25ns)   --->   "%tmp_49_12 = fsub float %tmp_21_12, %tmp_38_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 833 'fsub' 'tmp_49_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 834 [1/4] (5.70ns)   --->   "%tmp_43 = fmul float %tmp_19, %tmp_41" [HLS_SampleGn/core.cpp:145]   --->   Operation 834 'fmul' 'tmp_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 7.25>
ST_92 : Operation 835 [1/5] (7.25ns)   --->   "%tmp_36 = fsub float %tmp_20, %tmp_35" [HLS_SampleGn/core.cpp:135]   --->   Operation 835 'fsub' 'tmp_36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 836 [1/5] (7.25ns)   --->   "%tmp_49_1 = fsub float %tmp_21_1, %tmp_38_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 836 'fsub' 'tmp_49_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 837 [1/5] (7.25ns)   --->   "%tmp_49_2 = fsub float %tmp_21_2, %tmp_38_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 837 'fsub' 'tmp_49_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 838 [1/5] (7.25ns)   --->   "%tmp_49_3 = fsub float %tmp_21_3, %tmp_38_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 838 'fsub' 'tmp_49_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 839 [1/5] (7.25ns)   --->   "%tmp_49_4 = fsub float %tmp_21_4, %tmp_38_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 839 'fsub' 'tmp_49_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 840 [1/5] (7.25ns)   --->   "%tmp_49_5 = fsub float %tmp_21_5, %tmp_38_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 840 'fsub' 'tmp_49_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 841 [1/5] (7.25ns)   --->   "%tmp_49_6 = fsub float %tmp_21_6, %tmp_38_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 841 'fsub' 'tmp_49_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 842 [1/5] (7.25ns)   --->   "%tmp_49_7 = fsub float %tmp_21_7, %tmp_38_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 842 'fsub' 'tmp_49_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 843 [1/5] (7.25ns)   --->   "%tmp_49_8 = fsub float %tmp_21_8, %tmp_38_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 843 'fsub' 'tmp_49_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 844 [1/5] (7.25ns)   --->   "%tmp_49_9 = fsub float %tmp_21_9, %tmp_38_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 844 'fsub' 'tmp_49_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 845 [1/5] (7.25ns)   --->   "%tmp_49_s = fsub float %tmp_21_s, %tmp_38_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 845 'fsub' 'tmp_49_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 846 [1/5] (7.25ns)   --->   "%tmp_49_10 = fsub float %tmp_21_10, %tmp_38_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 846 'fsub' 'tmp_49_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 847 [1/5] (7.25ns)   --->   "%tmp_49_11 = fsub float %tmp_21_11, %tmp_38_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 847 'fsub' 'tmp_49_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 848 [1/5] (7.25ns)   --->   "%tmp_49_12 = fsub float %tmp_21_12, %tmp_38_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 848 'fsub' 'tmp_49_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 849 [4/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_7, %tmp_43" [HLS_SampleGn/core.cpp:147]   --->   Operation 849 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 5.70>
ST_93 : Operation 850 [4/4] (5.70ns)   --->   "%tmp_37 = fmul float %tmp_7, %tmp_36" [HLS_SampleGn/core.cpp:135]   --->   Operation 850 'fmul' 'tmp_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 851 [4/4] (5.70ns)   --->   "%tmp_50_1 = fmul float %tmp_7, %tmp_49_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 851 'fmul' 'tmp_50_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 852 [4/4] (5.70ns)   --->   "%tmp_50_2 = fmul float %tmp_7, %tmp_49_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 852 'fmul' 'tmp_50_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 853 [4/4] (5.70ns)   --->   "%tmp_50_3 = fmul float %tmp_7, %tmp_49_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 853 'fmul' 'tmp_50_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 854 [4/4] (5.70ns)   --->   "%tmp_50_4 = fmul float %tmp_7, %tmp_49_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 854 'fmul' 'tmp_50_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 855 [4/4] (5.70ns)   --->   "%tmp_50_5 = fmul float %tmp_7, %tmp_49_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 855 'fmul' 'tmp_50_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 856 [4/4] (5.70ns)   --->   "%tmp_50_6 = fmul float %tmp_7, %tmp_49_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 856 'fmul' 'tmp_50_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 857 [4/4] (5.70ns)   --->   "%tmp_50_7 = fmul float %tmp_7, %tmp_49_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 857 'fmul' 'tmp_50_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 858 [4/4] (5.70ns)   --->   "%tmp_50_8 = fmul float %tmp_7, %tmp_49_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 858 'fmul' 'tmp_50_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 859 [4/4] (5.70ns)   --->   "%tmp_50_9 = fmul float %tmp_7, %tmp_49_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 859 'fmul' 'tmp_50_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 860 [4/4] (5.70ns)   --->   "%tmp_50_s = fmul float %tmp_7, %tmp_49_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 860 'fmul' 'tmp_50_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 861 [4/4] (5.70ns)   --->   "%tmp_50_10 = fmul float %tmp_7, %tmp_49_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 861 'fmul' 'tmp_50_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 862 [4/4] (5.70ns)   --->   "%tmp_50_11 = fmul float %tmp_7, %tmp_49_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 862 'fmul' 'tmp_50_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 863 [4/4] (5.70ns)   --->   "%tmp_50_12 = fmul float %tmp_7, %tmp_49_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 863 'fmul' 'tmp_50_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 864 [3/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_7, %tmp_43" [HLS_SampleGn/core.cpp:147]   --->   Operation 864 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 92> <Delay = 5.70>
ST_94 : Operation 865 [3/4] (5.70ns)   --->   "%tmp_37 = fmul float %tmp_7, %tmp_36" [HLS_SampleGn/core.cpp:135]   --->   Operation 865 'fmul' 'tmp_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 866 [3/4] (5.70ns)   --->   "%tmp_50_1 = fmul float %tmp_7, %tmp_49_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 866 'fmul' 'tmp_50_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 867 [3/4] (5.70ns)   --->   "%tmp_50_2 = fmul float %tmp_7, %tmp_49_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 867 'fmul' 'tmp_50_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 868 [3/4] (5.70ns)   --->   "%tmp_50_3 = fmul float %tmp_7, %tmp_49_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 868 'fmul' 'tmp_50_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 869 [3/4] (5.70ns)   --->   "%tmp_50_4 = fmul float %tmp_7, %tmp_49_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 869 'fmul' 'tmp_50_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 870 [3/4] (5.70ns)   --->   "%tmp_50_5 = fmul float %tmp_7, %tmp_49_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 870 'fmul' 'tmp_50_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 871 [3/4] (5.70ns)   --->   "%tmp_50_6 = fmul float %tmp_7, %tmp_49_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 871 'fmul' 'tmp_50_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 872 [3/4] (5.70ns)   --->   "%tmp_50_7 = fmul float %tmp_7, %tmp_49_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 872 'fmul' 'tmp_50_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 873 [3/4] (5.70ns)   --->   "%tmp_50_8 = fmul float %tmp_7, %tmp_49_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 873 'fmul' 'tmp_50_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 874 [3/4] (5.70ns)   --->   "%tmp_50_9 = fmul float %tmp_7, %tmp_49_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 874 'fmul' 'tmp_50_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 875 [3/4] (5.70ns)   --->   "%tmp_50_s = fmul float %tmp_7, %tmp_49_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 875 'fmul' 'tmp_50_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 876 [3/4] (5.70ns)   --->   "%tmp_50_10 = fmul float %tmp_7, %tmp_49_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 876 'fmul' 'tmp_50_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 877 [3/4] (5.70ns)   --->   "%tmp_50_11 = fmul float %tmp_7, %tmp_49_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 877 'fmul' 'tmp_50_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 878 [3/4] (5.70ns)   --->   "%tmp_50_12 = fmul float %tmp_7, %tmp_49_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 878 'fmul' 'tmp_50_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 879 [2/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_7, %tmp_43" [HLS_SampleGn/core.cpp:147]   --->   Operation 879 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 93> <Delay = 5.70>
ST_95 : Operation 880 [2/4] (5.70ns)   --->   "%tmp_37 = fmul float %tmp_7, %tmp_36" [HLS_SampleGn/core.cpp:135]   --->   Operation 880 'fmul' 'tmp_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 881 [2/4] (5.70ns)   --->   "%tmp_50_1 = fmul float %tmp_7, %tmp_49_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 881 'fmul' 'tmp_50_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 882 [2/4] (5.70ns)   --->   "%tmp_50_2 = fmul float %tmp_7, %tmp_49_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 882 'fmul' 'tmp_50_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 883 [2/4] (5.70ns)   --->   "%tmp_50_3 = fmul float %tmp_7, %tmp_49_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 883 'fmul' 'tmp_50_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 884 [2/4] (5.70ns)   --->   "%tmp_50_4 = fmul float %tmp_7, %tmp_49_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 884 'fmul' 'tmp_50_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 885 [2/4] (5.70ns)   --->   "%tmp_50_5 = fmul float %tmp_7, %tmp_49_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 885 'fmul' 'tmp_50_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 886 [2/4] (5.70ns)   --->   "%tmp_50_6 = fmul float %tmp_7, %tmp_49_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 886 'fmul' 'tmp_50_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 887 [2/4] (5.70ns)   --->   "%tmp_50_7 = fmul float %tmp_7, %tmp_49_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 887 'fmul' 'tmp_50_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 888 [2/4] (5.70ns)   --->   "%tmp_50_8 = fmul float %tmp_7, %tmp_49_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 888 'fmul' 'tmp_50_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 889 [2/4] (5.70ns)   --->   "%tmp_50_9 = fmul float %tmp_7, %tmp_49_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 889 'fmul' 'tmp_50_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 890 [2/4] (5.70ns)   --->   "%tmp_50_s = fmul float %tmp_7, %tmp_49_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 890 'fmul' 'tmp_50_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 891 [2/4] (5.70ns)   --->   "%tmp_50_10 = fmul float %tmp_7, %tmp_49_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 891 'fmul' 'tmp_50_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 892 [2/4] (5.70ns)   --->   "%tmp_50_11 = fmul float %tmp_7, %tmp_49_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 892 'fmul' 'tmp_50_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 893 [2/4] (5.70ns)   --->   "%tmp_50_12 = fmul float %tmp_7, %tmp_49_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 893 'fmul' 'tmp_50_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 894 [1/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_7, %tmp_43" [HLS_SampleGn/core.cpp:147]   --->   Operation 894 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 94> <Delay = 7.25>
ST_96 : Operation 895 [1/4] (5.70ns)   --->   "%tmp_37 = fmul float %tmp_7, %tmp_36" [HLS_SampleGn/core.cpp:135]   --->   Operation 895 'fmul' 'tmp_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 896 [1/4] (5.70ns)   --->   "%tmp_50_1 = fmul float %tmp_7, %tmp_49_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 896 'fmul' 'tmp_50_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 897 [1/4] (5.70ns)   --->   "%tmp_50_2 = fmul float %tmp_7, %tmp_49_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 897 'fmul' 'tmp_50_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 898 [1/4] (5.70ns)   --->   "%tmp_50_3 = fmul float %tmp_7, %tmp_49_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 898 'fmul' 'tmp_50_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 899 [1/4] (5.70ns)   --->   "%tmp_50_4 = fmul float %tmp_7, %tmp_49_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 899 'fmul' 'tmp_50_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 900 [1/4] (5.70ns)   --->   "%tmp_50_5 = fmul float %tmp_7, %tmp_49_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 900 'fmul' 'tmp_50_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 901 [1/4] (5.70ns)   --->   "%tmp_50_6 = fmul float %tmp_7, %tmp_49_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 901 'fmul' 'tmp_50_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 902 [1/4] (5.70ns)   --->   "%tmp_50_7 = fmul float %tmp_7, %tmp_49_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 902 'fmul' 'tmp_50_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 903 [1/4] (5.70ns)   --->   "%tmp_50_8 = fmul float %tmp_7, %tmp_49_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 903 'fmul' 'tmp_50_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 904 [1/4] (5.70ns)   --->   "%tmp_50_9 = fmul float %tmp_7, %tmp_49_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 904 'fmul' 'tmp_50_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 905 [1/4] (5.70ns)   --->   "%tmp_50_s = fmul float %tmp_7, %tmp_49_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 905 'fmul' 'tmp_50_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 906 [1/4] (5.70ns)   --->   "%tmp_50_10 = fmul float %tmp_7, %tmp_49_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 906 'fmul' 'tmp_50_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 907 [1/4] (5.70ns)   --->   "%tmp_50_11 = fmul float %tmp_7, %tmp_49_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 907 'fmul' 'tmp_50_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 908 [1/4] (5.70ns)   --->   "%tmp_50_12 = fmul float %tmp_7, %tmp_49_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 908 'fmul' 'tmp_50_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 909 [5/5] (7.25ns)   --->   "%tmp_45 = fadd float %tmp_44, 1.000000e+00" [HLS_SampleGn/core.cpp:147]   --->   Operation 909 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 95> <Delay = 7.25>
ST_97 : Operation 910 [5/5] (7.25ns)   --->   "%tmp_38 = fadd float %W_load, %tmp_37" [HLS_SampleGn/core.cpp:135]   --->   Operation 910 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 911 [5/5] (7.25ns)   --->   "%tmp_51_1 = fadd float %W_load_1, %tmp_50_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 911 'fadd' 'tmp_51_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 912 [5/5] (7.25ns)   --->   "%tmp_51_2 = fadd float %W_load_2, %tmp_50_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 912 'fadd' 'tmp_51_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 913 [5/5] (7.25ns)   --->   "%tmp_51_3 = fadd float %W_load_3, %tmp_50_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 913 'fadd' 'tmp_51_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 914 [5/5] (7.25ns)   --->   "%tmp_51_4 = fadd float %W_load_4, %tmp_50_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 914 'fadd' 'tmp_51_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 915 [5/5] (7.25ns)   --->   "%tmp_51_5 = fadd float %W_load_5, %tmp_50_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 915 'fadd' 'tmp_51_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 916 [5/5] (7.25ns)   --->   "%tmp_51_6 = fadd float %W_load_6, %tmp_50_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 916 'fadd' 'tmp_51_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 917 [5/5] (7.25ns)   --->   "%tmp_51_7 = fadd float %W_load_7, %tmp_50_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 917 'fadd' 'tmp_51_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 918 [5/5] (7.25ns)   --->   "%tmp_51_8 = fadd float %W_load_8, %tmp_50_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 918 'fadd' 'tmp_51_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 919 [5/5] (7.25ns)   --->   "%tmp_51_9 = fadd float %W_load_9, %tmp_50_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 919 'fadd' 'tmp_51_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 920 [5/5] (7.25ns)   --->   "%tmp_51_s = fadd float %W_load_10, %tmp_50_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 920 'fadd' 'tmp_51_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 921 [5/5] (7.25ns)   --->   "%tmp_51_10 = fadd float %W_load_11, %tmp_50_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 921 'fadd' 'tmp_51_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 922 [5/5] (7.25ns)   --->   "%tmp_51_11 = fadd float %W_load_12, %tmp_50_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 922 'fadd' 'tmp_51_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 923 [5/5] (7.25ns)   --->   "%tmp_51_12 = fadd float %W_load_13, %tmp_50_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 923 'fadd' 'tmp_51_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 924 [4/5] (7.25ns)   --->   "%tmp_45 = fadd float %tmp_44, 1.000000e+00" [HLS_SampleGn/core.cpp:147]   --->   Operation 924 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 96> <Delay = 7.25>
ST_98 : Operation 925 [4/5] (7.25ns)   --->   "%tmp_38 = fadd float %W_load, %tmp_37" [HLS_SampleGn/core.cpp:135]   --->   Operation 925 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 926 [4/5] (7.25ns)   --->   "%tmp_51_1 = fadd float %W_load_1, %tmp_50_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 926 'fadd' 'tmp_51_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 927 [4/5] (7.25ns)   --->   "%tmp_51_2 = fadd float %W_load_2, %tmp_50_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 927 'fadd' 'tmp_51_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 928 [4/5] (7.25ns)   --->   "%tmp_51_3 = fadd float %W_load_3, %tmp_50_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 928 'fadd' 'tmp_51_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 929 [4/5] (7.25ns)   --->   "%tmp_51_4 = fadd float %W_load_4, %tmp_50_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 929 'fadd' 'tmp_51_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 930 [4/5] (7.25ns)   --->   "%tmp_51_5 = fadd float %W_load_5, %tmp_50_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 930 'fadd' 'tmp_51_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 931 [4/5] (7.25ns)   --->   "%tmp_51_6 = fadd float %W_load_6, %tmp_50_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 931 'fadd' 'tmp_51_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 932 [4/5] (7.25ns)   --->   "%tmp_51_7 = fadd float %W_load_7, %tmp_50_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 932 'fadd' 'tmp_51_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 933 [4/5] (7.25ns)   --->   "%tmp_51_8 = fadd float %W_load_8, %tmp_50_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 933 'fadd' 'tmp_51_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 934 [4/5] (7.25ns)   --->   "%tmp_51_9 = fadd float %W_load_9, %tmp_50_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 934 'fadd' 'tmp_51_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 935 [4/5] (7.25ns)   --->   "%tmp_51_s = fadd float %W_load_10, %tmp_50_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 935 'fadd' 'tmp_51_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 936 [4/5] (7.25ns)   --->   "%tmp_51_10 = fadd float %W_load_11, %tmp_50_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 936 'fadd' 'tmp_51_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 937 [4/5] (7.25ns)   --->   "%tmp_51_11 = fadd float %W_load_12, %tmp_50_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 937 'fadd' 'tmp_51_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 938 [4/5] (7.25ns)   --->   "%tmp_51_12 = fadd float %W_load_13, %tmp_50_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 938 'fadd' 'tmp_51_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 939 [3/5] (7.25ns)   --->   "%tmp_45 = fadd float %tmp_44, 1.000000e+00" [HLS_SampleGn/core.cpp:147]   --->   Operation 939 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 97> <Delay = 7.25>
ST_99 : Operation 940 [3/5] (7.25ns)   --->   "%tmp_38 = fadd float %W_load, %tmp_37" [HLS_SampleGn/core.cpp:135]   --->   Operation 940 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 941 [3/5] (7.25ns)   --->   "%tmp_51_1 = fadd float %W_load_1, %tmp_50_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 941 'fadd' 'tmp_51_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 942 [3/5] (7.25ns)   --->   "%tmp_51_2 = fadd float %W_load_2, %tmp_50_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 942 'fadd' 'tmp_51_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 943 [3/5] (7.25ns)   --->   "%tmp_51_3 = fadd float %W_load_3, %tmp_50_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 943 'fadd' 'tmp_51_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 944 [3/5] (7.25ns)   --->   "%tmp_51_4 = fadd float %W_load_4, %tmp_50_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 944 'fadd' 'tmp_51_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 945 [3/5] (7.25ns)   --->   "%tmp_51_5 = fadd float %W_load_5, %tmp_50_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 945 'fadd' 'tmp_51_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 946 [3/5] (7.25ns)   --->   "%tmp_51_6 = fadd float %W_load_6, %tmp_50_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 946 'fadd' 'tmp_51_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 947 [3/5] (7.25ns)   --->   "%tmp_51_7 = fadd float %W_load_7, %tmp_50_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 947 'fadd' 'tmp_51_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 948 [3/5] (7.25ns)   --->   "%tmp_51_8 = fadd float %W_load_8, %tmp_50_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 948 'fadd' 'tmp_51_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 949 [3/5] (7.25ns)   --->   "%tmp_51_9 = fadd float %W_load_9, %tmp_50_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 949 'fadd' 'tmp_51_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 950 [3/5] (7.25ns)   --->   "%tmp_51_s = fadd float %W_load_10, %tmp_50_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 950 'fadd' 'tmp_51_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 951 [3/5] (7.25ns)   --->   "%tmp_51_10 = fadd float %W_load_11, %tmp_50_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 951 'fadd' 'tmp_51_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 952 [3/5] (7.25ns)   --->   "%tmp_51_11 = fadd float %W_load_12, %tmp_50_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 952 'fadd' 'tmp_51_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 953 [3/5] (7.25ns)   --->   "%tmp_51_12 = fadd float %W_load_13, %tmp_50_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 953 'fadd' 'tmp_51_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 954 [2/5] (7.25ns)   --->   "%tmp_45 = fadd float %tmp_44, 1.000000e+00" [HLS_SampleGn/core.cpp:147]   --->   Operation 954 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 98> <Delay = 7.25>
ST_100 : Operation 955 [2/5] (7.25ns)   --->   "%tmp_38 = fadd float %W_load, %tmp_37" [HLS_SampleGn/core.cpp:135]   --->   Operation 955 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 956 [2/5] (7.25ns)   --->   "%tmp_51_1 = fadd float %W_load_1, %tmp_50_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 956 'fadd' 'tmp_51_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 957 [2/5] (7.25ns)   --->   "%tmp_51_2 = fadd float %W_load_2, %tmp_50_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 957 'fadd' 'tmp_51_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 958 [2/5] (7.25ns)   --->   "%tmp_51_3 = fadd float %W_load_3, %tmp_50_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 958 'fadd' 'tmp_51_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 959 [2/5] (7.25ns)   --->   "%tmp_51_4 = fadd float %W_load_4, %tmp_50_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 959 'fadd' 'tmp_51_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 960 [2/5] (7.25ns)   --->   "%tmp_51_5 = fadd float %W_load_5, %tmp_50_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 960 'fadd' 'tmp_51_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 961 [2/5] (7.25ns)   --->   "%tmp_51_6 = fadd float %W_load_6, %tmp_50_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 961 'fadd' 'tmp_51_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 962 [2/5] (7.25ns)   --->   "%tmp_51_7 = fadd float %W_load_7, %tmp_50_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 962 'fadd' 'tmp_51_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 963 [2/5] (7.25ns)   --->   "%tmp_51_8 = fadd float %W_load_8, %tmp_50_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 963 'fadd' 'tmp_51_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 964 [2/5] (7.25ns)   --->   "%tmp_51_9 = fadd float %W_load_9, %tmp_50_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 964 'fadd' 'tmp_51_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 965 [2/5] (7.25ns)   --->   "%tmp_51_s = fadd float %W_load_10, %tmp_50_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 965 'fadd' 'tmp_51_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 966 [2/5] (7.25ns)   --->   "%tmp_51_10 = fadd float %W_load_11, %tmp_50_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 966 'fadd' 'tmp_51_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 967 [2/5] (7.25ns)   --->   "%tmp_51_11 = fadd float %W_load_12, %tmp_50_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 967 'fadd' 'tmp_51_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 968 [2/5] (7.25ns)   --->   "%tmp_51_12 = fadd float %W_load_13, %tmp_50_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 968 'fadd' 'tmp_51_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 969 [1/5] (7.25ns)   --->   "%tmp_45 = fadd float %tmp_44, 1.000000e+00" [HLS_SampleGn/core.cpp:147]   --->   Operation 969 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 99> <Delay = 7.25>
ST_101 : Operation 970 [1/5] (7.25ns)   --->   "%tmp_38 = fadd float %W_load, %tmp_37" [HLS_SampleGn/core.cpp:135]   --->   Operation 970 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 971 [1/5] (7.25ns)   --->   "%tmp_51_1 = fadd float %W_load_1, %tmp_50_1" [HLS_SampleGn/core.cpp:135]   --->   Operation 971 'fadd' 'tmp_51_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 972 [1/5] (7.25ns)   --->   "%tmp_51_2 = fadd float %W_load_2, %tmp_50_2" [HLS_SampleGn/core.cpp:135]   --->   Operation 972 'fadd' 'tmp_51_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 973 [1/5] (7.25ns)   --->   "%tmp_51_3 = fadd float %W_load_3, %tmp_50_3" [HLS_SampleGn/core.cpp:135]   --->   Operation 973 'fadd' 'tmp_51_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 974 [1/5] (7.25ns)   --->   "%tmp_51_4 = fadd float %W_load_4, %tmp_50_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 974 'fadd' 'tmp_51_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 975 [1/5] (7.25ns)   --->   "%tmp_51_5 = fadd float %W_load_5, %tmp_50_5" [HLS_SampleGn/core.cpp:135]   --->   Operation 975 'fadd' 'tmp_51_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 976 [1/5] (7.25ns)   --->   "%tmp_51_6 = fadd float %W_load_6, %tmp_50_6" [HLS_SampleGn/core.cpp:135]   --->   Operation 976 'fadd' 'tmp_51_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 977 [1/5] (7.25ns)   --->   "%tmp_51_7 = fadd float %W_load_7, %tmp_50_7" [HLS_SampleGn/core.cpp:135]   --->   Operation 977 'fadd' 'tmp_51_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 978 [1/5] (7.25ns)   --->   "%tmp_51_8 = fadd float %W_load_8, %tmp_50_8" [HLS_SampleGn/core.cpp:135]   --->   Operation 978 'fadd' 'tmp_51_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 979 [1/5] (7.25ns)   --->   "%tmp_51_9 = fadd float %W_load_9, %tmp_50_9" [HLS_SampleGn/core.cpp:135]   --->   Operation 979 'fadd' 'tmp_51_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 980 [1/5] (7.25ns)   --->   "%tmp_51_s = fadd float %W_load_10, %tmp_50_s" [HLS_SampleGn/core.cpp:135]   --->   Operation 980 'fadd' 'tmp_51_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 981 [1/5] (7.25ns)   --->   "%tmp_51_10 = fadd float %W_load_11, %tmp_50_10" [HLS_SampleGn/core.cpp:135]   --->   Operation 981 'fadd' 'tmp_51_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 982 [1/5] (7.25ns)   --->   "%tmp_51_11 = fadd float %W_load_12, %tmp_50_11" [HLS_SampleGn/core.cpp:135]   --->   Operation 982 'fadd' 'tmp_51_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 983 [1/5] (7.25ns)   --->   "%tmp_51_12 = fadd float %W_load_13, %tmp_50_12" [HLS_SampleGn/core.cpp:135]   --->   Operation 983 'fadd' 'tmp_51_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 984 [16/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 984 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 100> <Delay = 6.07>
ST_102 : Operation 985 [1/1] (2.32ns)   --->   "store float %tmp_38, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 0), align 16" [HLS_SampleGn/core.cpp:135]   --->   Operation 985 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_102 : Operation 986 [1/1] (2.32ns)   --->   "store float %tmp_51_1, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 1), align 4" [HLS_SampleGn/core.cpp:135]   --->   Operation 986 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_102 : Operation 987 [15/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 987 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 101> <Delay = 6.07>
ST_103 : Operation 988 [1/1] (2.32ns)   --->   "store float %tmp_51_2, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 2), align 8" [HLS_SampleGn/core.cpp:135]   --->   Operation 988 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_103 : Operation 989 [1/1] (2.32ns)   --->   "store float %tmp_51_3, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 3), align 4" [HLS_SampleGn/core.cpp:135]   --->   Operation 989 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_103 : Operation 990 [14/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 990 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 102> <Delay = 6.07>
ST_104 : Operation 991 [1/1] (2.32ns)   --->   "store float %tmp_51_4, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 4), align 16" [HLS_SampleGn/core.cpp:135]   --->   Operation 991 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_104 : Operation 992 [1/1] (2.32ns)   --->   "store float %tmp_51_5, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 5), align 4" [HLS_SampleGn/core.cpp:135]   --->   Operation 992 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_104 : Operation 993 [13/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 993 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 103> <Delay = 6.07>
ST_105 : Operation 994 [1/1] (2.32ns)   --->   "store float %tmp_51_6, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 6), align 8" [HLS_SampleGn/core.cpp:135]   --->   Operation 994 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_105 : Operation 995 [1/1] (2.32ns)   --->   "store float %tmp_51_7, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 7), align 4" [HLS_SampleGn/core.cpp:135]   --->   Operation 995 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_105 : Operation 996 [12/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 996 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 104> <Delay = 6.07>
ST_106 : Operation 997 [1/1] (2.32ns)   --->   "store float %tmp_51_8, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 8), align 16" [HLS_SampleGn/core.cpp:135]   --->   Operation 997 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_106 : Operation 998 [1/1] (2.32ns)   --->   "store float %tmp_51_9, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 9), align 4" [HLS_SampleGn/core.cpp:135]   --->   Operation 998 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_106 : Operation 999 [11/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 999 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 105> <Delay = 6.07>
ST_107 : Operation 1000 [1/1] (2.32ns)   --->   "store float %tmp_51_s, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 10), align 8" [HLS_SampleGn/core.cpp:135]   --->   Operation 1000 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_107 : Operation 1001 [1/1] (2.32ns)   --->   "store float %tmp_51_10, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 11), align 4" [HLS_SampleGn/core.cpp:135]   --->   Operation 1001 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_107 : Operation 1002 [10/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1002 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 106> <Delay = 6.07>
ST_108 : Operation 1003 [1/1] (2.32ns)   --->   "store float %tmp_51_11, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 12), align 16" [HLS_SampleGn/core.cpp:135]   --->   Operation 1003 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_108 : Operation 1004 [1/1] (2.32ns)   --->   "store float %tmp_51_12, float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 13), align 4" [HLS_SampleGn/core.cpp:135]   --->   Operation 1004 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_108 : Operation 1005 [9/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1005 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 107> <Delay = 6.07>
ST_109 : Operation 1006 [8/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1006 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 108> <Delay = 6.07>
ST_110 : Operation 1007 [7/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1007 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 109> <Delay = 6.07>
ST_111 : Operation 1008 [6/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1008 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 110> <Delay = 6.07>
ST_112 : Operation 1009 [5/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1009 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 111> <Delay = 6.07>
ST_113 : Operation 1010 [4/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %tmp_41" [HLS_SampleGn/core.cpp:143]   --->   Operation 1010 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1011 [4/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1011 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 112> <Delay = 6.07>
ST_114 : Operation 1012 [3/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %tmp_41" [HLS_SampleGn/core.cpp:143]   --->   Operation 1012 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1013 [3/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1013 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 113> <Delay = 6.07>
ST_115 : Operation 1014 [2/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %tmp_41" [HLS_SampleGn/core.cpp:143]   --->   Operation 1014 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1015 [2/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1015 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 114> <Delay = 6.07>
ST_116 : Operation 1016 [1/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %tmp_41" [HLS_SampleGn/core.cpp:143]   --->   Operation 1016 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1017 [1/16] (6.07ns)   --->   "%tmp_46 = fdiv float %tmp_7, %tmp_45" [HLS_SampleGn/core.cpp:147]   --->   Operation 1017 'fdiv' 'tmp_46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 115> <Delay = 5.70>
ST_117 : Operation 1018 [4/4] (5.70ns)   --->   "%tmp_47 = fmul float %tmp_46, %tmp_42" [HLS_SampleGn/core.cpp:147]   --->   Operation 1018 'fmul' 'tmp_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 116> <Delay = 5.70>
ST_118 : Operation 1019 [3/4] (5.70ns)   --->   "%tmp_47 = fmul float %tmp_46, %tmp_42" [HLS_SampleGn/core.cpp:147]   --->   Operation 1019 'fmul' 'tmp_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 117> <Delay = 5.70>
ST_119 : Operation 1020 [2/4] (5.70ns)   --->   "%tmp_47 = fmul float %tmp_46, %tmp_42" [HLS_SampleGn/core.cpp:147]   --->   Operation 1020 'fmul' 'tmp_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 118> <Delay = 5.70>
ST_120 : Operation 1021 [1/4] (5.70ns)   --->   "%tmp_47 = fmul float %tmp_46, %tmp_42" [HLS_SampleGn/core.cpp:147]   --->   Operation 1021 'fmul' 'tmp_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 119> <Delay = 7.25>
ST_121 : Operation 1022 [5/5] (7.25ns)   --->   "%tmp_48 = fsub float %tmp_40, %tmp_47" [HLS_SampleGn/core.cpp:147]   --->   Operation 1022 'fsub' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 120> <Delay = 7.25>
ST_122 : Operation 1023 [4/5] (7.25ns)   --->   "%tmp_48 = fsub float %tmp_40, %tmp_47" [HLS_SampleGn/core.cpp:147]   --->   Operation 1023 'fsub' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 121> <Delay = 7.25>
ST_123 : Operation 1024 [3/5] (7.25ns)   --->   "%tmp_48 = fsub float %tmp_40, %tmp_47" [HLS_SampleGn/core.cpp:147]   --->   Operation 1024 'fsub' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 122> <Delay = 7.25>
ST_124 : Operation 1025 [2/5] (7.25ns)   --->   "%tmp_48 = fsub float %tmp_40, %tmp_47" [HLS_SampleGn/core.cpp:147]   --->   Operation 1025 'fsub' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 123> <Delay = 7.25>
ST_125 : Operation 1026 [1/5] (7.25ns)   --->   "%tmp_48 = fsub float %tmp_40, %tmp_47" [HLS_SampleGn/core.cpp:147]   --->   Operation 1026 'fsub' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1027 [1/1] (0.00ns)   --->   "store float %tmp_48, float* @M, align 4" [HLS_SampleGn/core.cpp:147]   --->   Operation 1027 'store' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1028 [1/1] (0.00ns)   --->   "br label %.preheader248" [HLS_SampleGn/core.cpp:86]   --->   Operation 1028 'br' <Predicate = true> <Delay = 0.00>

State 126 <SV = 4> <Delay = 1.76>
ST_126 : Operation 1029 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:152]   --->   Operation 1029 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_126 : Operation 1030 [1/1] (1.76ns)   --->   "br label %4" [HLS_SampleGn/core.cpp:155]   --->   Operation 1030 'br' <Predicate = true> <Delay = 1.76>

State 127 <SV = 5> <Delay = 2.32>
ST_127 : Operation 1031 [1/1] (0.00ns)   --->   "%c1_0 = phi i4 [ 0, %3 ], [ %c, %5 ]"   --->   Operation 1031 'phi' 'c1_0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1032 [1/1] (1.30ns)   --->   "%icmp_ln155 = icmp eq i4 %c1_0, -3" [HLS_SampleGn/core.cpp:155]   --->   Operation 1032 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1033 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 1033 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1034 [1/1] (1.73ns)   --->   "%c = add i4 %c1_0, 1" [HLS_SampleGn/core.cpp:155]   --->   Operation 1034 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1035 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %6, label %5" [HLS_SampleGn/core.cpp:155]   --->   Operation 1035 'br' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i4 %c1_0 to i64" [HLS_SampleGn/core.cpp:156]   --->   Operation 1036 'zext' 'zext_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_127 : Operation 1037 [1/1] (0.00ns)   --->   "%W_addr = getelementptr inbounds [14 x float]* @W, i64 0, i64 %zext_ln156" [HLS_SampleGn/core.cpp:156]   --->   Operation 1037 'getelementptr' 'W_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_127 : Operation 1038 [2/2] (2.32ns)   --->   "%W_load_15 = load float* %W_addr, align 4" [HLS_SampleGn/core.cpp:156]   --->   Operation 1038 'load' 'W_load_15' <Predicate = (!icmp_ln155)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_127 : Operation 1039 [2/2] (2.32ns)   --->   "%W_load_14 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 13), align 4" [HLS_SampleGn/core.cpp:160]   --->   Operation 1039 'load' 'W_load_14' <Predicate = (icmp_ln155)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 128 <SV = 6> <Delay = 2.32>
ST_128 : Operation 1040 [1/2] (2.32ns)   --->   "%W_load_15 = load float* %W_addr, align 4" [HLS_SampleGn/core.cpp:156]   --->   Operation 1040 'load' 'W_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_128 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = bitcast float %W_load_15 to i32" [HLS_SampleGn/core.cpp:23->HLS_SampleGn/core.cpp:156]   --->   Operation 1041 'bitcast' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1042 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_3, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:157]   --->   Operation 1042 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 129 <SV = 7> <Delay = 0.00>
ST_129 : Operation 1043 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_3, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:157]   --->   Operation 1043 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_129 : Operation 1044 [1/1] (0.00ns)   --->   "br label %4" [HLS_SampleGn/core.cpp:155]   --->   Operation 1044 'br' <Predicate = true> <Delay = 0.00>

State 130 <SV = 6> <Delay = 2.32>
ST_130 : Operation 1045 [1/2] (2.32ns)   --->   "%W_load_14 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 13), align 4" [HLS_SampleGn/core.cpp:160]   --->   Operation 1045 'load' 'W_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_130 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = bitcast float %W_load_14 to i32" [HLS_SampleGn/core.cpp:23->HLS_SampleGn/core.cpp:160]   --->   Operation 1046 'bitcast' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1047 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:161]   --->   Operation 1047 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 131 <SV = 7> <Delay = 2.47>
ST_131 : Operation 1048 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:161]   --->   Operation 1048 'write' <Predicate = (icmp_ln85)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_131 : Operation 1049 [1/1] (0.00ns)   --->   "br label %._crit_edge" [HLS_SampleGn/core.cpp:162]   --->   Operation 1049 'br' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_131 : Operation 1050 [1/1] (2.47ns)   --->   "%icmp_ln163 = icmp eq i32 %tmp_data_V_11, 1" [HLS_SampleGn/core.cpp:163]   --->   Operation 1050 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1051 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %.preheader243.preheader, label %.loopexit" [HLS_SampleGn/core.cpp:163]   --->   Operation 1051 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1052 [1/1] (1.76ns)   --->   "br label %.preheader243" [HLS_SampleGn/core.cpp:164]   --->   Operation 1052 'br' <Predicate = (icmp_ln163)> <Delay = 1.76>

State 132 <SV = 8> <Delay = 2.52>
ST_132 : Operation 1053 [1/1] (0.00ns)   --->   "%i_1 = phi i31 [ %i, %9 ], [ 0, %.preheader243.preheader ]"   --->   Operation 1053 'phi' 'i_1' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_132 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i31 %i_1 to i32" [HLS_SampleGn/core.cpp:164]   --->   Operation 1054 'zext' 'zext_ln164' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_132 : Operation 1055 [1/1] (2.47ns)   --->   "%icmp_ln164 = icmp slt i32 %zext_ln164, %tmp_data_V_12" [HLS_SampleGn/core.cpp:164]   --->   Operation 1055 'icmp' 'icmp_ln164' <Predicate = (icmp_ln163)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1056 [1/1] (2.52ns)   --->   "%i = add i31 %i_1, 1" [HLS_SampleGn/core.cpp:164]   --->   Operation 1056 'add' 'i' <Predicate = (icmp_ln163)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1057 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %.preheader.preheader, label %.loopexit.loopexit" [HLS_SampleGn/core.cpp:164]   --->   Operation 1057 'br' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_132 : Operation 1058 [1/1] (1.76ns)   --->   "br label %.preheader" [HLS_SampleGn/core.cpp:166]   --->   Operation 1058 'br' <Predicate = (icmp_ln163 & icmp_ln164)> <Delay = 1.76>
ST_132 : Operation 1059 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 1059 'br' <Predicate = (icmp_ln163 & !icmp_ln164)> <Delay = 0.00>
ST_132 : Operation 1060 [1/1] (2.47ns)   --->   "%icmp_ln178 = icmp eq i32 %tmp_data_V_11, 2" [HLS_SampleGn/core.cpp:178]   --->   Operation 1060 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln164) | (!icmp_ln163)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1061 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %10, label %.loopexit._crit_edge" [HLS_SampleGn/core.cpp:178]   --->   Operation 1061 'br' <Predicate = (!icmp_ln164) | (!icmp_ln163)> <Delay = 0.00>
ST_132 : Operation 1062 [1/1] (0.00ns)   --->   "%M_load_2 = load float* @M, align 4" [HLS_SampleGn/core.cpp:180]   --->   Operation 1062 'load' 'M_load_2' <Predicate = (!icmp_ln164 & icmp_ln178) | (!icmp_ln163 & icmp_ln178)> <Delay = 0.00>
ST_132 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = bitcast float %M_load_2 to i32" [HLS_SampleGn/core.cpp:23->HLS_SampleGn/core.cpp:180]   --->   Operation 1063 'bitcast' 'tmp_data_V_7' <Predicate = (!icmp_ln164 & icmp_ln178) | (!icmp_ln163 & icmp_ln178)> <Delay = 0.00>
ST_132 : Operation 1064 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_7, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:181]   --->   Operation 1064 'write' <Predicate = (!icmp_ln164 & icmp_ln178) | (!icmp_ln163 & icmp_ln178)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 133 <SV = 9> <Delay = 1.76>
ST_133 : Operation 1065 [1/1] (0.00ns)   --->   "%j_1 = phi i4 [ %add_ln166, %8 ], [ 0, %.preheader.preheader ]" [HLS_SampleGn/core.cpp:166]   --->   Operation 1065 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1066 [1/1] (1.30ns)   --->   "%icmp_ln166 = icmp eq i4 %j_1, -3" [HLS_SampleGn/core.cpp:166]   --->   Operation 1066 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1067 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 1067 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1068 [1/1] (1.73ns)   --->   "%add_ln166 = add i4 %j_1, 1" [HLS_SampleGn/core.cpp:166]   --->   Operation 1068 'add' 'add_ln166' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1069 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %9, label %7" [HLS_SampleGn/core.cpp:166]   --->   Operation 1069 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1070 [1/1] (0.00ns)   --->   "%empty_27 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:167]   --->   Operation 1070 'read' 'empty_27' <Predicate = (!icmp_ln166)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_133 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_27, 0" [HLS_SampleGn/core.cpp:167]   --->   Operation 1071 'extractvalue' 'tmp_data_V_8' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_133 : Operation 1072 [1/1] (0.00ns)   --->   "%bitcast_ln17_2 = bitcast i32 %tmp_data_V_8 to float" [HLS_SampleGn/core.cpp:17->HLS_SampleGn/core.cpp:167]   --->   Operation 1072 'bitcast' 'bitcast_ln17_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_133 : Operation 1073 [1/1] (1.36ns)   --->   "switch i4 %j_1, label %branch12 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
  ]" [HLS_SampleGn/core.cpp:167]   --->   Operation 1073 'switch' <Predicate = (!icmp_ln166)> <Delay = 1.36>
ST_133 : Operation 1074 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_11, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1074 'store' <Predicate = (!icmp_ln166 & j_1 == 11)> <Delay = 1.76>
ST_133 : Operation 1075 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1075 'br' <Predicate = (!icmp_ln166 & j_1 == 11)> <Delay = 0.00>
ST_133 : Operation 1076 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_10, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1076 'store' <Predicate = (!icmp_ln166 & j_1 == 10)> <Delay = 1.76>
ST_133 : Operation 1077 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1077 'br' <Predicate = (!icmp_ln166 & j_1 == 10)> <Delay = 0.00>
ST_133 : Operation 1078 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_9, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1078 'store' <Predicate = (!icmp_ln166 & j_1 == 9)> <Delay = 1.76>
ST_133 : Operation 1079 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1079 'br' <Predicate = (!icmp_ln166 & j_1 == 9)> <Delay = 0.00>
ST_133 : Operation 1080 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_8, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1080 'store' <Predicate = (!icmp_ln166 & j_1 == 8)> <Delay = 1.76>
ST_133 : Operation 1081 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1081 'br' <Predicate = (!icmp_ln166 & j_1 == 8)> <Delay = 0.00>
ST_133 : Operation 1082 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_7, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1082 'store' <Predicate = (!icmp_ln166 & j_1 == 7)> <Delay = 1.76>
ST_133 : Operation 1083 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1083 'br' <Predicate = (!icmp_ln166 & j_1 == 7)> <Delay = 0.00>
ST_133 : Operation 1084 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_6, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1084 'store' <Predicate = (!icmp_ln166 & j_1 == 6)> <Delay = 1.76>
ST_133 : Operation 1085 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1085 'br' <Predicate = (!icmp_ln166 & j_1 == 6)> <Delay = 0.00>
ST_133 : Operation 1086 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_5, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1086 'store' <Predicate = (!icmp_ln166 & j_1 == 5)> <Delay = 1.76>
ST_133 : Operation 1087 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1087 'br' <Predicate = (!icmp_ln166 & j_1 == 5)> <Delay = 0.00>
ST_133 : Operation 1088 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_4, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1088 'store' <Predicate = (!icmp_ln166 & j_1 == 4)> <Delay = 1.76>
ST_133 : Operation 1089 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1089 'br' <Predicate = (!icmp_ln166 & j_1 == 4)> <Delay = 0.00>
ST_133 : Operation 1090 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_3, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1090 'store' <Predicate = (!icmp_ln166 & j_1 == 3)> <Delay = 1.76>
ST_133 : Operation 1091 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1091 'br' <Predicate = (!icmp_ln166 & j_1 == 3)> <Delay = 0.00>
ST_133 : Operation 1092 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_2, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1092 'store' <Predicate = (!icmp_ln166 & j_1 == 2)> <Delay = 1.76>
ST_133 : Operation 1093 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1093 'br' <Predicate = (!icmp_ln166 & j_1 == 2)> <Delay = 0.00>
ST_133 : Operation 1094 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_1, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1094 'store' <Predicate = (!icmp_ln166 & j_1 == 1)> <Delay = 1.76>
ST_133 : Operation 1095 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1095 'br' <Predicate = (!icmp_ln166 & j_1 == 1)> <Delay = 0.00>
ST_133 : Operation 1096 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_0, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1096 'store' <Predicate = (!icmp_ln166 & j_1 == 0)> <Delay = 1.76>
ST_133 : Operation 1097 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1097 'br' <Predicate = (!icmp_ln166 & j_1 == 0)> <Delay = 0.00>
ST_133 : Operation 1098 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_2, float* @X_12, align 4" [HLS_SampleGn/core.cpp:167]   --->   Operation 1098 'store' <Predicate = (!icmp_ln166 & j_1 == 15) | (!icmp_ln166 & j_1 == 14) | (!icmp_ln166 & j_1 == 13) | (!icmp_ln166 & j_1 == 12)> <Delay = 1.76>
ST_133 : Operation 1099 [1/1] (0.00ns)   --->   "br label %8" [HLS_SampleGn/core.cpp:167]   --->   Operation 1099 'br' <Predicate = (!icmp_ln166 & j_1 == 15) | (!icmp_ln166 & j_1 == 14) | (!icmp_ln166 & j_1 == 13) | (!icmp_ln166 & j_1 == 12)> <Delay = 0.00>
ST_133 : Operation 1100 [1/1] (0.00ns)   --->   "%empty_28 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:172]   --->   Operation 1100 'read' 'empty_28' <Predicate = (icmp_ln166)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_133 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_28, 0" [HLS_SampleGn/core.cpp:172]   --->   Operation 1101 'extractvalue' 'tmp_data_V_5' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_133 : Operation 1102 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %tmp_data_V_5 to float" [HLS_SampleGn/core.cpp:17->HLS_SampleGn/core.cpp:172]   --->   Operation 1102 'bitcast' 'bitcast_ln17_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_133 : Operation 1103 [1/1] (1.76ns)   --->   "store float %bitcast_ln17_1, float* @X_13, align 4" [HLS_SampleGn/core.cpp:172]   --->   Operation 1103 'store' <Predicate = (icmp_ln166)> <Delay = 1.76>
ST_133 : Operation 1104 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_5, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:175]   --->   Operation 1104 'write' <Predicate = (icmp_ln166)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 134 <SV = 10> <Delay = 0.00>
ST_134 : Operation 1105 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_8, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:170]   --->   Operation 1105 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 135 <SV = 11> <Delay = 0.00>
ST_135 : Operation 1106 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_8, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:170]   --->   Operation 1106 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_135 : Operation 1107 [1/1] (0.00ns)   --->   "br label %.preheader" [HLS_SampleGn/core.cpp:166]   --->   Operation 1107 'br' <Predicate = true> <Delay = 0.00>

State 136 <SV = 10> <Delay = 0.00>
ST_136 : Operation 1108 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_5, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:175]   --->   Operation 1108 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_136 : Operation 1109 [1/1] (0.00ns)   --->   "br label %.preheader243" [HLS_SampleGn/core.cpp:164]   --->   Operation 1109 'br' <Predicate = true> <Delay = 0.00>

State 137 <SV = 9> <Delay = 1.76>
ST_137 : Operation 1110 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_7, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:181]   --->   Operation 1110 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_137 : Operation 1111 [1/1] (1.76ns)   --->   "br label %11" [HLS_SampleGn/core.cpp:184]   --->   Operation 1111 'br' <Predicate = true> <Delay = 1.76>

State 138 <SV = 10> <Delay = 2.32>
ST_138 : Operation 1112 [1/1] (0.00ns)   --->   "%c2_0 = phi i4 [ 0, %10 ], [ %c_1, %12 ]"   --->   Operation 1112 'phi' 'c2_0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1113 [1/1] (1.30ns)   --->   "%icmp_ln184 = icmp eq i4 %c2_0, -3" [HLS_SampleGn/core.cpp:184]   --->   Operation 1113 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1114 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 1114 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1115 [1/1] (1.73ns)   --->   "%c_1 = add i4 %c2_0, 1" [HLS_SampleGn/core.cpp:184]   --->   Operation 1115 'add' 'c_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %13, label %12" [HLS_SampleGn/core.cpp:184]   --->   Operation 1116 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i4 %c2_0 to i64" [HLS_SampleGn/core.cpp:185]   --->   Operation 1117 'zext' 'zext_ln185' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_138 : Operation 1118 [1/1] (0.00ns)   --->   "%W_addr_1 = getelementptr inbounds [14 x float]* @W, i64 0, i64 %zext_ln185" [HLS_SampleGn/core.cpp:185]   --->   Operation 1118 'getelementptr' 'W_addr_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_138 : Operation 1119 [2/2] (2.32ns)   --->   "%W_load_17 = load float* %W_addr_1, align 4" [HLS_SampleGn/core.cpp:185]   --->   Operation 1119 'load' 'W_load_17' <Predicate = (!icmp_ln184)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_138 : Operation 1120 [2/2] (2.32ns)   --->   "%W_load_16 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 13), align 4" [HLS_SampleGn/core.cpp:189]   --->   Operation 1120 'load' 'W_load_16' <Predicate = (icmp_ln184)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 139 <SV = 11> <Delay = 2.32>
ST_139 : Operation 1121 [1/2] (2.32ns)   --->   "%W_load_17 = load float* %W_addr_1, align 4" [HLS_SampleGn/core.cpp:185]   --->   Operation 1121 'load' 'W_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_139 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = bitcast float %W_load_17 to i32" [HLS_SampleGn/core.cpp:23->HLS_SampleGn/core.cpp:185]   --->   Operation 1122 'bitcast' 'tmp_data_V_10' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1123 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_10, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:186]   --->   Operation 1123 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 140 <SV = 12> <Delay = 0.00>
ST_140 : Operation 1124 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_10, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:186]   --->   Operation 1124 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_140 : Operation 1125 [1/1] (0.00ns)   --->   "br label %11" [HLS_SampleGn/core.cpp:184]   --->   Operation 1125 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 11> <Delay = 2.32>
ST_141 : Operation 1126 [1/2] (2.32ns)   --->   "%W_load_16 = load float* getelementptr inbounds ([14 x float]* @W, i64 0, i64 13), align 4" [HLS_SampleGn/core.cpp:189]   --->   Operation 1126 'load' 'W_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_141 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = bitcast float %W_load_16 to i32" [HLS_SampleGn/core.cpp:23->HLS_SampleGn/core.cpp:189]   --->   Operation 1127 'bitcast' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1128 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_9, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:190]   --->   Operation 1128 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 142 <SV = 12> <Delay = 0.00>
ST_142 : Operation 1129 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_9, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:190]   --->   Operation 1129 'write' <Predicate = (icmp_ln178)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_142 : Operation 1130 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [HLS_SampleGn/core.cpp:191]   --->   Operation 1130 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_142 : Operation 1131 [1/1] (0.00ns)   --->   "ret i32 0" [HLS_SampleGn/core.cpp:194]   --->   Operation 1131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.55ns
The critical path consists of the following:
	axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:84) [71]  (0 ns)
	'add' operation ('add_ln86', HLS_SampleGn/core.cpp:86) [76]  (2.55 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('tmp.data.V', HLS_SampleGn/core.cpp:84) ('i', HLS_SampleGn/core.cpp:86) [79]  (0 ns)
	'icmp' operation ('icmp_ln86', HLS_SampleGn/core.cpp:86) [80]  (2.47 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'load' operation ('X_0_load', HLS_SampleGn/core.cpp:99) on static variable 'X_0' [144]  (0 ns)
	'fadd' operation ('tmp_s', HLS_SampleGn/core.cpp:99) [146]  (7.26 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', HLS_SampleGn/core.cpp:99) [146]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', HLS_SampleGn/core.cpp:99) [146]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', HLS_SampleGn/core.cpp:99) [146]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', HLS_SampleGn/core.cpp:99) [146]  (7.26 ns)

 <State 11>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:106) on array 'W' [200]  (2.32 ns)
	'fmul' operation ('tmp_9_17', HLS_SampleGn/core.cpp:106) [201]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', HLS_SampleGn/core.cpp:99) [154]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', HLS_SampleGn/core.cpp:99) [154]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', HLS_SampleGn/core.cpp:99) [154]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', HLS_SampleGn/core.cpp:99) [154]  (7.26 ns)

 <State 16>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_2', HLS_SampleGn/core.cpp:106) on array 'W' [204]  (2.32 ns)
	'fmul' operation ('tmp_20_2', HLS_SampleGn/core.cpp:106) [205]  (5.7 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', HLS_SampleGn/core.cpp:99) [158]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', HLS_SampleGn/core.cpp:99) [158]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', HLS_SampleGn/core.cpp:99) [158]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', HLS_SampleGn/core.cpp:99) [158]  (7.26 ns)

 <State 21>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_3', HLS_SampleGn/core.cpp:106) on array 'W' [206]  (2.32 ns)
	'fmul' operation ('tmp_20_3', HLS_SampleGn/core.cpp:106) [207]  (5.7 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_12', HLS_SampleGn/core.cpp:99) [162]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_12', HLS_SampleGn/core.cpp:99) [162]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_12', HLS_SampleGn/core.cpp:99) [162]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_12', HLS_SampleGn/core.cpp:99) [162]  (7.26 ns)

 <State 26>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_4', HLS_SampleGn/core.cpp:106) on array 'W' [208]  (2.32 ns)
	'fmul' operation ('tmp_20_4', HLS_SampleGn/core.cpp:106) [209]  (5.7 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_13', HLS_SampleGn/core.cpp:99) [166]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_13', HLS_SampleGn/core.cpp:99) [166]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_13', HLS_SampleGn/core.cpp:99) [166]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_13', HLS_SampleGn/core.cpp:99) [166]  (7.26 ns)

 <State 31>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_5', HLS_SampleGn/core.cpp:106) on array 'W' [210]  (2.32 ns)
	'fmul' operation ('tmp_20_5', HLS_SampleGn/core.cpp:106) [211]  (5.7 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_14', HLS_SampleGn/core.cpp:99) [170]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_14', HLS_SampleGn/core.cpp:99) [170]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_14', HLS_SampleGn/core.cpp:99) [170]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_14', HLS_SampleGn/core.cpp:99) [170]  (7.26 ns)

 <State 36>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_6', HLS_SampleGn/core.cpp:106) on array 'W' [212]  (2.32 ns)
	'fmul' operation ('tmp_20_6', HLS_SampleGn/core.cpp:106) [213]  (5.7 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_15', HLS_SampleGn/core.cpp:99) [174]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', HLS_SampleGn/core.cpp:92) [141]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', HLS_SampleGn/core.cpp:92) [141]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', HLS_SampleGn/core.cpp:92) [141]  (7.26 ns)

 <State 41>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_7', HLS_SampleGn/core.cpp:106) on array 'W' [214]  (2.32 ns)
	'fmul' operation ('tmp_20_7', HLS_SampleGn/core.cpp:106) [215]  (5.7 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', HLS_SampleGn/core.cpp:92) [141]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', HLS_SampleGn/core.cpp:99) [178]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', HLS_SampleGn/core.cpp:99) [178]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', HLS_SampleGn/core.cpp:99) [178]  (7.26 ns)

 <State 46>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_8', HLS_SampleGn/core.cpp:106) on array 'W' [216]  (2.32 ns)
	'fmul' operation ('tmp_20_8', HLS_SampleGn/core.cpp:106) [217]  (5.7 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', HLS_SampleGn/core.cpp:99) [182]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', HLS_SampleGn/core.cpp:99) [182]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', HLS_SampleGn/core.cpp:99) [182]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', HLS_SampleGn/core.cpp:99) [182]  (7.26 ns)

 <State 51>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_9', HLS_SampleGn/core.cpp:106) on array 'W' [218]  (2.32 ns)
	'fmul' operation ('tmp_20_9', HLS_SampleGn/core.cpp:106) [219]  (5.7 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s_16', HLS_SampleGn/core.cpp:99) [186]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s_16', HLS_SampleGn/core.cpp:99) [186]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s_16', HLS_SampleGn/core.cpp:99) [186]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s_16', HLS_SampleGn/core.cpp:99) [186]  (7.26 ns)

 <State 56>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_10', HLS_SampleGn/core.cpp:106) on array 'W' [220]  (2.32 ns)
	'fmul' operation ('tmp_20_s', HLS_SampleGn/core.cpp:106) [221]  (5.7 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10', HLS_SampleGn/core.cpp:99) [190]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10', HLS_SampleGn/core.cpp:99) [190]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10', HLS_SampleGn/core.cpp:99) [190]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10', HLS_SampleGn/core.cpp:99) [190]  (7.26 ns)

 <State 61>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_11', HLS_SampleGn/core.cpp:106) on array 'W' [222]  (2.32 ns)
	'fmul' operation ('tmp_20_10', HLS_SampleGn/core.cpp:106) [223]  (5.7 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', HLS_SampleGn/core.cpp:99) [194]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', HLS_SampleGn/core.cpp:99) [194]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', HLS_SampleGn/core.cpp:99) [194]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', HLS_SampleGn/core.cpp:99) [194]  (7.26 ns)

 <State 66>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_12', HLS_SampleGn/core.cpp:106) on array 'W' [224]  (2.32 ns)
	'fmul' operation ('tmp_20_11', HLS_SampleGn/core.cpp:106) [225]  (5.7 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', HLS_SampleGn/core.cpp:99) [198]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', HLS_SampleGn/core.cpp:99) [198]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', HLS_SampleGn/core.cpp:99) [198]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', HLS_SampleGn/core.cpp:99) [198]  (7.26 ns)

 <State 71>: 8.02ns
The critical path consists of the following:
	'load' operation ('W_load_13', HLS_SampleGn/core.cpp:106) on array 'W' [226]  (2.32 ns)
	'fmul' operation ('tmp_20_12', HLS_SampleGn/core.cpp:106) [227]  (5.7 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17', HLS_SampleGn/core.cpp:108) [239]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17', HLS_SampleGn/core.cpp:108) [239]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17', HLS_SampleGn/core.cpp:108) [239]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', HLS_SampleGn/core.cpp:108) [240]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', HLS_SampleGn/core.cpp:108) [240]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', HLS_SampleGn/core.cpp:108) [240]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', HLS_SampleGn/core.cpp:108) [240]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', HLS_SampleGn/core.cpp:108) [240]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', HLS_SampleGn/core.cpp:123) [283]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', HLS_SampleGn/core.cpp:123) [283]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', HLS_SampleGn/core.cpp:123) [283]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', HLS_SampleGn/core.cpp:123) [283]  (7.26 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', HLS_SampleGn/core.cpp:116) [243]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', HLS_SampleGn/core.cpp:116) [243]  (5.7 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', HLS_SampleGn/core.cpp:116) [243]  (5.7 ns)

 <State 87>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', HLS_SampleGn/core.cpp:116) [243]  (5.7 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', HLS_SampleGn/core.cpp:135) [298]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', HLS_SampleGn/core.cpp:135) [298]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', HLS_SampleGn/core.cpp:135) [298]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', HLS_SampleGn/core.cpp:135) [298]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36', HLS_SampleGn/core.cpp:135) [298]  (7.26 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_37', HLS_SampleGn/core.cpp:135) [299]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_37', HLS_SampleGn/core.cpp:135) [299]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_37', HLS_SampleGn/core.cpp:135) [299]  (5.7 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', HLS_SampleGn/core.cpp:147) [360]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', HLS_SampleGn/core.cpp:135) [300]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', HLS_SampleGn/core.cpp:135) [300]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', HLS_SampleGn/core.cpp:135) [300]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', HLS_SampleGn/core.cpp:135) [300]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', HLS_SampleGn/core.cpp:135) [300]  (7.26 ns)

 <State 102>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 103>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 104>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 105>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 106>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 107>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 108>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 109>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 110>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 111>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 112>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 113>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 114>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 115>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 116>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_46', HLS_SampleGn/core.cpp:147) [361]  (6.08 ns)

 <State 117>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_47', HLS_SampleGn/core.cpp:147) [362]  (5.7 ns)

 <State 118>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_47', HLS_SampleGn/core.cpp:147) [362]  (5.7 ns)

 <State 119>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_47', HLS_SampleGn/core.cpp:147) [362]  (5.7 ns)

 <State 120>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_47', HLS_SampleGn/core.cpp:147) [362]  (5.7 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_48', HLS_SampleGn/core.cpp:147) [363]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_48', HLS_SampleGn/core.cpp:147) [363]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_48', HLS_SampleGn/core.cpp:147) [363]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_48', HLS_SampleGn/core.cpp:147) [363]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_48', HLS_SampleGn/core.cpp:147) [363]  (7.26 ns)

 <State 126>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', HLS_SampleGn/core.cpp:155) [373]  (1.77 ns)

 <State 127>: 2.32ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', HLS_SampleGn/core.cpp:155) [373]  (0 ns)
	'getelementptr' operation ('W_addr', HLS_SampleGn/core.cpp:156) [380]  (0 ns)
	'load' operation ('val', HLS_SampleGn/core.cpp:156) on array 'W' [381]  (2.32 ns)

 <State 128>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', HLS_SampleGn/core.cpp:156) on array 'W' [381]  (2.32 ns)

 <State 129>: 0ns
The critical path consists of the following:

 <State 130>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', HLS_SampleGn/core.cpp:160) on array 'W' [386]  (2.32 ns)

 <State 131>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln163', HLS_SampleGn/core.cpp:163) [391]  (2.47 ns)

 <State 132>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HLS_SampleGn/core.cpp:164) [396]  (0 ns)
	'add' operation ('i', HLS_SampleGn/core.cpp:164) [399]  (2.52 ns)

 <State 133>: 1.77ns
The critical path consists of the following:
	axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:167) [410]  (0 ns)
	'store' operation ('store_ln167', HLS_SampleGn/core.cpp:167) of variable 'val', HLS_SampleGn/core.cpp:17->HLS_SampleGn/core.cpp:167 on static variable 'X_9' [421]  (1.77 ns)

 <State 134>: 0ns
The critical path consists of the following:

 <State 135>: 0ns
The critical path consists of the following:

 <State 136>: 0ns
The critical path consists of the following:

 <State 137>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', HLS_SampleGn/core.cpp:184) [474]  (1.77 ns)

 <State 138>: 2.32ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', HLS_SampleGn/core.cpp:184) [474]  (0 ns)
	'getelementptr' operation ('W_addr_1', HLS_SampleGn/core.cpp:185) [481]  (0 ns)
	'load' operation ('val', HLS_SampleGn/core.cpp:185) on array 'W' [482]  (2.32 ns)

 <State 139>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', HLS_SampleGn/core.cpp:185) on array 'W' [482]  (2.32 ns)

 <State 140>: 0ns
The critical path consists of the following:

 <State 141>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', HLS_SampleGn/core.cpp:189) on array 'W' [487]  (2.32 ns)

 <State 142>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
