{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 19:59:31 2019 " "Info: Processing started: Mon Oct 21 19:59:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Memory -c Memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Memory -c Memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom/ram " "Info: Assuming node \"rom/ram\" is an undefined clock" {  } { { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 176 152 320 192 "rom/ram" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom/ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|inst17 " "Info: Detected ripple clock \"new_OI_controller:inst3\|inst17\" as buffer" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 576 136 200 656 "inst17" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] " "Info: Detected gated clock \"bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 34 11 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] " "Info: Detected gated clock \"bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 36 12 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\] " "Info: Detected gated clock \"bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 35 12 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] " "Info: Detected gated clock \"bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 33 12 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|buffer_address\[0\]~1 " "Info: Detected gated clock \"new_OI_controller:inst3\|buffer_address\[0\]~1\" as buffer" {  } { { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|buffer_address\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|buffer_address\[1\]~0 " "Info: Detected gated clock \"new_OI_controller:inst3\|buffer_address\[1\]~0\" as buffer" {  } { { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|buffer_address\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|inst38 " "Info: Detected gated clock \"new_OI_controller:inst3\|inst38\" as buffer" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 640 984 1048 688 "inst38" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|inst38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|inst36 " "Info: Detected gated clock \"new_OI_controller:inst3\|inst36\" as buffer" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|inst13~0 " "Info: Detected gated clock \"new_OI_controller:inst3\|inst13~0\" as buffer" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|inst13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|inst13~1 " "Info: Detected gated clock \"new_OI_controller:inst3\|inst13~1\" as buffer" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|inst13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_q3i.tdf" 55 8 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|inst13~2 " "Info: Detected gated clock \"new_OI_controller:inst3\|inst13~2\" as buffer" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|inst13~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "new_OI_controller:inst3\|inst12~0 " "Info: Detected gated clock \"new_OI_controller:inst3\|inst12~0\" as buffer" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 264 1432 1496 344 "inst12" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|inst12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_q3i.tdf" 55 8 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\] 127.81 MHz 7.824 ns Internal " "Info: Clock \"clock\" has Internal fmax of 127.81 MHz between source memory \"lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\]\" (period= 7.824 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y12; Fanout = 8; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y12 2 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y12; Fanout = 2; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.131 ns - Smallest " "Info: - Smallest clock skew is -2.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.472 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 5.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clock'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.225 ns) 2.480 ns new_OI_controller:inst3\|inst36 2 COMB LCCOMB_X19_Y12_N28 1 " "Info: 2: + IC(1.401 ns) + CELL(0.225 ns) = 2.480 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst36'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { clock new_OI_controller:inst3|inst36 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 4.342 ns new_OI_controller:inst3\|inst36~clkctrl 3 COMB CLKCTRL_G12 15 " "Info: 3: + IC(1.862 ns) + CELL(0.000 ns) = 4.342 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'new_OI_controller:inst3\|inst36~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.472 ns) 5.472 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y12 2 " "Info: 4: + IC(0.658 ns) + CELL(0.472 ns) = 5.472 ns; Loc. = M4K_X20_Y12; Fanout = 2; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.551 ns ( 28.34 % ) " "Info: Total cell delay = 1.551 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.921 ns ( 71.66 % ) " "Info: Total interconnect delay = 3.921 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { clock new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { clock {} clock~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.401ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.603 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 7.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clock'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.712 ns) 2.769 ns new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\] 2 REG LCFF_X18_Y12_N3 7 " "Info: 2: + IC(1.203 ns) + CELL(0.712 ns) = 2.769 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 7; REG Node = 'new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.366 ns) 3.443 ns new_OI_controller:inst3\|inst13~0 3 COMB LCCOMB_X18_Y12_N24 1 " "Info: 3: + IC(0.308 ns) + CELL(0.366 ns) = 3.443 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst13~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 3.871 ns new_OI_controller:inst3\|inst13~2 4 COMB LCCOMB_X18_Y12_N26 28 " "Info: 4: + IC(0.203 ns) + CELL(0.225 ns) = 3.871 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 28; COMB Node = 'new_OI_controller:inst3\|inst13~2'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.346 ns) 4.602 ns new_OI_controller:inst3\|inst36 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.385 ns) + CELL(0.346 ns) = 4.602 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst36'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|inst36 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 6.464 ns new_OI_controller:inst3\|inst36~clkctrl 6 COMB CLKCTRL_G12 15 " "Info: 6: + IC(1.862 ns) + CELL(0.000 ns) = 6.464 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'new_OI_controller:inst3\|inst36~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.481 ns) 7.603 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0 7 MEM M4K_X20_Y12 8 " "Info: 7: + IC(0.658 ns) + CELL(0.481 ns) = 7.603 ns; Loc. = M4K_X20_Y12; Fanout = 8; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.984 ns ( 39.25 % ) " "Info: Total cell delay = 2.984 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.619 ns ( 60.75 % ) " "Info: Total interconnect delay = 4.619 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.385ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { clock new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { clock {} clock~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.401ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.472ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.385ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { clock new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { clock {} clock~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.401ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.472ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.385ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rom/ram memory lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\] 279.33 MHz 3.58 ns Internal " "Info: Clock \"rom/ram\" has Internal fmax of 279.33 MHz between source memory \"lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\]\" (period= 3.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y12; Fanout = 8; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y12 2 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y12; Fanout = 2; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom/ram destination 5.505 ns + Shortest memory " "Info: + Shortest clock path from clock \"rom/ram\" to destination memory is 5.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rom/ram 1 CLK PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 4; CLK Node = 'rom/ram'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom/ram } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 176 152 320 192 "rom/ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.366 ns) 2.513 ns new_OI_controller:inst3\|inst36 2 COMB LCCOMB_X19_Y12_N28 1 " "Info: 2: + IC(1.338 ns) + CELL(0.366 ns) = 2.513 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst36'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { rom/ram new_OI_controller:inst3|inst36 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 4.375 ns new_OI_controller:inst3\|inst36~clkctrl 3 COMB CLKCTRL_G12 15 " "Info: 3: + IC(1.862 ns) + CELL(0.000 ns) = 4.375 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'new_OI_controller:inst3\|inst36~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.472 ns) 5.505 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y12 2 " "Info: 4: + IC(0.658 ns) + CELL(0.472 ns) = 5.505 ns; Loc. = M4K_X20_Y12; Fanout = 2; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|q_a\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 29.92 % ) " "Info: Total cell delay = 1.647 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.858 ns ( 70.08 % ) " "Info: Total interconnect delay = 3.858 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { rom/ram new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.338ns 1.862ns 0.658ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom/ram source 5.514 ns - Longest memory " "Info: - Longest clock path from clock \"rom/ram\" to source memory is 5.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rom/ram 1 CLK PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 4; CLK Node = 'rom/ram'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom/ram } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 176 152 320 192 "rom/ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.366 ns) 2.513 ns new_OI_controller:inst3\|inst36 2 COMB LCCOMB_X19_Y12_N28 1 " "Info: 2: + IC(1.338 ns) + CELL(0.366 ns) = 2.513 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst36'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { rom/ram new_OI_controller:inst3|inst36 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 4.375 ns new_OI_controller:inst3\|inst36~clkctrl 3 COMB CLKCTRL_G12 15 " "Info: 3: + IC(1.862 ns) + CELL(0.000 ns) = 4.375 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'new_OI_controller:inst3\|inst36~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.481 ns) 5.514 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X20_Y12 8 " "Info: 4: + IC(0.658 ns) + CELL(0.481 ns) = 5.514 ns; Loc. = M4K_X20_Y12; Fanout = 8; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.656 ns ( 30.03 % ) " "Info: Total cell delay = 1.656 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.858 ns ( 69.97 % ) " "Info: Total interconnect delay = 3.858 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.514 ns" { rom/ram new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.514 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.338ns 1.862ns 0.658ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { rom/ram new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.338ns 1.862ns 0.658ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.472ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.514 ns" { rom/ram new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.514 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.338ns 1.862ns 0.658ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 32 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { rom/ram new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.338ns 1.862ns 0.658ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.472ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.514 ns" { rom/ram new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.514 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.338ns 1.862ns 0.658ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "new_OI_controller:inst3\|inst42 bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] clock 4.059 ns " "Info: Found hold time violation between source  pin or register \"new_OI_controller:inst3\|inst42\" and destination pin or register \"bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" for clock \"clock\" (Hold time is 4.059 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.321 ns + Largest " "Info: + Largest clock skew is 5.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.788 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clock'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.712 ns) 2.769 ns new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\] 2 REG LCFF_X18_Y12_N3 7 " "Info: 2: + IC(1.203 ns) + CELL(0.712 ns) = 2.769 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 7; REG Node = 'new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.366 ns) 3.443 ns new_OI_controller:inst3\|inst13~0 3 COMB LCCOMB_X18_Y12_N24 1 " "Info: 3: + IC(0.308 ns) + CELL(0.366 ns) = 3.443 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst13~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 3.871 ns new_OI_controller:inst3\|inst13~2 4 COMB LCCOMB_X18_Y12_N26 28 " "Info: 4: + IC(0.203 ns) + CELL(0.225 ns) = 3.871 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 28; COMB Node = 'new_OI_controller:inst3\|inst13~2'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 4.159 ns new_OI_controller:inst3\|buffer_address\[0\]~1 5 COMB LCCOMB_X18_Y12_N30 12 " "Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 4.159 ns; Loc. = LCCOMB_X18_Y12_N30; Fanout = 12; COMB Node = 'new_OI_controller:inst3\|buffer_address\[0\]~1'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|buffer_address[0]~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 4.910 ns bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] 6 COMB LCCOMB_X19_Y12_N22 1 " "Info: 6: + IC(0.385 ns) + CELL(0.366 ns) = 4.910 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { new_OI_controller:inst3|buffer_address[0]~1 bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.000 ns) 6.525 ns bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]~clkctrl 7 COMB CLKCTRL_G14 8 " "Info: 7: + IC(1.615 ns) + CELL(0.000 ns) = 6.525 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 7.788 ns bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X19_Y10_N15 1 " "Info: 8: + IC(0.645 ns) + CELL(0.618 ns) = 7.788 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 1; REG Node = 'bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.194 ns ( 41.01 % ) " "Info: Total cell delay = 3.194 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.594 ns ( 58.99 % ) " "Info: Total interconnect delay = 4.594 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|buffer_address[0]~1 bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.788 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|buffer_address[0]~1 {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl {} bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.235ns 0.385ns 1.615ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.053ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clock'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns new_OI_controller:inst3\|inst42 3 REG LCFF_X18_Y11_N7 18 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y11_N7; Fanout = 18; REG Node = 'new_OI_controller:inst3\|inst42'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clock~clkctrl new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 240 304 856 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} new_OI_controller:inst3|inst42 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|buffer_address[0]~1 bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.788 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|buffer_address[0]~1 {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl {} bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.235ns 0.385ns 1.615ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.053ns 0.366ns 0.000ns 0.618ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} new_OI_controller:inst3|inst42 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 240 304 856 "inst42" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.317 ns - Shortest register register " "Info: - Shortest register to register delay is 1.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns new_OI_controller:inst3\|inst42 1 REG LCFF_X18_Y11_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N7; Fanout = 18; REG Node = 'new_OI_controller:inst3\|inst42'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 240 304 856 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.272 ns) 0.894 ns lpm_bustri4:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 2 COMB LCCOMB_X19_Y10_N0 5 " "Info: 2: + IC(0.622 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 5; COMB Node = 'lpm_bustri4:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { new_OI_controller:inst3|inst42 lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.162 ns bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 3 COMB LCCOMB_X19_Y10_N14 1 " "Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 1.162 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 1; COMB Node = 'bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.317 ns bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X19_Y10_N15 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.317 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 1; REG Node = 'bufer:inst1\|lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 36.45 % ) " "Info: Total cell delay = 0.480 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 63.55 % ) " "Info: Total interconnect delay = 0.837 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { new_OI_controller:inst3|inst42 lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { new_OI_controller:inst3|inst42 {} lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 {} bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.622ns 0.215ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 240 304 856 "inst42" "" } } } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|buffer_address[0]~1 bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.788 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|buffer_address[0]~1 {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl {} bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.235ns 0.385ns 1.615ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.053ns 0.366ns 0.000ns 0.618ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} new_OI_controller:inst3|inst42 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { new_OI_controller:inst3|inst42 lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "1.317 ns" { new_OI_controller:inst3|inst42 {} lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 {} bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} bufer:inst1|lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.622ns 0.215ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "new_OI_controller:inst3\|inst42 rom/ram clock 3.037 ns register " "Info: tsu for register \"new_OI_controller:inst3\|inst42\" (data pin = \"rom/ram\", clock pin = \"clock\") is 3.037 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.414 ns + Longest pin register " "Info: + Longest pin to register delay is 5.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rom/ram 1 CLK PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 4; CLK Node = 'rom/ram'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom/ram } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 176 152 320 192 "rom/ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.093 ns) + CELL(0.357 ns) 5.259 ns new_OI_controller:inst3\|inst39 2 COMB LCCOMB_X18_Y11_N6 1 " "Info: 2: + IC(4.093 ns) + CELL(0.357 ns) = 5.259 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst39'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { rom/ram new_OI_controller:inst3|inst39 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 152 216 824 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.414 ns new_OI_controller:inst3\|inst42 3 REG LCFF_X18_Y11_N7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.414 ns; Loc. = LCFF_X18_Y11_N7; Fanout = 18; REG Node = 'new_OI_controller:inst3\|inst42'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { new_OI_controller:inst3|inst39 new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 240 304 856 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 24.40 % ) " "Info: Total cell delay = 1.321 ns ( 24.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.093 ns ( 75.60 % ) " "Info: Total interconnect delay = 4.093 ns ( 75.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.414 ns" { rom/ram new_OI_controller:inst3|inst39 new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.414 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst39 {} new_OI_controller:inst3|inst42 {} } { 0.000ns 0.000ns 4.093ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 240 304 856 "inst42" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clock'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns new_OI_controller:inst3\|inst42 3 REG LCFF_X18_Y11_N7 18 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y11_N7; Fanout = 18; REG Node = 'new_OI_controller:inst3\|inst42'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clock~clkctrl new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 776 240 304 856 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} new_OI_controller:inst3|inst42 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.414 ns" { rom/ram new_OI_controller:inst3|inst39 new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.414 ns" { rom/ram {} rom/ram~combout {} new_OI_controller:inst3|inst39 {} new_OI_controller:inst3|inst42 {} } { 0.000ns 0.000ns 4.093ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.155ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl new_OI_controller:inst3|inst42 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} new_OI_controller:inst3|inst42 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock output\[7\] bufer:inst1\|lpm_dff_for_buffer:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 13.781 ns register " "Info: tco from clock \"clock\" to destination pin \"output\[7\]\" through register \"bufer:inst1\|lpm_dff_for_buffer:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 13.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.734 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clock'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.712 ns) 2.769 ns new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\] 2 REG LCFF_X18_Y12_N3 7 " "Info: 2: + IC(1.203 ns) + CELL(0.712 ns) = 2.769 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 7; REG Node = 'new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.366 ns) 3.443 ns new_OI_controller:inst3\|inst13~0 3 COMB LCCOMB_X18_Y12_N24 1 " "Info: 3: + IC(0.308 ns) + CELL(0.366 ns) = 3.443 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst13~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 3.871 ns new_OI_controller:inst3\|inst13~2 4 COMB LCCOMB_X18_Y12_N26 28 " "Info: 4: + IC(0.203 ns) + CELL(0.225 ns) = 3.871 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 28; COMB Node = 'new_OI_controller:inst3\|inst13~2'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 4.159 ns new_OI_controller:inst3\|buffer_address\[1\]~0 5 COMB LCCOMB_X18_Y12_N22 12 " "Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 4.159 ns; Loc. = LCCOMB_X18_Y12_N22; Fanout = 12; COMB Node = 'new_OI_controller:inst3\|buffer_address\[1\]~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|buffer_address[1]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.225 ns) 4.726 ns bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 6 COMB LCCOMB_X19_Y12_N26 1 " "Info: 6: + IC(0.342 ns) + CELL(0.225 ns) = 4.726 ns; Loc. = LCCOMB_X19_Y12_N26; Fanout = 1; COMB Node = 'bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { new_OI_controller:inst3|buffer_address[1]~0 bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 6.451 ns bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(1.725 ns) + CELL(0.000 ns) = 6.451 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 7.734 ns bufer:inst1\|lpm_dff_for_buffer:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 8 REG LCFF_X21_Y11_N19 1 " "Info: 8: + IC(0.665 ns) + CELL(0.618 ns) = 7.734 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 1; REG Node = 'bufer:inst1\|lpm_dff_for_buffer:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.053 ns ( 39.48 % ) " "Info: Total cell delay = 3.053 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.681 ns ( 60.52 % ) " "Info: Total interconnect delay = 4.681 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.734 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|buffer_address[1]~0 bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.734 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|buffer_address[1]~0 {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl {} bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.235ns 0.342ns 1.725ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.053ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.953 ns + Longest register pin " "Info: + Longest register to pin delay is 5.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bufer:inst1\|lpm_dff_for_buffer:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X21_Y11_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 1; REG Node = 'bufer:inst1\|lpm_dff_for_buffer:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.272 ns) 1.090 ns bufer:inst1\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w7_n0_mux_dataout~0 2 COMB LCCOMB_X18_Y12_N12 3 " "Info: 2: + IC(0.818 ns) + CELL(0.272 ns) = 1.090 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 3; COMB Node = 'bufer:inst1\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w7_n0_mux_dataout~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] bufer:inst1|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/mux_c4e.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.272 ns) 2.227 ns lpm_bustri4:inst10\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 3 COMB LCCOMB_X21_Y11_N8 4 " "Info: 3: + IC(0.865 ns) + CELL(0.272 ns) = 2.227 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 4; COMB Node = 'lpm_bustri4:inst10\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { bufer:inst1|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0 lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(2.144 ns) 5.953 ns output\[7\] 4 PIN PIN_N2 0 " "Info: 4: + IC(1.582 ns) + CELL(2.144 ns) = 5.953 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "3.726 ns" { lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[7]~8 output[7] } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.688 ns ( 45.15 % ) " "Info: Total cell delay = 2.688 ns ( 45.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.265 ns ( 54.85 % ) " "Info: Total interconnect delay = 3.265 ns ( 54.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] bufer:inst1|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0 lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[7]~8 output[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] {} bufer:inst1|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0 {} lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[7]~8 {} output[7] {} } { 0.000ns 0.818ns 0.865ns 1.582ns } { 0.000ns 0.272ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.734 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|buffer_address[1]~0 bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.734 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|buffer_address[1]~0 {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl {} bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.235ns 0.342ns 1.725ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.053ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] bufer:inst1|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0 lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[7]~8 output[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { bufer:inst1|lpm_dff_for_buffer:inst|lpm_ff:lpm_ff_component|dffs[7] {} bufer:inst1|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0 {} lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[7]~8 {} output[7] {} } { 0.000ns 0.818ns 0.865ns 1.582ns } { 0.000ns 0.272ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg2 adress\[2\] clock 1.724 ns memory " "Info: th for memory \"lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"adress\[2\]\", clock pin = \"clock\") is 1.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.603 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 7.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 17; CLK Node = 'clock'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.712 ns) 2.769 ns new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\] 2 REG LCFF_X18_Y12_N3 7 " "Info: 2: + IC(1.203 ns) + CELL(0.712 ns) = 2.769 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 7; REG Node = 'new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|safe_q\[1\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.366 ns) 3.443 ns new_OI_controller:inst3\|inst13~0 3 COMB LCCOMB_X18_Y12_N24 1 " "Info: 3: + IC(0.308 ns) + CELL(0.366 ns) = 3.443 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst13~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 3.871 ns new_OI_controller:inst3\|inst13~2 4 COMB LCCOMB_X18_Y12_N26 28 " "Info: 4: + IC(0.203 ns) + CELL(0.225 ns) = 3.871 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 28; COMB Node = 'new_OI_controller:inst3\|inst13~2'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 392 1440 1504 472 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.346 ns) 4.602 ns new_OI_controller:inst3\|inst36 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.385 ns) + CELL(0.346 ns) = 4.602 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'new_OI_controller:inst3\|inst36'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|inst36 } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 6.464 ns new_OI_controller:inst3\|inst36~clkctrl 6 COMB CLKCTRL_G12 15 " "Info: 6: + IC(1.862 ns) + CELL(0.000 ns) = 6.464 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'new_OI_controller:inst3\|inst36~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl } "NODE_NAME" } } { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.481 ns) 7.603 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg2 7 MEM M4K_X20_Y12 8 " "Info: 7: + IC(0.658 ns) + CELL(0.481 ns) = 7.603 ns; Loc. = M4K_X20_Y12; Fanout = 8; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.984 ns ( 39.25 % ) " "Info: Total cell delay = 2.984 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.619 ns ( 60.75 % ) " "Info: Total interconnect delay = 4.619 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.385ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.082 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns adress\[2\] 1 PIN PIN_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 2; PIN Node = 'adress\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[2] } "NODE_NAME" } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.182 ns) + CELL(0.371 ns) 5.407 ns new_OI_controller:inst3\|lpm_add_sub_for_lab3:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~9 2 COMB LCCOMB_X19_Y12_N4 2 " "Info: 2: + IC(4.182 ns) + CELL(0.371 ns) = 5.407 ns; Loc. = LCCOMB_X19_Y12_N4; Fanout = 2; COMB Node = 'new_OI_controller:inst3\|lpm_add_sub_for_lab3:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~9'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { adress[2] new_OI_controller:inst3|lpm_add_sub_for_lab3:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.103 ns) 6.082 ns lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X20_Y12 8 " "Info: 3: + IC(0.572 ns) + CELL(0.103 ns) = 6.082 ns; Loc. = M4K_X20_Y12; Fanout = 8; MEM Node = 'lpm_rom_for_lab3:inst\|altsyncram:altsyncram_component\|altsyncram_8j51:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { new_OI_controller:inst3|lpm_add_sub_for_lab3:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_8j51.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_8j51.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 21.83 % ) " "Info: Total cell delay = 1.328 ns ( 21.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.754 ns ( 78.17 % ) " "Info: Total interconnect delay = 4.754 ns ( 78.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { adress[2] new_OI_controller:inst3|lpm_add_sub_for_lab3:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { adress[2] {} adress[2]~combout {} new_OI_controller:inst3|lpm_add_sub_for_lab3:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9 {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 4.182ns 0.572ns } { 0.000ns 0.854ns 0.371ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { clock new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] new_OI_controller:inst3|inst13~0 new_OI_controller:inst3|inst13~2 new_OI_controller:inst3|inst36 new_OI_controller:inst3|inst36~clkctrl lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { clock {} clock~combout {} new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] {} new_OI_controller:inst3|inst13~0 {} new_OI_controller:inst3|inst13~2 {} new_OI_controller:inst3|inst36 {} new_OI_controller:inst3|inst36~clkctrl {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.203ns 0.308ns 0.203ns 0.385ns 1.862ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.000ns 0.481ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { adress[2] new_OI_controller:inst3|lpm_add_sub_for_lab3:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9 lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { adress[2] {} adress[2]~combout {} new_OI_controller:inst3|lpm_add_sub_for_lab3:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9 {} lpm_rom_for_lab3:inst|altsyncram:altsyncram_component|altsyncram_8j51:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 4.182ns 0.572ns } { 0.000ns 0.854ns 0.371ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 19:59:31 2019 " "Info: Processing ended: Mon Oct 21 19:59:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
