
*** Running vivado
    with args -log system_cdc_sync_active_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cdc_sync_active_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_cdc_sync_active_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.691 ; gain = 0.023 ; free physical = 99 ; free virtual = 3136
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_cdc_sync_active_0
Command: synth_design -top system_cdc_sync_active_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log system_cdc_sync_active_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cdc_sync_active_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_cdc_sync_active_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.176 ; gain = 0.023 ; free physical = 134 ; free virtual = 3091
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_cdc_sync_active_0
Command: synth_design -top system_cdc_sync_active_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log system_cdc_sync_active_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cdc_sync_active_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_cdc_sync_active_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.336 ; gain = 0.023 ; free physical = 138 ; free virtual = 4431
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_cdc_sync_active_0
Command: synth_design -top system_cdc_sync_active_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11665

*** Running vivado
    with args -log system_cdc_sync_active_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cdc_sync_active_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_cdc_sync_active_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.332 ; gain = 0.023 ; free physical = 166 ; free virtual = 4143
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_cdc_sync_active_0
Command: synth_design -top system_cdc_sync_active_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log system_cdc_sync_active_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cdc_sync_active_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_cdc_sync_active_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.992 ; gain = 120.992 ; free physical = 6873 ; free virtual = 12601
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_cdc_sync_active_0
Command: synth_design -top system_cdc_sync_active_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4699
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]

*** Running vivado
    with args -log system_cdc_sync_active_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cdc_sync_active_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_cdc_sync_active_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_cdc_sync_active_0
Command: synth_design -top system_cdc_sync_active_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5644
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.230 ; gain = 371.770 ; free physical = 2656 ; free virtual = 8514
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2934.934; parent = 1954.172; children = 980.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cdc_sync_active_0' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_cdc_sync_active_0/synth/system_cdc_sync_active_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.srcs/sources_1/imports/hdl/library/util_cdc/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.srcs/sources_1/imports/hdl/library/util_cdc/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'system_cdc_sync_active_0' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_cdc_sync_active_0/synth/system_cdc_sync_active_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.137 ; gain = 443.676 ; free physical = 2692 ; free virtual = 8550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3000.902; parent = 2020.141; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.949 ; gain = 461.488 ; free physical = 2657 ; free virtual = 8516
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3018.715; parent = 2037.953; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.949 ; gain = 461.488 ; free physical = 2640 ; free virtual = 8498
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3018.715; parent = 2037.953; children = 980.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.949 ; gain = 0.000 ; free physical = 2630 ; free virtual = 8489
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.762 ; gain = 0.000 ; free physical = 2677 ; free virtual = 8537
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2126.762 ; gain = 0.000 ; free physical = 2676 ; free virtual = 8536
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2588 ; free virtual = 8466
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2589 ; free virtual = 8466
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2578 ; free virtual = 8455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2542 ; free virtual = 8421
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2414 ; free virtual = 8296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.489; parent = 1032.935; children = 129.555
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2424 ; free virtual = 8308
Synthesis current peak Physical Memory [PSS] (MB): peak = 1231.041; parent = 1100.454; children = 130.587
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2419 ; free virtual = 8304
Synthesis current peak Physical Memory [PSS] (MB): peak = 1231.041; parent = 1100.460; children = 130.587
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2402 ; free virtual = 8288
Synthesis current peak Physical Memory [PSS] (MB): peak = 1231.179; parent = 1100.592; children = 130.587
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2773 ; free virtual = 8659
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.176; parent = 1103.116; children = 133.060
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2790 ; free virtual = 8674
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.215; parent = 1103.134; children = 133.081
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2808 ; free virtual = 8692
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.215; parent = 1103.134; children = 133.083
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2800 ; free virtual = 8684
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.215; parent = 1103.134; children = 133.083
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2823 ; free virtual = 8707
Synthesis current peak Physical Memory [PSS] (MB): peak = 1239.284; parent = 1104.674; children = 134.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 2976 ; free virtual = 8860
Synthesis current peak Physical Memory [PSS] (MB): peak = 1239.284; parent = 1104.674; children = 134.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |FDRE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 3051 ; free virtual = 8935
Synthesis current peak Physical Memory [PSS] (MB): peak = 1239.335; parent = 1104.725; children = 134.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.512; parent = 2094.750; children = 980.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2126.762 ; gain = 461.488 ; free physical = 3424 ; free virtual = 9310
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2126.762 ; gain = 550.301 ; free physical = 4040 ; free virtual = 9921
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.762 ; gain = 0.000 ; free physical = 4135 ; free virtual = 10014
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.762 ; gain = 0.000 ; free physical = 4290 ; free virtual = 10173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7018b8d8
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2126.762 ; gain = 802.488 ; free physical = 4471 ; free virtual = 10355
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_cdc_sync_active_0_synth_1/system_cdc_sync_active_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_cdc_sync_active_0, cache-ID = e7188f83ae5db2f6
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_cdc_sync_active_0_synth_1/system_cdc_sync_active_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_cdc_sync_active_0_utilization_synth.rpt -pb system_cdc_sync_active_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 20:10:14 2024...
