Timing Analyzer report for Cyclone_10_generator
Fri Jan 19 17:13:35 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 17. Slow 1200mV 85C Model Removal: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 26. Slow 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 27. Slow 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 28. Slow 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 29. Slow 1200mV 0C Model Recovery: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 30. Slow 1200mV 0C Model Removal: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 38. Fast 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 39. Fast 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 40. Fast 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 41. Fast 1200mV 0C Model Recovery: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 42. Fast 1200mV 0C Model Removal: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Timing Analyzer       ; Timing Analyzer                                            ;
; Revision Name         ; Cyclone_10_generator                                       ;
; Device Family         ; Cyclone 10 LP                                              ;
; Device Name           ; 10CL010YU256C8G                                            ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Clock Name                                                                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                                            ; Targets                                                                             ;
+---------------------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; i_clk50MHz                                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                                   ; { i_clk50MHz }                                                                      ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; i_clk50MHz ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] } ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; -2.000 ; 18.000 ; 50.00      ; 2         ; 1           ; -18.0 ;        ;           ;            ; false    ; i_clk50MHz ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] } ;
+---------------------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                   ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
; 199.6 MHz ; 199.6 MHz       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;      ;
; 202.8 MHz ; 202.8 MHz       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.990 ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 5.828 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                      ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.439 ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.500 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                   ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 37.765 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                   ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1.582 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                        ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.519  ; 0.000         ;
; i_clk50MHz                                                                      ; 9.858  ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 19.670 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                      ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 2.990 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 4.931      ;
; 3.057 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.000        ; -0.063     ; 0.881      ;
; 3.098 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 4.823      ;
; 3.271 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 4.650      ;
; 3.335 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 4.586      ;
; 3.539 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 4.382      ;
; 4.000 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.191     ; 3.810      ;
; 4.079 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.191     ; 3.731      ;
; 4.185 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 3.736      ;
; 4.198 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.191     ; 3.612      ;
; 4.346 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 3.575      ;
; 4.417 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 3.504      ;
; 4.417 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 3.504      ;
; 4.505 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 3.416      ;
; 4.590 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 3.331      ;
; 4.606 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 3.314      ;
; 4.670 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.191     ; 3.140      ;
; 4.680 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 3.240      ;
; 4.757 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 3.163      ;
; 4.787 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 3.133      ;
; 4.788 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 3.132      ;
; 4.845 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 3.076      ;
; 4.853 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 3.067      ;
; 4.947 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.973      ;
; 4.948 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.972      ;
; 4.953 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.968      ;
; 4.973 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.948      ;
; 5.017 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.903      ;
; 5.021 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.899      ;
; 5.022 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.898      ;
; 5.048 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.872      ;
; 5.055 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.865      ;
; 5.099 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.821      ;
; 5.128 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.792      ;
; 5.129 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.791      ;
; 5.148 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.772      ;
; 5.167 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.753      ;
; 5.193 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.727      ;
; 5.194 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.726      ;
; 5.195 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.725      ;
; 5.225 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.695      ;
; 5.266 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.653      ;
; 5.266 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.653      ;
; 5.266 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.653      ;
; 5.266 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.653      ;
; 5.274 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.647      ;
; 5.287 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]             ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.634      ;
; 5.364 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.556      ;
; 5.384 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.530      ;
; 5.389 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.525      ;
; 5.421 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[4]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.500      ;
; 5.426 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.191     ; 2.384      ;
; 5.426 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.191     ; 2.384      ;
; 5.430 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.490      ;
; 5.458 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI   ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.114     ; 1.843      ;
; 5.469 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.452      ;
; 5.491 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.430      ;
; 5.626 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.293      ;
; 5.626 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.293      ;
; 5.626 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.293      ;
; 5.626 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.293      ;
; 5.642 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.278      ;
; 5.659 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.262      ;
; 5.683 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.231      ;
; 5.711 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.203      ;
; 5.723 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.198      ;
; 5.725 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 2.185      ;
; 5.727 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 2.183      ;
; 5.728 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 2.182      ;
; 5.728 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 2.182      ;
; 5.735 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.179      ;
; 5.739 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]             ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.182      ;
; 5.754 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 2.156      ;
; 5.759 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.162      ;
; 5.760 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.092     ; 2.149      ;
; 5.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 2.046      ;
; 5.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 2.046      ;
; 5.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 2.046      ;
; 5.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 2.046      ;
; 5.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 2.046      ;
; 5.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 2.046      ;
; 5.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 2.046      ;
; 5.781 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.133      ;
; 5.785 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.092     ; 2.124      ;
; 5.786 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.092     ; 2.123      ;
; 5.786 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.092     ; 2.123      ;
; 5.800 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.114      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.851 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.965      ;
; 5.858 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.080     ; 2.063      ;
; 5.888 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 2.026      ;
; 5.892 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.081     ; 2.028      ;
; 5.922 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                                                         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.185     ; 1.894      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 5.828  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.175     ; 1.998      ;
; 5.897  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.175     ; 1.929      ;
; 6.294  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.178     ; 1.529      ;
; 6.299  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.178     ; 1.524      ;
; 6.319  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.177     ; 1.505      ;
; 6.511  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.177     ; 1.313      ;
; 6.529  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[8]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.177     ; 1.295      ;
; 6.532  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.177     ; 1.292      ;
; 6.542  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.177     ; 1.282      ;
; 6.558  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.177     ; 1.266      ;
; 35.069 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.503      ;
; 35.069 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.503      ;
; 35.069 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.503      ;
; 35.170 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.402      ;
; 35.170 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.402      ;
; 35.170 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.402      ;
; 35.271 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.301      ;
; 35.271 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.301      ;
; 35.271 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.301      ;
; 35.278 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.294      ;
; 35.278 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.294      ;
; 35.278 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.294      ;
; 35.497 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.075      ;
; 35.497 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.075      ;
; 35.497 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 4.075      ;
; 35.619 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.953      ;
; 35.619 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.953      ;
; 35.619 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.953      ;
; 35.742 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.830      ;
; 35.742 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.830      ;
; 35.742 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.830      ;
; 35.743 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 4.178      ;
; 35.743 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 4.178      ;
; 35.743 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 4.178      ;
; 35.954 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.965      ;
; 35.962 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.957      ;
; 35.965 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.954      ;
; 35.972 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.600      ;
; 35.973 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.946      ;
; 35.974 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.946      ;
; 35.981 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.939      ;
; 35.982 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.938      ;
; 35.989 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.931      ;
; 36.073 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.499      ;
; 36.083 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.489      ;
; 36.083 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.489      ;
; 36.083 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.489      ;
; 36.135 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.437      ;
; 36.135 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.437      ;
; 36.135 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.437      ;
; 36.154 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.418      ;
; 36.154 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.418      ;
; 36.154 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.418      ;
; 36.169 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.751      ;
; 36.177 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.743      ;
; 36.181 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.391      ;
; 36.216 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.356      ;
; 36.279 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.640      ;
; 36.287 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.632      ;
; 36.289 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.631      ;
; 36.289 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.631      ;
; 36.289 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.631      ;
; 36.310 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.611      ;
; 36.310 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.611      ;
; 36.310 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.611      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.121     ; 3.476      ;
; 36.354 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.566      ;
; 36.362 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.558      ;
; 36.373 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.548      ;
; 36.373 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.548      ;
; 36.373 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.548      ;
; 36.423 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.497      ;
; 36.431 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.489      ;
; 36.442 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.479      ;
; 36.442 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.479      ;
; 36.442 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.080     ; 3.479      ;
; 36.442 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.130      ;
; 36.455 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.464      ;
; 36.463 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.456      ;
; 36.522 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.429     ; 3.050      ;
; 36.534 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.386      ;
; 36.542 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.378      ;
; 36.544 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.375      ;
; 36.552 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.367      ;
; 36.553 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.367      ;
; 36.561 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.359      ;
; 36.609 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.310      ;
; 36.617 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.082     ; 3.302      ;
; 36.632 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.288      ;
; 36.632 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.288      ;
; 36.632 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.081     ; 3.288      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.439 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.177      ;
; 0.453 ; serdes_logic:serdes_inst|state.R_READY                                                                                        ; serdes_logic:serdes_inst|state.R_READY                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serdes_logic:serdes_inst|state.R_ERROR                                                                                        ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                        ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.462 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.200      ;
; 0.465 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a     ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[0]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.483 ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.776      ;
; 0.495 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.233      ;
; 0.500 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.510 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.526 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|rx_data_align                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.821      ;
; 0.645 ; serdes_logic:serdes_inst|state.R_ERROR                                                                                        ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.649 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.713 ; serdes_logic:serdes_inst|tx_data[9]                                                                                           ; serdes_logic:serdes_inst|tx_data[9]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.005      ;
; 0.737 ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.748 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                     ; serdes_logic:serdes_inst|state.R_READY                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.751 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.489      ;
; 0.756 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.052      ;
; 0.761 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|tx_data[6]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|tx_data[8]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; serdes_logic:serdes_inst|state.R_IDLE                                                                                         ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; serdes_logic:serdes_inst|tx_data[7]                                                                                           ; serdes_logic:serdes_inst|tx_data[7]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                        ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.061      ;
; 0.770 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.508      ;
; 0.773 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|tx_data[4]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|tx_data[5]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.784 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[1]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.076      ;
; 0.784 ; serdes_logic:serdes_inst|tx_data[1]                                                                                           ; serdes_logic:serdes_inst|tx_data[1]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.076      ;
; 0.784 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.185      ; 1.201      ;
; 0.784 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.077      ;
; 0.792 ; serdes_logic:serdes_inst|tx_data[3]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.530      ;
; 0.793 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.085      ;
; 0.806 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.478      ; 1.538      ;
; 0.806 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_address_reg0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.477      ; 1.537      ;
; 0.807 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.185      ; 1.224      ;
; 0.810 ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                     ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.103      ;
; 0.823 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[8]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.185      ; 1.240      ;
; 0.825 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.185      ; 1.242      ;
; 0.849 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.185      ; 1.266      ;
; 0.938 ; serdes_logic:serdes_inst|rx_data_align                                                                                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.230      ;
; 0.953 ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.246      ;
; 0.956 ; serdes_logic:serdes_inst|tx_data[3]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.248      ;
; 0.999 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.292      ;
; 1.010 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.185      ; 1.427      ;
; 1.014 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|lvds_tx_in[6]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.084      ; 1.310      ;
; 1.023 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.184      ; 1.439      ;
; 1.023 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.084      ; 1.319      ;
; 1.027 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.184      ; 1.443      ;
; 1.039 ; serdes_logic:serdes_inst|tx_data[9]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.777      ;
; 1.091 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.484      ; 1.829      ;
; 1.092 ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.385      ;
; 1.101 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.395      ;
; 1.110 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.404      ;
; 1.112 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]       ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.405      ;
; 1.118 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|tx_data[9]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; serdes_logic:serdes_inst|tx_data[1]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|tx_data[7]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; serdes_logic:serdes_inst|tx_data[7]                                                                                           ; serdes_logic:serdes_inst|tx_data[8]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|tx_data[6]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.420      ;
; 1.136 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|tx_data[5]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.500 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.526 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.530 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.542 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.625 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.177      ; 1.034      ;
; 0.690 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.982      ;
; 0.698 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.703 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.706 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.708 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.723 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.726 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.809 ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.176      ; 1.217      ;
; 0.832 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[4]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.124      ;
; 0.836 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.176      ; 1.244      ;
; 0.842 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.177      ; 1.251      ;
; 0.844 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.136      ;
; 0.889 ; serdes_logic:serdes_inst|lvds_tx_in[6]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.177      ; 1.298      ;
; 0.897 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.177      ; 1.306      ;
; 0.900 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.177      ; 1.309      ;
; 0.902 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.194      ;
; 0.906 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.199      ;
; 0.946 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.238      ;
; 0.957 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.958 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.959 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.252      ;
; 1.022 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.314      ;
; 1.028 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.087      ; 1.327      ;
; 1.028 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.087      ; 1.327      ;
; 1.051 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.087      ; 1.350      ;
; 1.074 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.087      ; 1.373      ;
; 1.075 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.087      ; 1.374      ;
; 1.075 ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.176      ; 1.483      ;
; 1.097 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.098 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.176      ; 1.506      ;
; 1.118 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.120 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.413      ;
; 1.133 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.150 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.152 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.164 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.456      ;
; 1.180 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.473      ;
; 1.198 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.087      ; 1.497      ;
; 1.205 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.176      ; 1.613      ;
; 1.213 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.505      ;
; 1.217 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.510      ;
; 1.220 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.513      ;
; 1.221 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.514      ;
; 1.232 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.238 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.533      ;
; 1.282 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.577      ;
; 1.315 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.602      ;
; 1.319 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.171      ; 1.722      ;
; 1.326 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.619      ;
; 1.327 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.620      ;
; 1.327 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.620      ;
; 1.330 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.622      ;
; 1.332 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.625      ;
; 1.339 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.177      ; 1.748      ;
; 1.353 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.640      ;
; 1.367 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.660      ;
; 1.369 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
; 1.376 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.668      ;
; 1.377 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.670      ;
; 1.380 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.414 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.708      ;
; 1.418 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.711      ;
; 1.420 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.713      ;
; 1.475 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.767      ;
; 1.477 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.770      ;
; 1.478 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.765      ;
; 1.486 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.778      ;
; 1.516 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.803      ;
; 1.545 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.837      ;
; 1.577 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI     ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.023      ; 1.726      ;
; 1.591 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.878      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
; 37.765 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.273      ; 2.424      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
; 1.582 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.430      ; 2.223      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 25.816 ns




+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                     ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; 210.44 MHz ; 210.44 MHz      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;      ;
; 215.01 MHz ; 215.01 MHz      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.167 ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 5.940 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.401 ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.470 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                    ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 37.927 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                    ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1.440 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.519  ; 0.000         ;
; i_clk50MHz                                                                      ; 9.855  ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 19.677 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                      ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 3.167 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.000        ; -0.040     ; 0.795      ;
; 3.248 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 4.682      ;
; 3.311 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 4.619      ;
; 3.483 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 4.447      ;
; 3.540 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 4.390      ;
; 3.780 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 4.150      ;
; 4.269 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.166     ; 3.567      ;
; 4.341 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 3.589      ;
; 4.377 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.166     ; 3.459      ;
; 4.480 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.166     ; 3.356      ;
; 4.504 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 3.426      ;
; 4.570 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 3.360      ;
; 4.595 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 3.335      ;
; 4.728 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 3.202      ;
; 4.794 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 3.136      ;
; 4.941 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.166     ; 2.895      ;
; 4.948 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.982      ;
; 5.006 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.923      ;
; 5.020 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.910      ;
; 5.024 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.906      ;
; 5.045 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.884      ;
; 5.106 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.824      ;
; 5.106 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.824      ;
; 5.138 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.792      ;
; 5.172 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.758      ;
; 5.270 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.660      ;
; 5.271 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.659      ;
; 5.275 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.654      ;
; 5.278 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.652      ;
; 5.292 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.637      ;
; 5.330 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.599      ;
; 5.331 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.598      ;
; 5.342 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.588      ;
; 5.343 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.587      ;
; 5.412 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.518      ;
; 5.428 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.502      ;
; 5.429 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.501      ;
; 5.429 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.500      ;
; 5.429 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.500      ;
; 5.429 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.500      ;
; 5.429 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.500      ;
; 5.432 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]             ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.498      ;
; 5.434 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.495      ;
; 5.488 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.441      ;
; 5.494 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.436      ;
; 5.495 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.435      ;
; 5.521 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.408      ;
; 5.536 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[4]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.394      ;
; 5.573 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.166     ; 2.263      ;
; 5.573 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.166     ; 2.263      ;
; 5.579 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 2.347      ;
; 5.585 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 2.341      ;
; 5.624 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.306      ;
; 5.626 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI   ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.104     ; 1.737      ;
; 5.629 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.301      ;
; 5.695 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.235      ;
; 5.717 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.213      ;
; 5.787 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.142      ;
; 5.787 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.142      ;
; 5.787 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.142      ;
; 5.787 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 2.142      ;
; 5.812 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.118      ;
; 5.821 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.109      ;
; 5.839 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 2.087      ;
; 5.856 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.074      ;
; 5.858 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 2.068      ;
; 5.873 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 2.057      ;
; 5.878 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 2.048      ;
; 5.890 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.030      ;
; 5.899 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.021      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.940      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.940      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.020      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.940      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.940      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.940      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.940      ;
; 5.900 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.940      ;
; 5.901 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.019      ;
; 5.902 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.018      ;
; 5.908 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.012      ;
; 5.909 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.011      ;
; 5.910 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 2.010      ;
; 5.921 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.082     ; 1.999      ;
; 5.938 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 1.988      ;
; 5.943 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]             ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.072     ; 1.987      ;
; 5.955 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 1.971      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 5.980 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.860      ;
; 6.019 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.076     ; 1.907      ;
; 6.034 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                                                         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.162     ; 1.806      ;
; 6.059 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO   ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.104     ; 1.713      ;
; 6.068 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.073     ; 1.861      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 5.940  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.154     ; 1.908      ;
; 6.008  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.154     ; 1.840      ;
; 6.401  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.157     ; 1.444      ;
; 6.405  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.157     ; 1.440      ;
; 6.420  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.156     ; 1.426      ;
; 6.618  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.157     ; 1.227      ;
; 6.638  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.157     ; 1.207      ;
; 6.639  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[8]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.157     ; 1.206      ;
; 6.665  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.157     ; 1.180      ;
; 6.685  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.156     ; 1.161      ;
; 35.349 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.273      ;
; 35.349 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.273      ;
; 35.349 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.273      ;
; 35.457 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.165      ;
; 35.457 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.165      ;
; 35.457 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.165      ;
; 35.555 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.067      ;
; 35.555 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.067      ;
; 35.555 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.067      ;
; 35.620 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.002      ;
; 35.620 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.002      ;
; 35.620 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 4.002      ;
; 35.849 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.773      ;
; 35.849 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.773      ;
; 35.849 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.773      ;
; 35.868 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.754      ;
; 35.868 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.754      ;
; 35.868 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.754      ;
; 36.001 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.929      ;
; 36.001 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.929      ;
; 36.001 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.929      ;
; 36.026 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.596      ;
; 36.026 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.596      ;
; 36.026 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.596      ;
; 36.154 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.775      ;
; 36.168 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.761      ;
; 36.171 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.758      ;
; 36.182 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.440      ;
; 36.185 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.744      ;
; 36.197 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.733      ;
; 36.208 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.722      ;
; 36.211 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.719      ;
; 36.222 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.708      ;
; 36.290 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.332      ;
; 36.338 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.592      ;
; 36.352 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.578      ;
; 36.372 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.250      ;
; 36.372 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.250      ;
; 36.372 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.250      ;
; 36.388 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.234      ;
; 36.390 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.232      ;
; 36.390 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.232      ;
; 36.390 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.232      ;
; 36.420 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.509      ;
; 36.427 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1                    ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.195      ;
; 36.427 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1                    ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.195      ;
; 36.427 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1                    ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.195      ;
; 36.434 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.495      ;
; 36.453 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 3.169      ;
; 36.521 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.408      ;
; 36.521 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.408      ;
; 36.521 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.408      ;
; 36.528 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.402      ;
; 36.528 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.402      ;
; 36.528 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.402      ;
; 36.535 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.395      ;
; 36.549 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.381      ;
; 36.582 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.348      ;
; 36.582 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.348      ;
; 36.582 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.348      ;
; 36.601 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.329      ;
; 36.615 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.315      ;
; 36.648 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.282      ;
; 36.648 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.282      ;
; 36.648 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.282      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.659 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.108     ; 3.157      ;
; 36.681 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.248      ;
; 36.695 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.234      ;
; 36.697 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.232      ;
; 36.701 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 2.921      ;
; 36.711 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.218      ;
; 36.717 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4                    ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.380     ; 2.905      ;
; 36.744 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                               ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.186      ;
; 36.748 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.181      ;
; 36.755 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|state.R_READY                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.175      ;
; 36.758 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                               ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.172      ;
; 36.762 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.167      ;
; 36.769 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_logic:serdes_inst|state.R_ERROR                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.161      ;
; 36.834 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.072     ; 3.096      ;
; 36.843 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.086      ;
; 36.843 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.073     ; 3.086      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                        ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; serdes_logic:serdes_inst|state.R_ERROR                                                                                        ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serdes_logic:serdes_inst|state.R_READY                                                                                        ; serdes_logic:serdes_inst|state.R_READY                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[0]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a     ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.079      ;
; 0.441 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.100      ;
; 0.448 ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.715      ;
; 0.465 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.124      ;
; 0.466 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.733      ;
; 0.472 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.496 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|rx_data_align                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.763      ;
; 0.497 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.764      ;
; 0.601 ; serdes_logic:serdes_inst|state.R_ERROR                                                                                        ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.607 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.641 ; serdes_logic:serdes_inst|tx_data[9]                                                                                           ; serdes_logic:serdes_inst|tx_data[9]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.908      ;
; 0.669 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.937      ;
; 0.681 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.949      ;
; 0.685 ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.953      ;
; 0.688 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.691 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.697 ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                     ; serdes_logic:serdes_inst|state.R_READY                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.968      ;
; 0.706 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|tx_data[6]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|tx_data[8]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; serdes_logic:serdes_inst|tx_data[7]                                                                                           ; serdes_logic:serdes_inst|tx_data[7]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.375      ;
; 0.718 ; serdes_logic:serdes_inst|state.R_IDLE                                                                                         ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|tx_data[4]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                        ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|tx_data[5]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.725 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.992      ;
; 0.725 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.384      ;
; 0.731 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.999      ;
; 0.731 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[1]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; serdes_logic:serdes_inst|tx_data[1]                                                                                           ; serdes_logic:serdes_inst|tx_data[1]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.738 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.422      ; 1.390      ;
; 0.738 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_address_reg0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.422      ; 1.390      ;
; 0.739 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.006      ;
; 0.741 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.162      ; 1.118      ;
; 0.752 ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                     ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.019      ;
; 0.757 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.162      ; 1.134      ;
; 0.762 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.162      ; 1.139      ;
; 0.765 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[8]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.162      ; 1.142      ;
; 0.776 ; serdes_logic:serdes_inst|tx_data[3]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.435      ;
; 0.781 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.162      ; 1.158      ;
; 0.848 ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.115      ;
; 0.864 ; serdes_logic:serdes_inst|rx_data_align                                                                                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.071      ; 1.130      ;
; 0.865 ; serdes_logic:serdes_inst|tx_data[3]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.132      ;
; 0.886 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.154      ;
; 0.906 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|lvds_tx_in[6]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.178      ;
; 0.913 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.162      ; 1.290      ;
; 0.915 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.187      ;
; 0.928 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.161      ; 1.304      ;
; 0.933 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.161      ; 1.309      ;
; 0.993 ; serdes_logic:serdes_inst|tx_data[9]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.652      ;
; 1.007 ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.276      ;
; 1.022 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]       ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.290      ;
; 1.025 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.293      ;
; 1.029 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|tx_data[9]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|tx_data[7]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; serdes_logic:serdes_inst|tx_data[1]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.429      ; 1.688      ;
; 1.030 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.033 ; serdes_logic:serdes_inst|tx_data[7]                                                                                           ; serdes_logic:serdes_inst|tx_data[8]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.301      ;
; 1.040 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|tx_data[5]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|tx_data[6]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.046 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.313      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.470 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 0.739      ;
; 0.477 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.480 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.491 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.493 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.509 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.777      ;
; 0.587 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 0.958      ;
; 0.614 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.881      ;
; 0.646 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.654 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.667 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.669 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.738 ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.109      ;
; 0.742 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[4]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.009      ;
; 0.777 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.148      ;
; 0.778 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.045      ;
; 0.783 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.154      ;
; 0.787 ; serdes_logic:serdes_inst|lvds_tx_in[6]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.158      ;
; 0.804 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.175      ;
; 0.807 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.178      ;
; 0.845 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.112      ;
; 0.849 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.116      ;
; 0.872 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.873 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.873 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.875 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.915 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.186      ;
; 0.915 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.186      ;
; 0.917 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.184      ;
; 0.939 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.210      ;
; 0.960 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.231      ;
; 0.961 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.232      ;
; 0.964 ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.335      ;
; 0.985 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.356      ;
; 1.022 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.289      ;
; 1.023 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.051 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.052 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.054 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.059 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.061 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.069 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.440      ;
; 1.086 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.353      ;
; 1.089 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.360      ;
; 1.094 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.361      ;
; 1.098 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.365      ;
; 1.101 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.371      ;
; 1.121 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.124 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.392      ;
; 1.125 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.393      ;
; 1.146 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.416      ;
; 1.167 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.431      ;
; 1.173 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.541      ;
; 1.188 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.455      ;
; 1.197 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.156      ; 1.568      ;
; 1.217 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.485      ;
; 1.219 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.483      ;
; 1.219 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.486      ;
; 1.226 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.493      ;
; 1.238 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.506      ;
; 1.238 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.506      ;
; 1.238 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.506      ;
; 1.255 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.522      ;
; 1.264 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.531      ;
; 1.266 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.534      ;
; 1.267 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.535      ;
; 1.268 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.536      ;
; 1.319 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.583      ;
; 1.320 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.587      ;
; 1.321 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.588      ;
; 1.322 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.589      ;
; 1.323 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.590      ;
; 1.324 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.591      ;
; 1.372 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.636      ;
; 1.413 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.677      ;
; 1.429 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.693      ;
; 1.433 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.700      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
; 37.927 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.238      ; 2.235      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
; 1.440 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.380      ; 2.010      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 26.264 ns




+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                      ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.542 ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 7.045 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.154 ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.192 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                    ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 39.036 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                    ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.677 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.731  ; 0.000         ;
; i_clk50MHz                                                                      ; 9.423  ; 0.000         ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 19.707 ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                      ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 3.542 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.000        ; -0.073     ; 0.372      ;
; 5.848 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 2.103      ;
; 5.873 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 2.078      ;
; 5.895 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 2.056      ;
; 5.972 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.979      ;
; 6.071 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.880      ;
; 6.189 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 1.707      ;
; 6.238 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 1.658      ;
; 6.265 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 1.631      ;
; 6.335 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.616      ;
; 6.365 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.586      ;
; 6.439 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.512      ;
; 6.452 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.499      ;
; 6.534 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.417      ;
; 6.535 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.415      ;
; 6.544 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 1.352      ;
; 6.558 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.393      ;
; 6.573 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.377      ;
; 6.611 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.340      ;
; 6.616 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.335      ;
; 6.619 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.331      ;
; 6.646 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.305      ;
; 6.653 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.297      ;
; 6.660 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.290      ;
; 6.661 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.289      ;
; 6.676 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.275      ;
; 6.682 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.269      ;
; 6.698 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.252      ;
; 6.699 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.251      ;
; 6.734 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.217      ;
; 6.739 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.212      ;
; 6.741 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.210      ;
; 6.743 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.208      ;
; 6.744 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.206      ;
; 6.745 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.205      ;
; 6.754 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.196      ;
; 6.766 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.185      ;
; 6.770 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.181      ;
; 6.778 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.172      ;
; 6.779 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.171      ;
; 6.782 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.169      ;
; 6.785 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 1.164      ;
; 6.785 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 1.164      ;
; 6.785 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 1.164      ;
; 6.785 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 1.164      ;
; 6.795 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.156      ;
; 6.809 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.138      ;
; 6.817 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.130      ;
; 6.819 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 1.077      ;
; 6.819 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.091     ; 1.077      ;
; 6.845 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]             ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.106      ;
; 6.861 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.090      ;
; 6.864 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.086      ;
; 6.890 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI   ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.058     ; 0.801      ;
; 6.891 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.060      ;
; 6.892 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[4]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 1.059      ;
; 6.898 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 1.052      ;
; 6.925 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.022      ;
; 6.927 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.020      ;
; 6.928 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.019      ;
; 6.928 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.019      ;
; 6.939 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.008      ;
; 6.942 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 1.005      ;
; 6.952 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.995      ;
; 6.953 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.994      ;
; 6.954 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.993      ;
; 6.962 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 0.989      ;
; 6.972 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.975      ;
; 6.974 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 0.975      ;
; 6.974 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 0.975      ;
; 6.974 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 0.975      ;
; 6.974 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.038     ; 0.975      ;
; 6.982 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.965      ;
; 6.989 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.037     ; 0.961      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.953      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.905      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.905      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.905      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.905      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.905      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.905      ;
; 6.994 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.905      ;
; 7.000 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.947      ;
; 7.005 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 0.946      ;
; 7.006 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.941      ;
; 7.011 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]             ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 0.940      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.031 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.088     ; 0.868      ;
; 7.060 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 0.891      ;
; 7.060 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 0.891      ;
; 7.070 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                                                         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.087     ; 0.830      ;
; 7.074 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                        ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.040     ; 0.873      ;
; 7.076 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.000        ; -0.036     ; 0.875      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 7.045  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.082     ; 0.860      ;
; 7.059  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.082     ; 0.846      ;
; 7.268  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.635      ;
; 7.271  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.632      ;
; 7.277  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.626      ;
; 7.358  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.545      ;
; 7.364  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[8] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.539      ;
; 7.366  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.537      ;
; 7.373  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.530      ;
; 7.377  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]     ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.000        ; -0.084     ; 0.526      ;
; 37.865 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.920      ;
; 37.865 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.920      ;
; 37.865 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.920      ;
; 37.887 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.898      ;
; 37.887 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.898      ;
; 37.887 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.898      ;
; 37.930 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.855      ;
; 37.930 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.855      ;
; 37.930 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.855      ;
; 37.975 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.810      ;
; 37.975 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.810      ;
; 37.975 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.810      ;
; 38.062 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.723      ;
; 38.062 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.723      ;
; 38.062 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.723      ;
; 38.099 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.686      ;
; 38.099 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.686      ;
; 38.099 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.686      ;
; 38.149 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.636      ;
; 38.149 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.636      ;
; 38.149 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.636      ;
; 38.152 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]           ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.799      ;
; 38.152 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]           ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.799      ;
; 38.152 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]           ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.799      ;
; 38.254 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.531      ;
; 38.276 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.509      ;
; 38.285 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.665      ;
; 38.288 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.662      ;
; 38.291 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.659      ;
; 38.294 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.656      ;
; 38.296 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.655      ;
; 38.302 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.649      ;
; 38.305 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.646      ;
; 38.311 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.640      ;
; 38.319 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.466      ;
; 38.326 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.459      ;
; 38.326 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.459      ;
; 38.326 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.459      ;
; 38.337 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.448      ;
; 38.337 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.448      ;
; 38.337 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.448      ;
; 38.339 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.446      ;
; 38.339 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.446      ;
; 38.339 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.446      ;
; 38.364 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.421      ;
; 38.371 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.580      ;
; 38.377 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.574      ;
; 38.385 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]           ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.565      ;
; 38.385 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]           ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.565      ;
; 38.385 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]           ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.565      ;
; 38.413 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]           ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.538      ;
; 38.413 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]           ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.538      ;
; 38.413 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]           ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.538      ;
; 38.416 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]           ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.534      ;
; 38.422 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]           ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.528      ;
; 38.451 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.334      ;
; 38.454 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]           ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.497      ;
; 38.460 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]           ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.491      ;
; 38.466 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]           ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.485      ;
; 38.466 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]           ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.485      ;
; 38.466 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]           ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.485      ;
; 38.467 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]           ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.484      ;
; 38.473 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]           ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.478      ;
; 38.480 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]           ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.471      ;
; 38.480 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]           ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.471      ;
; 38.480 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]           ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.471      ;
; 38.488 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.297      ;
; 38.501 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.449      ;
; 38.504 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.447      ;
; 38.507 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.443      ;
; 38.510 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.441      ;
; 38.524 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]           ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.426      ;
; 38.525 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]           ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.425      ;
; 38.525 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]           ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.426      ;
; 38.530 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]           ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.420      ;
; 38.531 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]           ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.419      ;
; 38.531 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]           ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.420      ;
; 38.532 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]           ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.418      ;
; 38.532 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]           ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.418      ;
; 38.532 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]           ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.418      ;
; 38.538 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.202     ; 1.247      ;
; 38.541 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]           ; serdes_logic:serdes_inst|test_error_counter[0]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.036     ; 1.410      ;
; 38.582 ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.368      ;
; 38.588 ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.362      ;
; 38.594 ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                            ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.356      ;
; 38.600 ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                            ; serdes_logic:serdes_inst|state.R_ERROR                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.350      ;
; 38.620 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]           ; serdes_logic:serdes_inst|test_error_counter[2]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.330      ;
; 38.620 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]           ; serdes_logic:serdes_inst|test_error_counter[3]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.330      ;
; 38.620 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]           ; serdes_logic:serdes_inst|test_error_counter[1]                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.330      ;
; 38.627 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3]           ; serdes_logic:serdes_inst|state.R_READY                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; -0.037     ; 1.323      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.154 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.482      ;
; 0.170 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.498      ;
; 0.174 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.502      ;
; 0.186 ; serdes_logic:serdes_inst|state.R_READY                                                                                        ; serdes_logic:serdes_inst|state.R_READY                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serdes_logic:serdes_inst|state.R_ERROR                                                                                        ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                        ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a     ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[0]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|rx_data_align                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.328      ;
; 0.252 ; serdes_logic:serdes_inst|state.R_ERROR                                                                                        ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.257 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.268 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.087      ; 0.459      ;
; 0.275 ; serdes_logic:serdes_inst|tx_data[9]                                                                                           ; serdes_logic:serdes_inst|tx_data[9]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.087      ; 0.467      ;
; 0.278 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.087      ; 0.469      ;
; 0.279 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[8]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.087      ; 0.470      ;
; 0.281 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.402      ;
; 0.288 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.087      ; 0.479      ;
; 0.290 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.412      ;
; 0.293 ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                     ; serdes_logic:serdes_inst|state.R_READY                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; serdes_logic:serdes_inst|r_wait_cnt[0]                                                                                        ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; serdes_logic:serdes_inst|tx_test_state.TX_TEST_PROCEED                                                                        ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; serdes_logic:serdes_inst|state.R_PULSE                                                                                        ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|tx_data[6]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|tx_data[8]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.634      ;
; 0.307 ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                   ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; serdes_logic:serdes_inst|state.R_IDLE                                                                                         ; serdes_logic:serdes_inst|state.R_PULSE                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.635      ;
; 0.308 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[1]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; serdes_logic:serdes_inst|tx_data[7]                                                                                           ; serdes_logic:serdes_inst|tx_data[7]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; serdes_logic:serdes_inst|state.R_WAIT                                                                                         ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                                            ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; serdes_logic:serdes_inst|tx_data[3]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.637      ;
; 0.311 ; serdes_logic:serdes_inst|r_wait_cnt[2]                                                                                        ; serdes_logic:serdes_inst|state.R_WAIT                                                                                                                ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; serdes_logic:serdes_inst|tx_data[4]                                                                                           ; serdes_logic:serdes_inst|tx_data[4]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~portb_address_reg0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.640      ;
; 0.312 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[1]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; serdes_logic:serdes_inst|tx_data[1]                                                                                           ; serdes_logic:serdes_inst|tx_data[1]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|tx_data[5]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_address_reg0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.222      ; 0.639      ;
; 0.318 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.327 ; serdes_logic:serdes_inst|state.R_COMPAIRE                                                                                     ; serdes_logic:serdes_inst|state.R_ERROR                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.448      ;
; 0.347 ; serdes_logic:serdes_inst|rx_data_align                                                                                        ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.467      ;
; 0.362 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.087      ; 0.553      ;
; 0.368 ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[1]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.489      ;
; 0.371 ; serdes_logic:serdes_inst|tx_data[3]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.086      ; 0.562      ;
; 0.373 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.086      ; 0.563      ;
; 0.390 ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.511      ;
; 0.417 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|lvds_tx_in[6]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.039      ; 0.540      ;
; 0.421 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.039      ; 0.544      ;
; 0.442 ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[0]    ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3|counter_reg_bit[1]                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[9]       ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.452 ; serdes_logic:serdes_inst|tx_data[9]                                                                                           ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.224      ; 0.780      ;
; 0.453 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[8]       ; serdes_logic:serdes_inst|test_error_counter[0]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[4]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; serdes_logic:serdes_inst|tx_data[8]                                                                                           ; serdes_logic:serdes_inst|tx_data[9]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; serdes_logic:serdes_inst|tx_data[1]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[2]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; serdes_logic:serdes_inst|tx_data[6]                                                                                           ; serdes_logic:serdes_inst|tx_data[7]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; serdes_logic:serdes_inst|tx_data[2]                                                                                           ; serdes_logic:serdes_inst|tx_data[3]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[5]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; serdes_logic:serdes_inst|tx_data[7]                                                                                           ; serdes_logic:serdes_inst|tx_data[8]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; serdes_logic:serdes_inst|r_error_counter[0]                                                                                   ; serdes_logic:serdes_inst|r_error_counter[3]                                                                                                          ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; serdes_logic:serdes_inst|tx_data[5]                                                                                           ; serdes_logic:serdes_inst|tx_data[6]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.465 ; serdes_logic:serdes_inst|tx_data[0]                                                                                           ; serdes_logic:serdes_inst|tx_data[2]                                                                                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[6]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[2]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; serdes_logic:serdes_inst|succes_i                                                                                             ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                               ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; serdes_logic:serdes_inst|test_error_counter[1]                                                                                ; serdes_logic:serdes_inst|test_error_counter[3]                                                                                                       ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.192 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0] ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.205 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[4]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.215 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.227 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                                              ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0                                                    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 0.415      ;
; 0.260 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.266 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe6a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe8a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]    ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.278 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[4]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.286 ; serdes_logic:serdes_inst|lvds_tx_in[8]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.473      ;
; 0.303 ; serdes_logic:serdes_inst|lvds_tx_in[4]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.490      ;
; 0.304 ; serdes_logic:serdes_inst|lvds_tx_in[0]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[4]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.491      ;
; 0.319 ; serdes_logic:serdes_inst|lvds_tx_in[6]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.506      ;
; 0.320 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[2]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; serdes_logic:serdes_inst|lvds_tx_in[2]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.508      ;
; 0.322 ; serdes_logic:serdes_inst|lvds_tx_in[1]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.509      ;
; 0.336 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.338 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[4]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.348 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]             ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.404 ; serdes_logic:serdes_inst|lvds_tx_in[9]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[0]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.591      ;
; 0.404 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]           ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.524      ;
; 0.407 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.528      ;
; 0.408 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.529      ;
; 0.409 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.530      ;
; 0.410 ; serdes_logic:serdes_inst|lvds_tx_in[3]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.419 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.543      ;
; 0.419 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.543      ;
; 0.427 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.551      ;
; 0.432 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.438 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.562      ;
; 0.438 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe4a[2]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.562      ;
; 0.440 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.442 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                              ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.444 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.451 ; serdes_logic:serdes_inst|lvds_tx_in[5]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[2]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.638      ;
; 0.471 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe5a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.595      ;
; 0.472 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.485 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.487 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.608      ;
; 0.493 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.613      ;
; 0.502 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[4]    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[3]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.626      ;
; 0.505 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.510 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.632      ;
; 0.518 ; serdes_logic:serdes_inst|lvds_tx_in[7]                                                                                                                                       ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 0.705      ;
; 0.522 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.706      ;
; 0.524 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.535 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.557 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.677      ;
; 0.558 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[0]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.033      ; 0.675      ;
; 0.561 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.681      ;
; 0.563 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.684      ;
; 0.569 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[2]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.689      ;
; 0.569 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[2]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.033      ; 0.686      ;
; 0.570 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[0]         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|counter_reg_bit[1]           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.690      ;
; 0.571 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.579 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.583 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.593 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                         ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13|shift_reg[1]      ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.717      ;
; 0.602 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.723      ;
; 0.604 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                            ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.617 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.033      ; 0.734      ;
; 0.624 ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]  ; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0]                                                  ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.745      ;
; 0.628 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe3a[1]                                                      ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe11                                                           ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.033      ; 0.745      ;
; 0.637 ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|sync_dffe1a                                                    ; serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|dffe7a[1]                                                        ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 0.825      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
; 39.036 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40.000       ; 0.123      ; 1.042      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                           ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a6 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a1 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a3 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a7 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a4 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a5 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a0 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a2 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a8 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
; 0.677 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|dffe4 ; serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ram_block5a9 ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.202      ; 0.969      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 29.361 ns




+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                         ;
+----------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                 ; 2.990 ; 0.154 ; 37.765   ; 0.677   ; 3.519               ;
;  i_clk50MHz                                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.990 ; 0.192 ; N/A      ; N/A     ; 3.519               ;
;  serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 5.828 ; 0.154 ; 37.765   ; 0.677   ; 19.670              ;
; Design-wide TNS                                                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  i_clk50MHz                                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_csn0        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_clk         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_clkn        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_resetn      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_csn1        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_lvds_tx     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_dq[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_rwds       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_rx[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_rx[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_clk_lvds              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_dq[0]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_dq[1]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_dq[2]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_dq[3]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_dq[4]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_dq[5]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_dq[6]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_dq[7]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; io_rwds                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_lvds_rx               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_rstn                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_clk50MHz              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_csn0        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_clkn        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_resetn      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_csn1        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_tx[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_tx[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; o_lvds_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; io_dq[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; io_rwds       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_csn0        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_clkn        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_resetn      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_csn1        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_tx[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_tx[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; o_lvds_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; io_dq[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_dq[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; io_rwds       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_csn0        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_clkn        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_resetn      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_csn1        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_tx[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_tx[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_lvds_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; io_dq[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_dq[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_dq[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_dq[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_dq[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_dq[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_dq[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_dq[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; io_rwds       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 206      ; 1        ; 0        ; 1        ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 50       ; 0        ; 0        ; 0        ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 10       ; 0        ; 0        ; 0        ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 296      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 206      ; 1        ; 0        ; 1        ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 50       ; 0        ; 0        ; 0        ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 10       ; 0        ; 0        ; 0        ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 296      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 47    ; 47   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                          ; Clock                                                                           ; Type      ; Status      ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------+-------------+
; i_clk50MHz                                                                      ; i_clk50MHz                                                                      ; Base      ; Constrained ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; Constrained ;
; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_lvds_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rstn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_led[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_lvds_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_lvds_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rstn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_led[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_led[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_lvds_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
    Info: Processing started: Fri Jan 19 17:13:31 2024
Info: Command: quartus_sta Cyclone_10_generator -c Cyclone_10_generator
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 34 assignments for entity "sld_signaltap" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "stp" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Cyclone_10_generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk50MHz i_clk50MHz
    Info (332110): create_generated_clock -source {serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name {serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]} {serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]}
    Info (332110): create_generated_clock -source {serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -phase -18.00 -duty_cycle 50.00 -name {serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]} {serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.990
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.990               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     5.828               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.439               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.500               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
Info (332146): Worst-case recovery slack is 37.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.765               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case removal slack is 1.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.582               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.519               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.858               0.000 i_clk50MHz 
    Info (332119):    19.670               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 25.816 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.167               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     5.940               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.470               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
Info (332146): Worst-case recovery slack is 37.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.927               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case removal slack is 1.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.440               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.519               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.855               0.000 i_clk50MHz 
    Info (332119):    19.677               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 26.264 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.542               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     7.045               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.192               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
Info (332146): Worst-case recovery slack is 39.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    39.036               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case removal slack is 0.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.677               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.731
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.731               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.423               0.000 i_clk50MHz 
    Info (332119):    19.707               0.000 serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 29.361 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Fri Jan 19 17:13:35 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


