{"sha": "1a5d226128b32bd7b3a3f574cdd89e2c404fec81", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWE1ZDIyNjEyOGIzMmJkN2IzYTNmNTc0Y2RkODllMmM0MDRmZWM4MQ==", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.vnet.ibm.com", "date": "2013-11-06T03:27:20Z"}, "committer": {"name": "William Schmidt", "email": "wschmidt@gcc.gnu.org", "date": "2013-11-06T03:27:20Z"}, "message": "altivec.md (vec_widen_umult_even_v16qi): Change define_insn to define_expand that uses even patterns for big endian and...\n\n2013-11-05  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n\n\t* config/rs6000/altivec.md (vec_widen_umult_even_v16qi): Change\n\tdefine_insn to define_expand that uses even patterns for big\n\tendian and odd patterns for little endian.\n\t(vec_widen_smult_even_v16qi): Likewise.\n\t(vec_widen_umult_even_v8hi): Likewise.\n\t(vec_widen_smult_even_v8hi): Likewise.\n\t(vec_widen_umult_odd_v16qi): Likewise.\n\t(vec_widen_smult_odd_v16qi): Likewise.\n\t(vec_widen_umult_odd_v8hi): Likewise.\n\t(vec_widen_smult_odd_v8hi): Likewise.\n\t(altivec_vmuleub): New define_insn.\n\t(altivec_vmuloub): Likewise.\n\t(altivec_vmulesb): Likewise.\n\t(altivec_vmulosb): Likewise.\n\t(altivec_vmuleuh): Likewise.\n\t(altivec_vmulouh): Likewise.\n\t(altivec_vmulesh): Likewise.\n\t(altivec_vmulosh): Likewise.\n\nFrom-SVN: r204439", "tree": {"sha": "29942dbf57dcf3e770b40094541c967d2ad21483", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/29942dbf57dcf3e770b40094541c967d2ad21483"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1a5d226128b32bd7b3a3f574cdd89e2c404fec81", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1a5d226128b32bd7b3a3f574cdd89e2c404fec81", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1a5d226128b32bd7b3a3f574cdd89e2c404fec81", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1a5d226128b32bd7b3a3f574cdd89e2c404fec81/comments", "author": {"login": "wschmidt-ibm", "id": 5520937, "node_id": "MDQ6VXNlcjU1MjA5Mzc=", "avatar_url": "https://avatars.githubusercontent.com/u/5520937?v=4", "gravatar_id": "", "url": "https://api.github.com/users/wschmidt-ibm", "html_url": "https://github.com/wschmidt-ibm", "followers_url": "https://api.github.com/users/wschmidt-ibm/followers", "following_url": "https://api.github.com/users/wschmidt-ibm/following{/other_user}", "gists_url": "https://api.github.com/users/wschmidt-ibm/gists{/gist_id}", "starred_url": "https://api.github.com/users/wschmidt-ibm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/wschmidt-ibm/subscriptions", "organizations_url": "https://api.github.com/users/wschmidt-ibm/orgs", "repos_url": "https://api.github.com/users/wschmidt-ibm/repos", "events_url": "https://api.github.com/users/wschmidt-ibm/events{/privacy}", "received_events_url": "https://api.github.com/users/wschmidt-ibm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "82f63633f221cef68dc1c33f27a0770d792c28df", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/82f63633f221cef68dc1c33f27a0770d792c28df", "html_url": "https://github.com/Rust-GCC/gccrs/commit/82f63633f221cef68dc1c33f27a0770d792c28df"}], "stats": {"total": 181, "additions": 153, "deletions": 28}, "files": [{"sha": "c464dfcc9a7fa792f414c50cc380613c4f5261ed", "filename": "gcc/ChangeLog", "status": "modified", "additions": 21, "deletions": 0, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1a5d226128b32bd7b3a3f574cdd89e2c404fec81/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1a5d226128b32bd7b3a3f574cdd89e2c404fec81/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1a5d226128b32bd7b3a3f574cdd89e2c404fec81", "patch": "@@ -1,3 +1,24 @@\n+2013-11-05  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n+\n+\t* config/rs6000/altivec.md (vec_widen_umult_even_v16qi): Change\n+\tdefine_insn to define_expand that uses even patterns for big\n+\tendian and odd patterns for little endian.\n+\t(vec_widen_smult_even_v16qi): Likewise.\n+\t(vec_widen_umult_even_v8hi): Likewise.\n+\t(vec_widen_smult_even_v8hi): Likewise.\n+\t(vec_widen_umult_odd_v16qi): Likewise.\n+\t(vec_widen_smult_odd_v16qi): Likewise.\n+\t(vec_widen_umult_odd_v8hi): Likewise.\n+\t(vec_widen_smult_odd_v8hi): Likewise.\n+\t(altivec_vmuleub): New define_insn.\n+\t(altivec_vmuloub): Likewise.\n+\t(altivec_vmulesb): Likewise.\n+\t(altivec_vmulosb): Likewise.\n+\t(altivec_vmuleuh): Likewise.\n+\t(altivec_vmulouh): Likewise.\n+\t(altivec_vmulesh): Likewise.\n+\t(altivec_vmulosh): Likewise.\n+\n 2013-11-05  Mike Stump  <mikestump@comcast.net>\n \n \t* Makefile.in (mostlyclean): Remove c-family objects."}, {"sha": "4c426cc2908eea44b79035634f9d618b64714e20", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 132, "deletions": 28, "changes": 160, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1a5d226128b32bd7b3a3f574cdd89e2c404fec81/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1a5d226128b32bd7b3a3f574cdd89e2c404fec81/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=1a5d226128b32bd7b3a3f574cdd89e2c404fec81", "patch": "@@ -972,7 +972,111 @@\n   \"vmrgow %0,%1,%2\"\n   [(set_attr \"type\" \"vecperm\")])\n \n-(define_insn \"vec_widen_umult_even_v16qi\"\n+(define_expand \"vec_widen_umult_even_v16qi\"\n+  [(use (match_operand:V8HI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmuleub (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmuloub (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_smult_even_v16qi\"\n+  [(use (match_operand:V8HI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmulesb (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulosb (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_umult_even_v8hi\"\n+  [(use (match_operand:V4SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmuleuh (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulouh (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_smult_even_v8hi\"\n+  [(use (match_operand:V4SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmulesh (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulosh (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_umult_odd_v16qi\"\n+  [(use (match_operand:V8HI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmuloub (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmuleub (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_smult_odd_v16qi\"\n+  [(use (match_operand:V8HI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V16QI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmulosb (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulesb (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_umult_odd_v8hi\"\n+  [(use (match_operand:V4SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmulouh (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmuleuh (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_expand \"vec_widen_smult_odd_v8hi\"\n+  [(use (match_operand:V4SI 0 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 1 \"register_operand\" \"\"))\n+   (use (match_operand:V8HI 2 \"register_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN)\n+    emit_insn (gen_altivec_vmulosh (operands[0], operands[1], operands[2]));\n+  else\n+    emit_insn (gen_altivec_vmulesh (operands[0], operands[1], operands[2]));\n+  DONE;\n+})\n+\n+(define_insn \"altivec_vmuleub\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")]\n@@ -981,43 +1085,25 @@\n   \"vmuleub %0,%1,%2\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n-(define_insn \"vec_widen_smult_even_v16qi\"\n+(define_insn \"altivec_vmuloub\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULESB))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulesb %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"vec_widen_umult_even_v8hi\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULEUH))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmuleuh %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"vec_widen_smult_even_v8hi\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULESH))]\n+\t\t     UNSPEC_VMULOUB))]\n   \"TARGET_ALTIVEC\"\n-  \"vmulesh %0,%1,%2\"\n+  \"vmuloub %0,%1,%2\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n-(define_insn \"vec_widen_umult_odd_v16qi\"\n+(define_insn \"altivec_vmulesb\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULOUB))]\n+\t\t     UNSPEC_VMULESB))]\n   \"TARGET_ALTIVEC\"\n-  \"vmuloub %0,%1,%2\"\n+  \"vmulesb %0,%1,%2\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n-(define_insn \"vec_widen_smult_odd_v16qi\"\n+(define_insn \"altivec_vmulosb\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")]\n@@ -1026,7 +1112,16 @@\n   \"vmulosb %0,%1,%2\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n-(define_insn \"vec_widen_umult_odd_v8hi\"\n+(define_insn \"altivec_vmuleuh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")]\n+\t\t     UNSPEC_VMULEUH))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmuleuh %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulouh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")]\n@@ -1035,7 +1130,16 @@\n   \"vmulouh %0,%1,%2\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n-(define_insn \"vec_widen_smult_odd_v8hi\"\n+(define_insn \"altivec_vmulesh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")]\n+\t\t     UNSPEC_VMULESH))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulesh %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulosh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")]"}]}