# ROC RISC-V CPU

Design a five stages cpu based on RV64I ISA following textbook.