`timescale 1ns/1ps
`include "defines.vh"

module alu (
    input wire[`RegBus] reg1_i,
    input wire[`RegBus] reg2_i,
    input wire[`InstBus] inst_i 
);
    
endmodule