{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 20:13:08 2019 " "Info: Processing started: Sun Mar 10 20:13:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alarm -c alarm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alarm -c alarm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "alarm_clk " "Info: Assuming node \"alarm_clk\" is an undefined clock" {  } { { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 3 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alarm_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "alarm_clk register hr_high_alarm_o\[3\]~reg0 register hr_high_alarm_o\[0\]~reg0 187.09 MHz 5.345 ns Internal " "Info: Clock \"alarm_clk\" has Internal fmax of 187.09 MHz between source register \"hr_high_alarm_o\[3\]~reg0\" and destination register \"hr_high_alarm_o\[0\]~reg0\" (period= 5.345 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.084 ns + Longest register register " "Info: + Longest register to register delay is 5.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_alarm_o\[3\]~reg0 1 REG LC_X8_Y20_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y20_N2; Fanout = 5; REG Node = 'hr_high_alarm_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_alarm_o[3]~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.114 ns) 2.027 ns always1~5 2 COMB LC_X14_Y19_N2 2 " "Info: 2: + IC(1.913 ns) + CELL(0.114 ns) = 2.027 ns; Loc. = LC_X14_Y19_N2; Fanout = 2; COMB Node = 'always1~5'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.027 ns" { hr_high_alarm_o[3]~reg0 always1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.292 ns) 2.787 ns hr_high_alarm_o~21 3 COMB LC_X14_Y19_N4 4 " "Info: 3: + IC(0.468 ns) + CELL(0.292 ns) = 2.787 ns; Loc. = LC_X14_Y19_N4; Fanout = 4; COMB Node = 'hr_high_alarm_o~21'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.760 ns" { always1~5 hr_high_alarm_o~21 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.309 ns) 5.084 ns hr_high_alarm_o\[0\]~reg0 4 REG LC_X10_Y24_N4 7 " "Info: 4: + IC(1.988 ns) + CELL(0.309 ns) = 5.084 ns; Loc. = LC_X10_Y24_N4; Fanout = 7; REG Node = 'hr_high_alarm_o\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.297 ns" { hr_high_alarm_o~21 hr_high_alarm_o[0]~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 14.06 % ) " "Info: Total cell delay = 0.715 ns ( 14.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 85.94 % ) " "Info: Total interconnect delay = 4.369 ns ( 85.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.084 ns" { hr_high_alarm_o[3]~reg0 always1~5 hr_high_alarm_o~21 hr_high_alarm_o[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.084 ns" { hr_high_alarm_o[3]~reg0 {} always1~5 {} hr_high_alarm_o~21 {} hr_high_alarm_o[0]~reg0 {} } { 0.000ns 1.913ns 0.468ns 1.988ns } { 0.000ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"alarm_clk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 20 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 20; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns hr_high_alarm_o\[0\]~reg0 2 REG LC_X10_Y24_N4 7 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X10_Y24_N4; Fanout = 7; REG Node = 'hr_high_alarm_o\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { alarm_clk hr_high_alarm_o[0]~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk hr_high_alarm_o[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} hr_high_alarm_o[0]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.246 ns - Longest register " "Info: - Longest clock path from clock \"alarm_clk\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 20 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 20; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns hr_high_alarm_o\[3\]~reg0 2 REG LC_X8_Y20_N2 5 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X8_Y20_N2; Fanout = 5; REG Node = 'hr_high_alarm_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { alarm_clk hr_high_alarm_o[3]~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk hr_high_alarm_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} hr_high_alarm_o[3]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk hr_high_alarm_o[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} hr_high_alarm_o[0]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk hr_high_alarm_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} hr_high_alarm_o[3]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 29 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 29 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.084 ns" { hr_high_alarm_o[3]~reg0 always1~5 hr_high_alarm_o~21 hr_high_alarm_o[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.084 ns" { hr_high_alarm_o[3]~reg0 {} always1~5 {} hr_high_alarm_o~21 {} hr_high_alarm_o[0]~reg0 {} } { 0.000ns 1.913ns 0.468ns 1.988ns } { 0.000ns 0.114ns 0.292ns 0.309ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk hr_high_alarm_o[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} hr_high_alarm_o[0]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk hr_high_alarm_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} hr_high_alarm_o[3]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "alarm~reg0 sec_high_z_i\[2\] alarm_clk 10.551 ns register " "Info: tsu for register \"alarm~reg0\" (data pin = \"sec_high_z_i\[2\]\", clock pin = \"alarm_clk\") is 10.551 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.760 ns + Longest pin register " "Info: + Longest pin to register delay is 13.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sec_high_z_i\[2\] 1 PIN PIN_164 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'sec_high_z_i\[2\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high_z_i[2] } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.515 ns) + CELL(0.292 ns) 10.276 ns always3~5 2 COMB LC_X15_Y22_N5 1 " "Info: 2: + IC(8.515 ns) + CELL(0.292 ns) = 10.276 ns; Loc. = LC_X15_Y22_N5; Fanout = 1; COMB Node = 'always3~5'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.807 ns" { sec_high_z_i[2] always3~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 10.806 ns alarm~3 3 COMB LC_X15_Y22_N4 1 " "Info: 3: + IC(0.416 ns) + CELL(0.114 ns) = 10.806 ns; Loc. = LC_X15_Y22_N4; Fanout = 1; COMB Node = 'alarm~3'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { always3~5 alarm~3 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.738 ns) 13.760 ns alarm~reg0 4 REG LC_X5_Y24_N3 2 " "Info: 4: + IC(2.216 ns) + CELL(0.738 ns) = 13.760 ns; Loc. = LC_X5_Y24_N3; Fanout = 2; REG Node = 'alarm~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.954 ns" { alarm~3 alarm~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.613 ns ( 18.99 % ) " "Info: Total cell delay = 2.613 ns ( 18.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.147 ns ( 81.01 % ) " "Info: Total interconnect delay = 11.147 ns ( 81.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.760 ns" { sec_high_z_i[2] always3~5 alarm~3 alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.760 ns" { sec_high_z_i[2] {} sec_high_z_i[2]~out0 {} always3~5 {} alarm~3 {} alarm~reg0 {} } { 0.000ns 0.000ns 8.515ns 0.416ns 2.216ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 84 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"alarm_clk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 20 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 20; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns alarm~reg0 2 REG LC_X5_Y24_N3 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y24_N3; Fanout = 2; REG Node = 'alarm~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { alarm_clk alarm~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} alarm~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.760 ns" { sec_high_z_i[2] always3~5 alarm~3 alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.760 ns" { sec_high_z_i[2] {} sec_high_z_i[2]~out0 {} always3~5 {} alarm~3 {} alarm~reg0 {} } { 0.000ns 0.000ns 8.515ns 0.416ns 2.216ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.738ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} alarm~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "alarm_clk min_low_alarm_o\[2\] min_low_alarm_o\[2\]~reg0 10.198 ns register " "Info: tco from clock \"alarm_clk\" to destination pin \"min_low_alarm_o\[2\]\" through register \"min_low_alarm_o\[2\]~reg0\" is 10.198 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.246 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 20 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 20; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns min_low_alarm_o\[2\]~reg0 2 REG LC_X13_Y19_N9 4 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X13_Y19_N9; Fanout = 4; REG Node = 'min_low_alarm_o\[2\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { alarm_clk min_low_alarm_o[2]~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 54 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk min_low_alarm_o[2]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} min_low_alarm_o[2]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 54 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.728 ns + Longest register pin " "Info: + Longest register to pin delay is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns min_low_alarm_o\[2\]~reg0 1 REG LC_X13_Y19_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y19_N9; Fanout = 4; REG Node = 'min_low_alarm_o\[2\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_alarm_o[2]~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 54 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.604 ns) + CELL(2.124 ns) 6.728 ns min_low_alarm_o\[2\] 2 PIN PIN_158 0 " "Info: 2: + IC(4.604 ns) + CELL(2.124 ns) = 6.728 ns; Loc. = PIN_158; Fanout = 0; PIN Node = 'min_low_alarm_o\[2\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.728 ns" { min_low_alarm_o[2]~reg0 min_low_alarm_o[2] } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 31.57 % ) " "Info: Total cell delay = 2.124 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.604 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.604 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.728 ns" { min_low_alarm_o[2]~reg0 min_low_alarm_o[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.728 ns" { min_low_alarm_o[2]~reg0 {} min_low_alarm_o[2] {} } { 0.000ns 4.604ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk min_low_alarm_o[2]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} min_low_alarm_o[2]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.728 ns" { min_low_alarm_o[2]~reg0 min_low_alarm_o[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.728 ns" { min_low_alarm_o[2]~reg0 {} min_low_alarm_o[2] {} } { 0.000ns 4.604ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "turn LED_hr 17.764 ns Longest " "Info: Longest tpd from source pin \"turn\" to destination pin \"LED_hr\" is 17.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns turn 1 PIN PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_64; Fanout = 6; PIN Node = 'turn'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { turn } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.301 ns) + CELL(0.292 ns) 10.068 ns LED_hr~0 2 COMB LC_X13_Y18_N1 1 " "Info: 2: + IC(8.301 ns) + CELL(0.292 ns) = 10.068 ns; Loc. = LC_X13_Y18_N1; Fanout = 1; COMB Node = 'LED_hr~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.593 ns" { turn LED_hr~0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.588 ns) + CELL(2.108 ns) 17.764 ns LED_hr 3 PIN PIN_186 0 " "Info: 3: + IC(5.588 ns) + CELL(2.108 ns) = 17.764 ns; Loc. = PIN_186; Fanout = 0; PIN Node = 'LED_hr'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.696 ns" { LED_hr~0 LED_hr } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.875 ns ( 21.81 % ) " "Info: Total cell delay = 3.875 ns ( 21.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.889 ns ( 78.19 % ) " "Info: Total interconnect delay = 13.889 ns ( 78.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "17.764 ns" { turn LED_hr~0 LED_hr } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "17.764 ns" { turn {} turn~out0 {} LED_hr~0 {} LED_hr {} } { 0.000ns 0.000ns 8.301ns 5.588ns } { 0.000ns 1.475ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "alarm~reg0 hr_low_alarm_i\[1\] alarm_clk -4.800 ns register " "Info: th for register \"alarm~reg0\" (data pin = \"hr_low_alarm_i\[1\]\", clock pin = \"alarm_clk\") is -4.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.246 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 20 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 20; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns alarm~reg0 2 REG LC_X5_Y24_N3 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y24_N3; Fanout = 2; REG Node = 'alarm~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { alarm_clk alarm~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} alarm~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 84 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.061 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns hr_low_alarm_i\[1\] 1 PIN PIN_238 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_238; Fanout = 1; PIN Node = 'hr_low_alarm_i\[1\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_alarm_i[1] } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.442 ns) 7.025 ns LessThan1~2 2 COMB LC_X5_Y24_N5 1 " "Info: 2: + IC(5.108 ns) + CELL(0.442 ns) = 7.025 ns; Loc. = LC_X5_Y24_N5; Fanout = 1; COMB Node = 'LessThan1~2'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.550 ns" { hr_low_alarm_i[1] LessThan1~2 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.321 ns alarm~4 3 COMB LC_X5_Y24_N6 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.321 ns; Loc. = LC_X5_Y24_N6; Fanout = 1; COMB Node = 'alarm~4'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { LessThan1~2 alarm~4 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.309 ns) 8.061 ns alarm~reg0 4 REG LC_X5_Y24_N3 2 " "Info: 4: + IC(0.431 ns) + CELL(0.309 ns) = 8.061 ns; Loc. = LC_X5_Y24_N3; Fanout = 2; REG Node = 'alarm~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.740 ns" { alarm~4 alarm~reg0 } "NODE_NAME" } } { "alarm.v" "" { Text "D:/HDL/alarm/alarm.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.340 ns ( 29.03 % ) " "Info: Total cell delay = 2.340 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.721 ns ( 70.97 % ) " "Info: Total interconnect delay = 5.721 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.061 ns" { hr_low_alarm_i[1] LessThan1~2 alarm~4 alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.061 ns" { hr_low_alarm_i[1] {} hr_low_alarm_i[1]~out0 {} LessThan1~2 {} alarm~4 {} alarm~reg0 {} } { 0.000ns 0.000ns 5.108ns 0.182ns 0.431ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} alarm~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.061 ns" { hr_low_alarm_i[1] LessThan1~2 alarm~4 alarm~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.061 ns" { hr_low_alarm_i[1] {} hr_low_alarm_i[1]~out0 {} LessThan1~2 {} alarm~4 {} alarm~reg0 {} } { 0.000ns 0.000ns 5.108ns 0.182ns 0.431ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 20:13:08 2019 " "Info: Processing ended: Sun Mar 10 20:13:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
