Basic SystemVerilog and UVM test examples for interview preparation.


Load simulator:

```bash
module load cadence/xcelium/21.03
module load synopsys/vcs/W-2024.09-SP2
```