Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 22:22:46 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_fdtd_2d_optimized_timing_summary_routed.rpt -pb kernel_fdtd_2d_optimized_timing_summary_routed.pb -rpx kernel_fdtd_2d_optimized_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_fdtd_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 386 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 310 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.282       -0.935                     11                 6330        0.053        0.000                      0                 6330        0.343        0.000                       0                  4120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.282       -0.935                     11                 6330        0.053        0.000                      0                 6330        0.343        0.000                       0                  4120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           11  Failing Endpoints,  Worst Slack       -0.282ns,  Total Violation       -0.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.282ns  (required time - arrival time)
  Source:                 kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.401ns (50.679%)  route 1.363ns (49.321%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/aclk
    SLICE_X0Y159         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_replica/Q
                         net (fo=2, routed)           0.453     1.394    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/Q[0]_repN_alias
    SLICE_X1Y160         LUT3 (Prop_lut3_I0_O)        0.053     1.447 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     1.447    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q_reg[0]
    SLICE_X1Y160         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.760 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.509     2.269    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_6
    SLICE_X3Y161         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.354     2.623 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.401     3.024    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_6
    SLICE_X1Y162         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.412     3.436 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[5].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.436    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/p_13_out
    SLICE_X1Y162         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/aclk
    SLICE_X1Y162         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y162         FDRE (Setup_fdre_C_D)        0.051     3.154    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                 -0.282    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.398ns (50.790%)  route 1.355ns (49.210%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/aclk
    SLICE_X1Y161         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_replica/Q
                         net (fo=8, routed)           0.584     1.525    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/first_q[0]_repN_alias
    SLICE_X2Y159         LUT3 (Prop_lut3_I1_O)        0.053     1.578 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=2, routed)           0.000     1.578    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/opt_has_pipe.first_q_reg[1]
    SLICE_X2Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.888 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.416     2.304    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_6
    SLICE_X0Y160         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.354     2.658 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.355     3.013    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_6
    SLICE_X0Y159         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.412     3.425 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[5].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.425    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/p_13_out
    SLICE_X0Y159         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/aclk
    SLICE_X0Y159         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)        0.051     3.154    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 new_exp_V_3_reg_1163_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_3_reg_1218_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.428ns (16.385%)  route 2.184ns (83.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X9Y154         FDRE                                         r  new_exp_V_3_reg_1163_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_3_reg_1163_reg[2]/Q
                         net (fo=7, routed)           0.655     1.596    new_exp_V_3_reg_1163[2]
    SLICE_X8Y154         LUT6 (Prop_lut6_I3_O)        0.053     1.649 f  p_Repl2_3_reg_1218[51]_i_4/O
                         net (fo=1, routed)           0.419     2.068    p_Repl2_3_reg_1218[51]_i_4_n_6
    SLICE_X9Y152         LUT6 (Prop_lut6_I5_O)        0.053     2.121 r  p_Repl2_3_reg_1218[51]_i_3/O
                         net (fo=52, routed)          1.110     3.231    p_Repl2_3_reg_1218[51]_i_3_n_6
    SLICE_X22Y140        LUT5 (Prop_lut5_I3_O)        0.053     3.284 r  p_Repl2_3_reg_1218[12]_i_1/O
                         net (fo=1, routed)           0.000     3.284    p_Repl2_3_fu_834_p3[12]
    SLICE_X22Y140        FDRE                                         r  p_Repl2_3_reg_1218_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X22Y140        FDRE                                         r  p_Repl2_3_reg_1218_reg[12]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X22Y140        FDRE (Setup_fdre_C_D)        0.071     3.174    p_Repl2_3_reg_1218_reg[12]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.481ns (18.989%)  route 2.052ns (81.011%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X15Y137        FDRE                                         r  ap_CS_fsm_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[112]/Q
                         net (fo=71, routed)          0.527     1.468    ap_CS_fsm_state113
    SLICE_X13Y136        LUT4 (Prop_lut4_I2_O)        0.053     1.521 f  ap_CS_fsm[157]_i_35/O
                         net (fo=1, routed)           0.668     2.190    ap_CS_fsm[157]_i_35_n_6
    SLICE_X14Y136        LUT4 (Prop_lut4_I1_O)        0.053     2.243 f  ap_CS_fsm[157]_i_11/O
                         net (fo=1, routed)           0.401     2.643    ap_CS_fsm[157]_i_11_n_6
    SLICE_X15Y136        LUT6 (Prop_lut6_I3_O)        0.053     2.696 f  ap_CS_fsm[157]_i_2/O
                         net (fo=1, routed)           0.456     3.152    ap_CS_fsm[157]_i_2_n_6
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     3.205 r  ap_CS_fsm[157]_i_1/O
                         net (fo=1, routed)           0.000     3.205    ap_NS_fsm[157]
    SLICE_X15Y136        FDRE                                         r  ap_CS_fsm_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X15Y136        FDRE                                         r  ap_CS_fsm_reg[157]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y136        FDRE (Setup_fdre_C_D)        0.035     3.138    ap_CS_fsm_reg[157]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_1042_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_s_reg_1097_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.428ns (16.913%)  route 2.103ns (83.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X9Y155         FDRE                                         r  new_exp_V_1_reg_1042_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_1042_reg[7]/Q
                         net (fo=6, routed)           0.487     1.428    new_exp_V_1_reg_1042[7]
    SLICE_X10Y156        LUT4 (Prop_lut4_I1_O)        0.053     1.481 f  p_Repl2_1_reg_1092[10]_i_4/O
                         net (fo=3, routed)           0.432     1.913    p_Repl2_1_reg_1092[10]_i_4_n_6
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.053     1.966 r  p_Repl2_s_reg_1097[51]_i_2/O
                         net (fo=61, routed)          1.183     3.150    tmp_i_9_fu_577_p2
    SLICE_X11Y140        LUT5 (Prop_lut5_I1_O)        0.053     3.203 r  p_Repl2_s_reg_1097[2]_i_1/O
                         net (fo=1, routed)           0.000     3.203    p_Repl2_s_fu_603_p3[2]
    SLICE_X11Y140        FDRE                                         r  p_Repl2_s_reg_1097_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X11Y140        FDRE                                         r  p_Repl2_s_reg_1097_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y140        FDRE (Setup_fdre_C_D)        0.035     3.138    p_Repl2_s_reg_1097_reg[2]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 new_exp_V_3_reg_1163_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_3_reg_1218_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.428ns (16.922%)  route 2.101ns (83.078%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X9Y154         FDRE                                         r  new_exp_V_3_reg_1163_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_3_reg_1163_reg[2]/Q
                         net (fo=7, routed)           0.655     1.596    new_exp_V_3_reg_1163[2]
    SLICE_X8Y154         LUT6 (Prop_lut6_I3_O)        0.053     1.649 f  p_Repl2_3_reg_1218[51]_i_4/O
                         net (fo=1, routed)           0.419     2.068    p_Repl2_3_reg_1218[51]_i_4_n_6
    SLICE_X9Y152         LUT6 (Prop_lut6_I5_O)        0.053     2.121 r  p_Repl2_3_reg_1218[51]_i_3/O
                         net (fo=52, routed)          1.027     3.148    p_Repl2_3_reg_1218[51]_i_3_n_6
    SLICE_X21Y139        LUT5 (Prop_lut5_I3_O)        0.053     3.201 r  p_Repl2_3_reg_1218[8]_i_1/O
                         net (fo=1, routed)           0.000     3.201    p_Repl2_3_fu_834_p3[8]
    SLICE_X21Y139        FDRE                                         r  p_Repl2_3_reg_1218_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X21Y139        FDRE                                         r  p_Repl2_3_reg_1218_reg[8]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y139        FDRE (Setup_fdre_C_D)        0.035     3.138    p_Repl2_3_reg_1218_reg[8]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_1042_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_s_reg_1097_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.428ns (16.936%)  route 2.099ns (83.064%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X9Y155         FDRE                                         r  new_exp_V_1_reg_1042_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_1042_reg[7]/Q
                         net (fo=6, routed)           0.487     1.428    new_exp_V_1_reg_1042[7]
    SLICE_X10Y156        LUT4 (Prop_lut4_I1_O)        0.053     1.481 f  p_Repl2_1_reg_1092[10]_i_4/O
                         net (fo=3, routed)           0.432     1.913    p_Repl2_1_reg_1092[10]_i_4_n_6
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.053     1.966 r  p_Repl2_s_reg_1097[51]_i_2/O
                         net (fo=61, routed)          1.180     3.146    tmp_i_9_fu_577_p2
    SLICE_X16Y144        LUT5 (Prop_lut5_I1_O)        0.053     3.199 r  p_Repl2_s_reg_1097[21]_i_1/O
                         net (fo=1, routed)           0.000     3.199    p_Repl2_s_fu_603_p3[21]
    SLICE_X16Y144        FDRE                                         r  p_Repl2_s_reg_1097_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X16Y144        FDRE                                         r  p_Repl2_s_reg_1097_reg[21]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y144        FDRE (Setup_fdre_C_D)        0.072     3.175    p_Repl2_s_reg_1097_reg[21]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_1042_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_s_reg_1097_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.428ns (17.223%)  route 2.057ns (82.777%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X9Y155         FDRE                                         r  new_exp_V_1_reg_1042_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_1042_reg[7]/Q
                         net (fo=6, routed)           0.487     1.428    new_exp_V_1_reg_1042[7]
    SLICE_X10Y156        LUT4 (Prop_lut4_I1_O)        0.053     1.481 f  p_Repl2_1_reg_1092[10]_i_4/O
                         net (fo=3, routed)           0.432     1.913    p_Repl2_1_reg_1092[10]_i_4_n_6
    SLICE_X9Y156         LUT5 (Prop_lut5_I4_O)        0.053     1.966 r  p_Repl2_s_reg_1097[51]_i_2/O
                         net (fo=61, routed)          1.138     3.104    tmp_i_9_fu_577_p2
    SLICE_X19Y141        LUT5 (Prop_lut5_I1_O)        0.053     3.157 r  p_Repl2_s_reg_1097[6]_i_1/O
                         net (fo=1, routed)           0.000     3.157    p_Repl2_s_fu_603_p3[6]
    SLICE_X19Y141        FDRE                                         r  p_Repl2_s_reg_1097_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X19Y141        FDRE                                         r  p_Repl2_s_reg_1097_reg[6]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y141        FDRE (Setup_fdre_C_D)        0.035     3.138    p_Repl2_s_reg_1097_reg[6]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 new_exp_V_3_reg_1163_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_3_reg_1218_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.428ns (17.251%)  route 2.053ns (82.749%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X9Y154         FDRE                                         r  new_exp_V_3_reg_1163_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_3_reg_1163_reg[2]/Q
                         net (fo=7, routed)           0.655     1.596    new_exp_V_3_reg_1163[2]
    SLICE_X8Y154         LUT6 (Prop_lut6_I3_O)        0.053     1.649 f  p_Repl2_3_reg_1218[51]_i_4/O
                         net (fo=1, routed)           0.419     2.068    p_Repl2_3_reg_1218[51]_i_4_n_6
    SLICE_X9Y152         LUT6 (Prop_lut6_I5_O)        0.053     2.121 r  p_Repl2_3_reg_1218[51]_i_3/O
                         net (fo=52, routed)          0.979     3.100    p_Repl2_3_reg_1218[51]_i_3_n_6
    SLICE_X21Y138        LUT5 (Prop_lut5_I3_O)        0.053     3.153 r  p_Repl2_3_reg_1218[9]_i_1/O
                         net (fo=1, routed)           0.000     3.153    p_Repl2_3_fu_834_p3[9]
    SLICE_X21Y138        FDRE                                         r  p_Repl2_3_reg_1218_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X21Y138        FDRE                                         r  p_Repl2_3_reg_1218_reg[9]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y138        FDRE (Setup_fdre_C_D)        0.035     3.138    p_Repl2_3_reg_1218_reg[9]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 new_exp_V_3_reg_1163_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_3_reg_1218_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.428ns (17.260%)  route 2.052ns (82.740%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.672     0.672    ap_clk
    SLICE_X9Y154         FDRE                                         r  new_exp_V_3_reg_1163_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_3_reg_1163_reg[1]/Q
                         net (fo=8, routed)           0.561     1.502    new_exp_V_3_reg_1163[1]
    SLICE_X9Y154         LUT4 (Prop_lut4_I3_O)        0.053     1.555 f  p_Repl2_4_reg_1213[10]_i_3/O
                         net (fo=3, routed)           0.313     1.868    p_Repl2_4_reg_1213[10]_i_3_n_6
    SLICE_X9Y153         LUT5 (Prop_lut5_I3_O)        0.053     1.921 r  p_Repl2_3_reg_1218[51]_i_2/O
                         net (fo=61, routed)          1.178     3.099    tmp_i1_fu_808_p2
    SLICE_X17Y138        LUT5 (Prop_lut5_I1_O)        0.053     3.152 r  p_Repl2_3_reg_1218[3]_i_1/O
                         net (fo=1, routed)           0.000     3.152    p_Repl2_3_fu_834_p3[3]
    SLICE_X17Y138        FDRE                                         r  p_Repl2_3_reg_1218_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4119, unset)         0.638     3.138    ap_clk
    SLICE_X17Y138        FDRE                                         r  p_Repl2_3_reg_1218_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y138        FDRE (Setup_fdre_C_D)        0.034     3.137    p_Repl2_3_reg_1218_reg[3]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 -0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_1049_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][38]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.130%)  route 0.122ns (54.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    ap_clk
    SLICE_X4Y156         FDRE                                         r  new_mant_V_1_reg_1049_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_1049_reg[38]/Q
                         net (fo=2, routed)           0.122     0.505    kernel_fdtd_2d_opeOg_U4/Q[38]
    SLICE_X2Y155         SRL16E                                       r  kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][38]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opeOg_U4/ap_clk
    SLICE_X2Y155         SRL16E                                       r  kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][38]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X2Y155         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][38]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_1049_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][21]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.242%)  route 0.112ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    ap_clk
    SLICE_X18Y143        FDRE                                         r  new_mant_V_1_reg_1049_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  new_mant_V_1_reg_1049_reg[21]/Q
                         net (fo=2, routed)           0.112     0.514    kernel_fdtd_2d_opeOg_U4/Q[21]
    SLICE_X18Y142        SRL16E                                       r  kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][21]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opeOg_U4/ap_clk
    SLICE_X18Y142        SRL16E                                       r  kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][21]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_fdtd_2d_opeOg_U4/dout_array_loop[2].dout_array_reg[2][21]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 new_mant_V_3_reg_1170_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][36]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.091ns (58.613%)  route 0.064ns (41.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    ap_clk
    SLICE_X7Y153         FDRE                                         r  new_mant_V_3_reg_1170_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_3_reg_1170_reg[36]/Q
                         net (fo=2, routed)           0.064     0.439    kernel_fdtd_2d_opeOg_U6/Q[36]
    SLICE_X6Y153         SRL16E                                       r  kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][36]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opeOg_U6/ap_clk
    SLICE_X6Y153         SRL16E                                       r  kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][36]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y153         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.361    kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][36]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 new_mant_V_3_reg_1170_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][0]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.168%)  route 0.149ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    ap_clk
    SLICE_X7Y138         FDRE                                         r  new_mant_V_3_reg_1170_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_3_reg_1170_reg[0]/Q
                         net (fo=2, routed)           0.149     0.532    kernel_fdtd_2d_opeOg_U6/Q[0]
    SLICE_X6Y138         SRL16E                                       r  kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][0]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opeOg_U6/ap_clk
    SLICE_X6Y138         SRL16E                                       r  kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][0]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y138         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][0]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.816%)  route 0.054ns (35.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X21Y148        FDRE                                         r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.054     0.438    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg_n_6_[15]
    SLICE_X20Y148        FDRE                                         r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X20Y148        FDRE                                         r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y148        FDRE (Hold_fdre_C_D)         0.059     0.357    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/aclk
    SLICE_X3Y162         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056     0.440    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18][6]
    SLICE_X2Y162         LUT4 (Prop_lut4_I2_O)        0.028     0.468 r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, routed)           0.000     0.468    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/OP/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
    SLICE_X2Y162         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X2Y162         FDRE                                         r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X2Y162         FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.767%)  route 0.151ns (60.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X13Y159        FDRE                                         r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.151     0.535    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_6_[7]
    SLICE_X16Y159        SRL16E                                       r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X16Y159        SRL16E                                       r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.405%)  route 0.154ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X13Y161        FDRE                                         r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.154     0.537    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_6_[15]
    SLICE_X14Y161        SRL16E                                       r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X14Y161        SRL16E                                       r  kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y161        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 kernel_fdtd_2d_opcud_U2/din0_buf1_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (58.078%)  route 0.066ns (41.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    kernel_fdtd_2d_opcud_U2/ap_clk
    SLICE_X11Y150        FDRE                                         r  kernel_fdtd_2d_opcud_U2/din0_buf1_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  kernel_fdtd_2d_opcud_U2/din0_buf1_reg[48]/Q
                         net (fo=2, routed)           0.066     0.440    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/s_axis_a_tdata[14]
    SLICE_X10Y150        SRL16E                                       r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/aclk
    SLICE_X10Y150        SRL16E                                       r  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X10Y150        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.354    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 new_mant_V_3_reg_1170_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][41]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (58.078%)  route 0.066ns (41.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.283     0.283    ap_clk
    SLICE_X7Y156         FDRE                                         r  new_mant_V_3_reg_1170_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_3_reg_1170_reg[41]/Q
                         net (fo=2, routed)           0.066     0.440    kernel_fdtd_2d_opeOg_U6/Q[41]
    SLICE_X6Y156         SRL16E                                       r  kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][41]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4119, unset)         0.298     0.298    kernel_fdtd_2d_opeOg_U6/ap_clk
    SLICE_X6Y156         SRL16E                                       r  kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][41]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y156         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.354    kernel_fdtd_2d_opeOg_U6/dout_array_loop[2].dout_array_reg[2][41]_srl3___kernel_fdtd_2d_opeOg_U4_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X0Y63    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X0Y66    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.157         2.500       0.343      DSP48_X0Y61    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y62    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y64    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y70    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X1Y51    kernel_fdtd_2d_opfYi_U8/kernel_fdtd_2d_opfYi_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y65    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y50    kernel_fdtd_2d_opfYi_U9/kernel_fdtd_2d_opfYi_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y69    kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y163  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y162  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y163  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y163  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y160  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y160  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X6Y161   kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X6Y161   kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y162  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X8Y168   kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][18]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y163  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y162  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y163  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y163  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y160  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y160  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X6Y161   kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X6Y161   kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y162  kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X8Y168   kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][18]_srl3/CLK



