Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 22 11:18:53 2023
| Host         : DESKTOP-21L0LE9 running 64-bit major release  (build 9200)
| Command      : report_utilization -file wrap_utilization_synth.rpt -pb wrap_utilization_synth.pb
| Design       : wrap
| Device       : xcau25p-sfvb784-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+------------+-----------+-------+
|        Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+-------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*               | 15330 |     0 |          0 |    141000 | 10.87 |
|   LUT as Logic          | 15330 |     0 |          0 |    141000 | 10.87 |
|   LUT as Memory         |     0 |     0 |          0 |     99840 |  0.00 |
| CLB Registers           |  4524 |     0 |          0 |    282000 |  1.60 |
|   Register as Flip Flop |  4524 |     0 |          0 |    282000 |  1.60 |
|   Register as Latch     |     0 |     0 |          0 |    282000 |  0.00 |
| CARRY8                  |    26 |     0 |          0 |     27120 |  0.10 |
| F7 Muxes                |  2176 |     0 |          0 |    108480 |  2.01 |
| F8 Muxes                |  1088 |     0 |          0 |     54240 |  2.01 |
| F9 Muxes                |     0 |     0 |          0 |     27120 |  0.00 |
+-------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 206   |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4317  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |          0 |       300 |  0.50 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       300 |  0.00 |
|   RAMB18          |    3 |     0 |          0 |       600 |  0.50 |
|     RAMB18E2 only |    3 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1200 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   71 |     0 |          0 |       304 | 23.36 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       256 |  0.39 |
|   BUFGCE             |    1 |     0 |          0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 6836 |                 CLB |
| FDRE     | 4317 |            Register |
| LUT3     | 3968 |                 CLB |
| LUT5     | 3916 |                 CLB |
| MUXF7    | 2176 |                 CLB |
| MUXF8    | 1088 |                 CLB |
| LUT2     |  755 |                 CLB |
| LUT4     |  319 |                 CLB |
| FDCE     |  206 |            Register |
| OBUF     |   67 |                 I/O |
| CARRY8   |   26 |                 CLB |
| LUT1     |    6 |                 CLB |
| INBUF    |    4 |                 I/O |
| IBUFCTRL |    4 |              Others |
| RAMB18E2 |    3 |            BLOCKRAM |
| FDSE     |    1 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+
| MULT6    |    4 |
| MULT3    |    2 |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


