Return-Path: <kvm-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 22 Nov 2018 00:33:07 -0000
Received: from icoremail.net (unknown [209.85.214.182])
	by mail-app2 (Coremail) with SMTP id by_KCgA3cI6JTvVbk8PHAQ--.61727S3;
	Wed, 21 Nov 2018 20:24:42 +0800 (CST)
Received: from mail-pl1-f182.google.com (unknown [209.85.214.182])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAX_EeETvVbAWRjAA--.664S3;
	Wed, 21 Nov 2018 20:24:36 +0800 (CST)
Received: by mail-pl1-f182.google.com with SMTP id b5-v6so5336338pla.6
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 04:24:36 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding
         :sender:precedence:list-id;
        bh=vCJNfokga584VXtO7mAtkEsQ0TRynZDQBHRzASTo0VQ=;
        b=L1AwdQdj7QFPZ/6b9uHF2RgnE2g6uVJLPzbJJVoLKjPV0ADRcguasQ4OBIaT6W/CED
         QpD7s2Na+nd0zgK/zcA8lorGQaSLlYN8ne+TH9Q3YKxeap66Tzrb0vdMu7SXrIgcW67D
         NHqwm34cXuS6CGT26WzL6QIUY5g9H+FQHcBsLJjgKPSyNhjxXH+P66mq4WLNE1LTryTW
         EQrb6IBLQ69mByNb6ETnf5OTf3bK5bbqpqHDIeybAGzRqzjEVqwE4QPkXBJieXs4ji4y
         Nckyopcq0uHppoF2QzVAoCEm1tO5yV4E2JltA/NLsgV3c1u9o7MtFOo41+/lVB/lqlZH
         vKiQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of kvm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=kvm-owner@vger.kernel.org
X-Gm-Message-State: AA+aEWZEIfwyUpU3eHFqd29cGw+pzwVwu/hD6bozx49Z7sm99YYbtqfB
	s58ViltcmX5lj1F4eUFF7HuP7snOWu93M2UElBfecQATNe1kw1E=
X-Received: by 2002:a63:f615:: with SMTP id m21mr5921860pgh.428.1542803076097;
        Wed, 21 Nov 2018 04:24:36 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1875528pju;
        Wed, 21 Nov 2018 04:24:35 -0800 (PST)
X-Google-Smtp-Source: AJdET5fMlR0+bNIepLC1PEOc0MTMKrAxSPe23CHzkDJDoVT+9Ieg3UFGM2eRmV6LixakC0XOzOoY
X-Received: by 2002:a62:401:: with SMTP id 1-v6mr6476145pfe.156.1542803075262;
        Wed, 21 Nov 2018 04:24:35 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542803075; cv=none;
        d=google.com; s=arc-20160816;
        b=0ExERXakzXNGEgq6ciYWI0JRSfWjbV9TstMjuNBUcXZ91trzqTm2758WG8+HqxJ39f
         qIm0El6RpePimuxRS/lKYAG3VxYxVloIrjCZI3cA3actBkYf4PCPTojSVsz9xjH5gPbr
         pEk4DQgetpIFpKuQaHpjbVsjSWE1zhDMsMG7V4e/UkaKaF7DPBWv0FoBzP9188mkv2c1
         lrgWYbxJcWTpiNa70DpUY/ug6tpwur27xQimky/yMhLEeGVDv0+dL21s8WPmgIIQwqSU
         ecJ5uhdZFS7svdUexbwkkU9v9o4DEkgwjgzUIyMOlpnDJfeM+LSAG7E/sLkXOr96DDgR
         P74g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=vCJNfokga584VXtO7mAtkEsQ0TRynZDQBHRzASTo0VQ=;
        b=QcglfAUbA26b+VzaxtAaaS3mVUmrswTWGxOS5A4b6U6bfeFKk7K8t2rKlOvKsL154c
         2qDGnty9eIHi+v+OeDCwk7yBTZFv9AxgFg98YUXLlULXj0aOeI4cTXhhMLyQlBcc0Fz6
         N4O//ldleCanXso/Fwci799PlfXoMGlQty6hC5yeqxeBKsPlTAtKzsYqGKipbTsMpOXX
         1+k+yJFJKmIUNirVI5qVw2T8N5WXwFmji/d55hA8hxrxSTwlyhxAggmFvsbvPbdaD0uA
         /ElLAWJbIYUY1H7MrJ+1O6Zj2eDni/ef5Zle0JSBK490DTuSwdmqk81mP/DxoSVFOI4H
         sjrQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of kvm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=kvm-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id h68si8431939plb.375.2018.11.21.04.24.19;
        Wed, 21 Nov 2018 04:24:35 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of kvm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730255AbeKUW5o (ORCPT <rfc822;alpcanarslan95@gmail.com>
        + 99 others); Wed, 21 Nov 2018 17:57:44 -0500
Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:48836 "EHLO
        foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1728428AbeKUW5o (ORCPT <rfc822;kvm@vger.kernel.org>);
        Wed, 21 Nov 2018 17:57:44 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id E182235DC;
        Wed, 21 Nov 2018 04:23:33 -0800 (PST)
Received: from [10.1.196.50] (e108454-lin.cambridge.arm.com [10.1.196.50])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id C915A3F5A0;
        Wed, 21 Nov 2018 04:23:32 -0800 (PST)
Subject: Re: [PATCH 4/4] arm64: KVM: Implement workaround for Cortex-A76
 erratum 1165522
To: Marc Zyngier <marc.zyngier@arm.com>,
        linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu,
        kvm@vger.kernel.org
Cc: Catalin Marinas <catalin.marinas@arm.com>,
        Will Deacon <will.deacon@arm.com>
References: <20181105143617.120602-1-marc.zyngier@arm.com>
 <20181105143617.120602-5-marc.zyngier@arm.com>
From: Julien Grall <julien.grall@arm.com>
Message-ID: <06743f45-fd39-787d-0c59-12d28d8245bb@arm.com>
Date: Wed, 21 Nov 2018 12:23:31 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20181105143617.120602-5-marc.zyngier@arm.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <kvm.vger.kernel.org>
X-Mailing-List: kvm@vger.kernel.org
X-CM-TRANSID: AQAAfwAX_EeETvVbAWRjAA--.664S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7try8KrW7GF15Kw4DGFWktFb_yoW5Jr4Dpa
	yqkFyfKr1UGF13C34fG3W8Xr45Ca93Grs8Cry7Gw18trn0yr98Aw1Ygr9xKa1v9ry8WF4U
	XFyF9F15WanFvFDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y
	6r17McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4
	8JMx02cVCv0xWlc7I2V7IY0VAS07AlzVAYIcxG8wCY1x0264kExVAvwVAq07x20xylc2xS
	Y4AK6IIF6ryUMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIx
	AIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4
	vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_
	Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc40Y0x
	0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IUYN_
	-JUUUUU==

Hi Marc,

On 05/11/2018 14:36, Marc Zyngier wrote:
> Early versions of Cortex-A76 can end-up with corrupt TLBs if they
> speculate an AT instruction in during a guest switch while the
> S1/S2 system registers are in an inconsistent state.
> 
> Work around it by:
> - Mandating VHE
> - Make sure that S1 and S2 system registers are consistent before
>    clearing HCR_EL2.TGE, which allows AT to target the EL1 translation
>    regime
> 
> These two things together ensure that we cannot hit this erratum.
> 
> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
> ---
>   Documentation/arm64/silicon-errata.txt |  1 +
>   arch/arm64/Kconfig                     | 12 ++++++++++++
>   arch/arm64/include/asm/cpucaps.h       |  3 ++-
>   arch/arm64/include/asm/kvm_host.h      |  3 +++
>   arch/arm64/include/asm/kvm_hyp.h       |  6 ++++++
>   arch/arm64/kernel/cpu_errata.c         |  8 ++++++++
>   arch/arm64/kvm/hyp/switch.c            | 14 ++++++++++++++
>   7 files changed, 46 insertions(+), 1 deletion(-)
> 
> diff --git a/Documentation/arm64/silicon-errata.txt b/Documentation/arm64/silicon-errata.txt
> index 76ccded8b74c..04f0bc4690c6 100644
> --- a/Documentation/arm64/silicon-errata.txt
> +++ b/Documentation/arm64/silicon-errata.txt
> @@ -57,6 +57,7 @@ stable kernels.
>   | ARM            | Cortex-A73      | #858921         | ARM64_ERRATUM_858921        |
>   | ARM            | Cortex-A55      | #1024718        | ARM64_ERRATUM_1024718       |
>   | ARM            | Cortex-A76      | #1188873        | ARM64_ERRATUM_1188873       |
> +| ARM            | Cortex-A76      | #1165522        | ARM64_ERRATUM_1165522       |
>   | ARM            | MMU-500         | #841119,#826419 | N/A                         |
>   |                |                 |                 |                             |
>   | Cavium         | ThunderX ITS    | #22375, #24313  | CAVIUM_ERRATUM_22375        |
> diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
> index 787d7850e064..a68bc6cc2167 100644
> --- a/arch/arm64/Kconfig
> +++ b/arch/arm64/Kconfig
> @@ -497,6 +497,18 @@ config ARM64_ERRATUM_1188873
>   
>   	  If unsure, say Y.
>   
> +config ARM64_ERRATUM_1165522
> +	bool "Cortex-A76: Speculative AT instruction using out-of-context translation regime could cause subsequent request to generate an incorrect translation"
> +	default y
> +	help
> +	  This option adds work arounds for ARM Cortex-A76 erratum 1165522
> +
> +	  Affected Cortex-A76 cores (r0p0, r1p0, r2p0) could end-up with
> +	  corrupted TLBs by speculating an AT instruction during a guest
> +	  context switch.
> +
> +	  If unsure, say Y.

Most of the code in the patch is not guarded by #ifdef ARM64_*. So is there any 
benefits to add a Kconfig for this option?

Cheers,

-- 
Julien Grall
