  üöÄ Hey there! I'm Nandini Yamani! üëã üòä  
----
VLSI Design & Verification | FPGA Programming & Testbench Development | RTL Design | Semiconductor Process Technologies | Fabrication & Cleanroom environment

üí° About Me  
----
üí° I'm passionate about VLSI Design, FPGA programming, and hardware systems to create efficient and high-performance technologies.  
üéì I'm currently pursuing Master of Science in Electrical Engineering at the University of South Florida.  
üå± I'm focusing on expanding my expertise in FPGA & RTL designing and verification.  

üí¨I'm seeking full-time opportunites in Design verification, RTL & FPGA design roles.

‚úâÔ∏è You can email me at nandini.yamani@gmail.com. 

üîó You can connect with me on [LinkedIn](https://www.linkedin.com/in/https://www.linkedin.com/in/nandini-yamani-b6a013233/).
   
Experience
-----
üìö **Research Assistant** 
üìç University of South Florida, Tampa, FL, USA                                   
üìÖ August 2025 - Present  
‚Ä¢ Designed and verified mixed-signal and digital subsystems using Verilog for RTL implementation using Vivado, accelerating FPGA prototyping by 25% and optimizing for PPA during design verification, contributing to CPU design and leveraging computer architecture principles, and performed system testing and troubleshooting of computer hardware  
‚Ä¢ Modeled system architecture in SysML v2, reducing validation errors by 90% and enhancing first-silicon success probability  
‚Ä¢ Integrated SysML into FPGA workflows with TCL scripting, improving traceability by 30% and reduced debugging time by 25%  
‚Ä¢ Presented lab demonstrations with SysML-based documentation linked to FPGA design, showcasing experience in test engineering

üéì Education  
-----
üéì **University of South Florida**, Tampa, FL  
üìç Master of Science in Electrical Engineering  
üìÖ August 2023 - May 2025  
‚ú® Specialization: Microelectronics  
üî¨ Focus Areas: Semiconductor Devices, FPGA designing, Fabrication advancements

üìö **Relevant Coursework**:   
üîπ Integrated Circuit Technology  
üîπ Integrated System Technology  
üîπ Microprocessor Principles/Apps  
üîπ Analog CMOS-VLSI    
üîπ Semiconductor Design Technology   
üîπ Embedded Systems    

üéì **Malla Reddy Institute of Engineering and Technology**, Telangana, India  
üìç Bachelor of Technology in Electronics and Communication Engineering  
üìÖ August 2019 - July 2023  

üìå Key Highlights:  
----
‚úÖ Designed, simulated, and integrated FPGA-based systems for academic projects using VHDL and Xilinx Vivado.  
‚úÖ Experience with power optimization and static timing analysis in FPGA and VLSI designs.  
‚úÖ Gained hands-on experience with industry-standard tools like Xilinx Vivado, Questasim, LTSpice.  

üî• Skills & Expertise 
----
üî• **FPGA Programming & Testbench Development** ‚Äì Designing and validating FPGA-based systems and microprocessors using Verilog/VHDL.  
‚ö° **RTL Design & Digital IC Design** ‚Äì Implementing and optimizing high-performance, low-power circuits.  
üõ†Ô∏è **Hardware Acceleration** ‚Äì Leveraging FPGA for speeding up computation and real-time processing.  
üîç **Design Verification & UVM** ‚Äì Creating robust testbenches with SystemVerilog, UVM, and coverage-driven verification.  
üì° **Communication Protocols** ‚Äì Experience with UART, SPI, I2C, AHB, APB, PCIe.  

üõ†Ô∏è Tools & Technologies  
----
‚Ä¢ **Tools & software**: Xilinx Vivado, Questasim, MATLAB, Cadence, LTSpice, HSpice, ModelSim, JMP, VCS  
‚Ä¢ **Programming Languages**: C, Python, TCL, Perl, Verilog, VHDL, SystemVerilog, SVA  
‚Ä¢ **Verification Methodologies**: UVM (TLM, TLM2.0), Constrained-Random Verification, Verification Plans, Testbenches
‚Ä¢ **Communication Protocols**: UART, SPI, I2C, AHB, APB, PCIe  
‚Ä¢ **Protocols & Operating Systems**: PCIe, Ethernet, IP, AXI4, AHB, UART, SPI, I2C, UNIX, Linux

üî¨ Key Projects & Research Contributions  
----

üîã **16-bit RISC ALU Core with Integrated DSP MAC and Fault Detection Logic**
‚Ä¢ Designed and verified a 16-bit Arithmetic Logic Unit (ALU) with integrated Multiply-Accumulate (MAC) DSP functionality using Verilog HDL in Xilinx Vivado, achieving 100% functional verification coverage across 6 arithmetic and logic operations
‚Ä¢ Implemented a real-time fault injection and detection mechanism using bit-flip modeling and parity-based error checking, demonstrating robust fault tolerance with 100% detection accuracy during simulation on FPGA environment
‚Ä¢ Developed and executed an automated Verilog testbench to validate ALU, MAC, and fault-response logic, achieving stable 100 MHz simulation timing and confirming deterministic behavior under injected single-event upset (SEU) conditions

üñ•Ô∏è **Design and UVM Verification of an IEEE 754 Single-Precision Floating Point Unit**  
‚Ä¢ Designed a sequential IEEE-754 compliant FPU in Verilog/SystemVerilog supporting addition, multiplication, and division with Round-to-Nearest-Even (RNE) rounding and FSM-based control
‚Ä¢ Developed a UVM-based verification environment with constrained-random test generation, assertions, and functional coverage, achieving >95% coverage across NaN, infinity, overflow, and underflow corner cases
‚Ä¢ Optimized arithmetic datapath and rounding logic, reducing latency by 20% while ensuring IEEE-754 precision compliance and full regression pass in ModelSim/VCS simulations

üñ•Ô∏è**Design and Verification of 4-bit ALU using SystemVerilog**  
‚Ä¢ Developed and validated a parameterized 4-bit ALU in SystemVerilog supporting 8 arithmetic and logical operations with sub-nanosecond (<1 ns) combinational delay.  
‚Ä¢ Devised and implemented a SystemVerilog assertion-based self-checking testbench, ensuring 100% functional coverage and comprehensive validation of 256 operand combinations across operation modes.  
‚Ä¢ Performed pre-synthesis functional simulation using Xilinx Vivado, validating 100% output correctness within an 80 ns simulation window.

üè¢ **Five-Floor Elevator Control System Using Finite State Machine**  
‚Ä¢ Developed a five-floor elevator control system using FSM architecture, improving response time by 30% during simulation.  
‚Ä¢ Implemented RTL design in VHDL and validated system performance through behavioral and timing simulations in Xilinx Vivado.   

üîã **Design and Implementation of an Analog Circuit Interface for NMOS Transistor Biasing**  
‚Ä¢ Collaborated with a team to design an analog circuit interface, achieving 95% accuracy in NMOS transistor biasing.  
‚Ä¢ Conducted 50+ iterations using LTSpice to simulate and optimize circuit reliability, delivering ¬±2% precision in voltage output.  

üîå **Smart DC Motor Speed Control Using Bluetooth and Microcontroller**  
‚Ä¢ Designed a PWM-based embedded system to control a 12V DC motor's speed via Bluetooth (HC-05), enabling wireless adjustment from a mobile app.  
‚Ä¢ Integrated an I2C LCD display for real-time motor speed feedback.  

üß†**Spike Sorting in Neurobiology using Wavelet Transform, PCA, and GMM**  
‚Ä¢ Developed a MATLAB-based pipeline for detecting and sorting neural spikes using bandpass filtering and threshold-based peak detection, improving signal-to-noise ratio in simulated neural recordings.  
‚Ä¢ Implemented PCA and K-means clustering to classify spikes into neuron-specific clusters, achieving 90%+ clustering accuracy on synthetic data.  
‚Ä¢ Benchmarked algorithm efficiency across varying sampling rates and noise levels, validating robustness for real-time neurophysiological data preprocessing.

üìú Certifications & Technical Achievements  
-----
üèÜ JMP (DOE, SPC, etc.) - SAS
üèÜ RTL to GDS II Flow v6.0 - Cadence
üèÜ DFT Fundamentals - Cadence
üèÜ Digital Design and Verification Academic Curriculum v1.0 - Cadence
üèÜ Basic Static Timing Analysis v3.0 - Cadence
üèÜ Verilog, Perl, Computer Architecture Essentials - LinkedIn Learning
üèÜ Semiconductor Fabrication 101 (FEOL and BEOL process) - Purdue University
üèÜ Design Verification with SystemVerilog/UVM - Udemy

