#Description:Create your first useful Makefile.
#Name:  name of the executable "school"
#rules: "all"
#variables: CC [for compiler], SRC [for .c files], OBJ [for .o file], NAME [for executable name]

#Variables
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:%.c=%.o)
NAME = school
RM = rm -f
#rule build
all: $(OBJ)
        $(CC) $(OBJ) -o $(NAME)

clean:
	$(RM) *~ $(NAME)

oclean:
	$(RM) $(OBJ)

fclean: clean oclean

re: oclean all
