<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="simpleRisc_alu_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_alu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_execLatch_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_execLatch_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_PC_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_PC_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_opLatch_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_opLatch_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_writeBackLatch_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_writeBackLatch_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_Decode_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_Decode_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_aluMuxComb_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_aluMuxComb_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_bypassMux_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_bypassMux_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_ROMRAM_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_ROMRAM_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_Not_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_Not_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="simpleRisc_RegFile_0_0_synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_RegFile_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="simpleRisc_alu_0_0_synth_1"/>
		<Parent Id="simpleRisc_execLatch_0_0_synth_1"/>
		<Parent Id="simpleRisc_PC_0_0_synth_1"/>
		<Parent Id="simpleRisc_opLatch_0_0_synth_1"/>
		<Parent Id="simpleRisc_writeBackLatch_0_0_synth_1"/>
		<Parent Id="simpleRisc_Decode_0_0_synth_1"/>
		<Parent Id="simpleRisc_aluMuxComb_0_0_synth_1"/>
		<Parent Id="simpleRisc_bypassMux_0_0_synth_1"/>
		<Parent Id="simpleRisc_ROMRAM_0_0_synth_1"/>
		<Parent Id="simpleRisc_Not_0_0_synth_1"/>
		<Parent Id="simpleRisc_RegFile_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/user/project/riscv2/genProject/riscv2/riscv2.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="simpleRisc_alu_0_0_synth_1"/>
		<Parent Id="simpleRisc_execLatch_0_0_synth_1"/>
		<Parent Id="simpleRisc_PC_0_0_synth_1"/>
		<Parent Id="simpleRisc_opLatch_0_0_synth_1"/>
		<Parent Id="simpleRisc_writeBackLatch_0_0_synth_1"/>
		<Parent Id="simpleRisc_Decode_0_0_synth_1"/>
		<Parent Id="simpleRisc_aluMuxComb_0_0_synth_1"/>
		<Parent Id="simpleRisc_bypassMux_0_0_synth_1"/>
		<Parent Id="simpleRisc_ROMRAM_0_0_synth_1"/>
		<Parent Id="simpleRisc_Not_0_0_synth_1"/>
		<Parent Id="simpleRisc_RegFile_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

