{
  "module_name": "gcc-mdm9607.c",
  "hash_id": "6740533d3063daf90fab3a47b34e645c5666677088834c8976550dcc56316ea4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-mdm9607.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-mdm9607.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_BIMC,\n\tP_GPLL0,\n\tP_GPLL1,\n\tP_GPLL2,\n\tP_SLEEP_CLK,\n};\n\nstatic struct clk_alpha_pll gpll0_early = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data)\n\t\t{\n\t\t\t.name = \"gpll0_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0 = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data)\n\t{\n\t\t.name = \"gpll0\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0_early.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic struct clk_pll gpll1 = {\n\t.l_reg = 0x20004,\n\t.m_reg = 0x20008,\n\t.n_reg = 0x2000c,\n\t.config_reg = 0x20010,\n\t.mode_reg = 0x20000,\n\t.status_reg = 0x2001c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll1_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(1),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_vote\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll1.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll1_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1, 2 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll1_sleep[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic struct clk_alpha_pll gpll2_early = {\n\t.offset = 0x25000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(3),  \n\t\t.hw.init = &(struct clk_init_data)\n\t\t{\n\t\t\t.name = \"gpll2_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2 = {\n\t.offset = 0x25000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data)\n\t{\n\t\t.name = \"gpll2\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll2_early.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll1_gpll2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL1, 2 },\n\t{ P_GPLL2, 3 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll1_gpll2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll1_vote.hw },\n\t{ .hw = &gpll2.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_apss_ahb_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_ahb_clk_src = {\n\t.cmd_rcgr = 0x46000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_apss_ahb_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apss_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_pll bimc_pll = {\n\t.l_reg = 0x23004,\n\t.m_reg = 0x23008,\n\t.n_reg = 0x2300c,\n\t.config_reg = 0x23010,\n\t.mode_reg = 0x23000,\n\t.status_reg = 0x2301c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"bimc_pll\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap bimc_pll_vote = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(3),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"bimc_pll_vote\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &bimc_pll.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_bimc_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_BIMC, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_bimc[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &bimc_pll_vote.hw },\n};\n\nstatic const struct freq_tbl ftbl_pcnoc_bfdcd_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcnoc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x27000,\n\t.freq_tbl = ftbl_pcnoc_bfdcd_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcnoc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_bimc),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_rcg2 system_noc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x26004,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"system_noc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_bimc),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_6_i2c_apps_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x200c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_6_spi_apps_clk[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x3014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x4000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x4024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x5024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x6000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x6024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x7000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x7024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_uart1_6_apps_clk[] = {\n\tF(3686400, P_GPLL0, 1, 72, 15625),\n\tF(7372800, P_GPLL0, 1, 144, 15625),\n\tF(14745600, P_GPLL0, 1, 288, 15625),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 1, 3, 100),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(32000000, P_GPLL0, 1, 1, 25),\n\tF(40000000, P_GPLL0, 1, 1, 20),\n\tF(46400000, P_GPLL0, 1, 29, 500),\n\tF(48000000, P_GPLL0, 1, 3, 50),\n\tF(51200000, P_GPLL0, 1, 8, 125),\n\tF(56000000, P_GPLL0, 1, 7, 100),\n\tF(58982400, P_GPLL0, 1, 1152, 15625),\n\tF(60000000, P_GPLL0, 1, 3, 40),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x2044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x3034,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x4044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x5044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x6044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x6044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_crypto_clk[] = {\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 crypto_clk_src = {\n\t.cmd_rcgr = 0x16004,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_crypto_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"crypto_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_3_clk[] = {\n\tF(19200000, P_XO, 1, 0,\t0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x8004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1_sleep_map,\n\t.freq_tbl = ftbl_gcc_gp1_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1_sleep,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1_sleep),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x09004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1_sleep_map,\n\t.freq_tbl = ftbl_gcc_gp1_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1_sleep,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1_sleep),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x0a004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1_sleep_map,\n\t.freq_tbl = ftbl_gcc_gp1_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1_sleep,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll1_sleep),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk[] = {\n\tF(64000000, P_GPLL0, 12.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x44010,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_pdm2_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc_apps_clk[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 10, 1, 4),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(177770000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x42004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sdcc_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x43004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sdcc_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_apss_tcu_clk[] = {\n\tF(155000000, P_GPLL2, 6, 0, 0),\n\tF(310000000, P_GPLL2, 3, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_tcu_clk_src = {\n\t.cmd_rcgr = 0x1207c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll1_gpll2_map,\n\t.freq_tbl = ftbl_gcc_apss_tcu_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apss_tcu_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll1_gpll2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hs_system_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(57140000, P_GPLL0, 14, 0, 0),\n\tF(69565000, P_GPLL0, 11.5, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(177778000, P_GPLL0, 4.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hs_system_clk_src = {\n\t.cmd_rcgr = 0x41010,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_hs_system_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hs_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb_hsic_clk_src[] = {\n\tF(480000000, P_GPLL2, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hsic_clk_src = {\n\t.cmd_rcgr = 0x3d018,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll2_map,\n\t.freq_tbl = ftbl_usb_hsic_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll2,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb_hsic_io_cal_clk_src[] = {\n\tF(9600000, P_XO, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hsic_io_cal_clk_src = {\n\t.cmd_rcgr = 0x3d030,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_usb_hsic_io_cal_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_io_cal_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb_hsic_system_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(57140000, P_GPLL0, 14, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(177778000, P_GPLL0, 4.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hsic_system_clk_src = {\n\t.cmd_rcgr = 0x3d000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_usb_hsic_system_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x1008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_sleep_clk = {\n\t.halt_reg = 0x1004,\n\t.clkr = {\n\t\t.enable_reg = 0x1004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x2008,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup1_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x2004,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup1_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x3010,\n\t.clkr = {\n\t\t.enable_reg = 0x3010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup2_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x300c,\n\t.clkr = {\n\t\t.enable_reg = 0x300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup2_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x4020,\n\t.clkr = {\n\t\t.enable_reg = 0x4020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup3_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x401c,\n\t.clkr = {\n\t\t.enable_reg = 0x401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup3_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x5020,\n\t.clkr = {\n\t\t.enable_reg = 0x5020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup4_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x501c,\n\t.clkr = {\n\t\t.enable_reg = 0x501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup4_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x6020,\n\t.clkr = {\n\t\t.enable_reg = 0x6020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup5_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x601c,\n\t.clkr = {\n\t\t.enable_reg = 0x601c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup5_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x7020,\n\t.clkr = {\n\t\t.enable_reg = 0x7020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup6_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x701c,\n\t.clkr = {\n\t\t.enable_reg = 0x701c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_qup6_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x203c,\n\t.clkr = {\n\t\t.enable_reg = 0x203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x302c,\n\t.clkr = {\n\t\t.enable_reg = 0x302c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart2_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x403c,\n\t.clkr = {\n\t\t.enable_reg = 0x403c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart3_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart4_apps_clk = {\n\t.halt_reg = 0x503c,\n\t.clkr = {\n\t\t.enable_reg = 0x503c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart4_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart5_apps_clk = {\n\t.halt_reg = 0x603c,\n\t.clkr = {\n\t\t.enable_reg = 0x603c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart5_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart6_apps_clk = {\n\t.halt_reg = 0x703c,\n\t.clkr = {\n\t\t.enable_reg = 0x703c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &blsp1_uart6_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x1300c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_ahb_clk = {\n\t.halt_reg = 0x16024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_axi_clk = {\n\t.halt_reg = 0x16020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_clk = {\n\t.halt_reg = 0x1601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &crypto_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x08000,\n\t.clkr = {\n\t\t.enable_reg = 0x08000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gp1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x09000,\n\t.clkr = {\n\t\t.enable_reg = 0x09000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gp2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x0a000,\n\t.clkr = {\n\t\t.enable_reg = 0x0a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gp3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_cfg_ahb_clk = {\n\t.halt_reg = 0x49000,\n\t.clkr = {\n\t\t.enable_reg = 0x49000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x4400c,\n\t.clkr = {\n\t\t.enable_reg = 0x4400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pdm2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x44004,\n\t.clkr = {\n\t\t.enable_reg = 0x44004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x4201c,\n\t.clkr = {\n\t\t.enable_reg = 0x4201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x42018,\n\t.clkr = {\n\t\t.enable_reg = 0x42018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &sdcc1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x4301c,\n\t.clkr = {\n\t\t.enable_reg = 0x4301c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x43018,\n\t.clkr = {\n\t\t.enable_reg = 0x43018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &sdcc2_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 bimc_ddr_clk_src = {\n\t.cmd_rcgr = 0x32004,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_bimc_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"bimc_ddr_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_bimc,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_branch gcc_mss_q6_bimc_axi_clk = {\n\t.halt_reg = 0x49004,\n\t.clkr = {\n\t\t.enable_reg = 0x49004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_q6_bimc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &bimc_ddr_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_tcu_clk = {\n\t.halt_reg = 0x12018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_tcu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &bimc_ddr_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_smmu_cfg_clk = {\n\t.halt_reg = 0x12038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_smmu_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qdss_dap_clk = {\n\t.halt_reg = 0x29084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qdss_dap_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2a_phy_sleep_clk = {\n\t.halt_reg = 0x4102c,\n\t.clkr = {\n\t\t.enable_reg = 0x4102c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2a_phy_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_phy_cfg_ahb_clk = {\n\t.halt_reg = 0x41030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x41030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_phy_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_ahb_clk = {\n\t.halt_reg = 0x41008,\n\t.clkr = {\n\t\t.enable_reg = 0x41008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_system_clk = {\n\t.halt_reg = 0x41004,\n\t.clkr = {\n\t\t.enable_reg = 0x41004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &usb_hs_system_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_ahb_clk = {\n\t.halt_reg = 0x4601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_axi_clk = {\n\t.halt_reg = 0x4601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *gcc_mdm9607_clocks[] = {\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_EARLY] = &gpll0_early.clkr,\n\t[GPLL1] = &gpll1.clkr,\n\t[GPLL1_VOTE] = &gpll1_vote,\n\t[GPLL2] = &gpll2.clkr,\n\t[GPLL2_EARLY] = &gpll2_early.clkr,\n\t[BIMC_PLL] = &bimc_pll.clkr,\n\t[BIMC_PLL_VOTE] = &bimc_pll_vote,\n\t[BIMC_DDR_CLK_SRC] = &bimc_ddr_clk_src.clkr,\n\t[PCNOC_BFDCD_CLK_SRC] = &pcnoc_bfdcd_clk_src.clkr,\n\t[SYSTEM_NOC_BFDCD_CLK_SRC] = &system_noc_bfdcd_clk_src.clkr,\n\t[APSS_AHB_CLK_SRC] = &apss_ahb_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP1_UART3_APPS_CLK_SRC] = &blsp1_uart3_apps_clk_src.clkr,\n\t[BLSP1_UART4_APPS_CLK_SRC] = &blsp1_uart4_apps_clk_src.clkr,\n\t[BLSP1_UART5_APPS_CLK_SRC] = &blsp1_uart5_apps_clk_src.clkr,\n\t[BLSP1_UART6_APPS_CLK_SRC] = &blsp1_uart6_apps_clk_src.clkr,\n\t[CRYPTO_CLK_SRC] = &crypto_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[APSS_TCU_CLK_SRC] = &apss_tcu_clk_src.clkr,\n\t[USB_HS_SYSTEM_CLK_SRC] = &usb_hs_system_clk_src.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_SLEEP_CLK] = &gcc_blsp1_sleep_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_I2C_APPS_CLK] = &gcc_blsp1_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP1_UART4_APPS_CLK] = &gcc_blsp1_uart4_apps_clk.clkr,\n\t[GCC_BLSP1_UART5_APPS_CLK] = &gcc_blsp1_uart5_apps_clk.clkr,\n\t[GCC_BLSP1_UART6_APPS_CLK] = &gcc_blsp1_uart6_apps_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CRYPTO_AHB_CLK] = &gcc_crypto_ahb_clk.clkr,\n\t[GCC_CRYPTO_AXI_CLK] = &gcc_crypto_axi_clk.clkr,\n\t[GCC_CRYPTO_CLK] = &gcc_crypto_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SMMU_CFG_CLK] = &gcc_smmu_cfg_clk.clkr,\n\t[GCC_USB2A_PHY_SLEEP_CLK] = &gcc_usb2a_phy_sleep_clk.clkr,\n\t[GCC_USB_HS_PHY_CFG_AHB_CLK] = &gcc_usb_hs_phy_cfg_ahb_clk.clkr,\n\t[GCC_USB_HS_AHB_CLK] = &gcc_usb_hs_ahb_clk.clkr,\n\t[GCC_USB_HS_SYSTEM_CLK] = &gcc_usb_hs_system_clk.clkr,\n\t[GCC_APSS_TCU_CLK] = &gcc_apss_tcu_clk.clkr,\n\t[GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,\n\t[GCC_QDSS_DAP_CLK] = &gcc_qdss_dap_clk.clkr,\n\t[GCC_APSS_AHB_CLK] = &gcc_apss_ahb_clk.clkr,\n\t[GCC_APSS_AXI_CLK] = &gcc_apss_axi_clk.clkr,\n\t[GCC_USB_HSIC_CLK_SRC] = &usb_hsic_clk_src.clkr,\n\t[GCC_USB_HSIC_IO_CAL_CLK_SRC] = &usb_hsic_io_cal_clk_src.clkr,\n\t[GCC_USB_HSIC_SYSTEM_CLK_SRC] = &usb_hsic_system_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_mdm9607_resets[] = {\n\t[USB_HS_HSIC_BCR] = { 0x3d05c },\n\t[GCC_MSS_RESTART] = { 0x3e000 },\n\t[USB_HS_BCR] = { 0x41000 },\n\t[USB2_HS_PHY_ONLY_BCR] = { 0x41034 },\n\t[QUSB2_PHY_BCR] = { 0x4103c },\n};\n\nstatic const struct regmap_config gcc_mdm9607_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x80000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_mdm9607_desc = {\n\t.config = &gcc_mdm9607_regmap_config,\n\t.clks = gcc_mdm9607_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_mdm9607_clocks),\n\t.resets = gcc_mdm9607_resets,\n\t.num_resets = ARRAY_SIZE(gcc_mdm9607_resets),\n};\n\nstatic const struct of_device_id gcc_mdm9607_match_table[] = {\n\t{ .compatible = \"qcom,gcc-mdm9607\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_mdm9607_match_table);\n\nstatic int gcc_mdm9607_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_mdm9607_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_update_bits(regmap, 0x45000, BIT(0), BIT(0));\n\n\treturn qcom_cc_really_probe(pdev, &gcc_mdm9607_desc, regmap);\n}\n\nstatic struct platform_driver gcc_mdm9607_driver = {\n\t.probe\t\t= gcc_mdm9607_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-mdm9607\",\n\t\t.of_match_table = gcc_mdm9607_match_table,\n\t},\n};\n\nstatic int __init gcc_mdm9607_init(void)\n{\n\treturn platform_driver_register(&gcc_mdm9607_driver);\n}\ncore_initcall(gcc_mdm9607_init);\n\nstatic void __exit gcc_mdm9607_exit(void)\n{\n\tplatform_driver_unregister(&gcc_mdm9607_driver);\n}\nmodule_exit(gcc_mdm9607_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm GCC mdm9607 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}