module signext(instruct,out,typ);

input [31:0]instruct;
wire [11:0] in, inL, inS;
input [6:0] typ;
output reg [31:0] out;
// ExtensiÃ³n de signo
assign inL={{20{1'b1}},instruct[31:25],instruct[11:7]};
assign inS={{20{1'b1}},instruct[31],instruct[7],instruct[30:25],instruct[11:8]};
assign in={{20{1'b1}},instruct[31:20]};

always @(*) begin
    case(typ)
    
        7'b0010011: begin
                out <= in; // Itype
                end
        7'b0000011: begin
                
                out <= inL; // Ltype
                end
        7'b0100011:begin
                
                out <= inS; // Stype
                end
    endcase

     end
endmodule