// Seed: 360208212
macromodule module_0;
  wire id_1;
  assign id_2 = 1'b0;
  assign module_3.id_0 = 0;
endmodule
module module_1;
  wire id_1;
  wire id_3, id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  wire id_2;
  always
    if (1'h0) id_1 <= -1;
    else;
  wire id_3, id_4;
endmodule
module module_3 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    output supply0 id_6
);
  parameter id_8 = -1;
  wire id_9;
  module_0 modCall_1 ();
  wor id_10, id_11, id_12, id_13 = id_1;
  id_14 :
  assert property (@(id_8) id_1) return id_2;
endmodule
