Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:59:54 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/HLS_accel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/empty_36_reg_2713_0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 0.580ns (6.326%)  route 8.588ns (93.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y48         FDRE                                         r  bd_0_i/hls_inst/inst/empty_36_reg_2713_0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/empty_36_reg_2713_0_reg[24]/Q
                         net (fo=21, routed)          8.588    10.017    bd_0_i/hls_inst/inst/empty_36_reg_2713_0[24]
    SLICE_X89Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.141 r  bd_0_i/hls_inst/inst/tmp_222_reg_2728[312]_i_1/O
                         net (fo=1, routed)           0.000    10.141    bd_0_i/hls_inst/inst/tmp_217_fu_1191_p2[312]
    SLICE_X89Y60         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y60         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X89Y60         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.773ns (8.776%)  route 8.035ns (91.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.543     9.781    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y118        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.773ns (8.776%)  route 8.035ns (91.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.543     9.781    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y118        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.773ns (8.780%)  route 8.031ns (91.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.539     9.777    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X103Y108       FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y108       FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X103Y108       FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 0.773ns (8.785%)  route 8.026ns (91.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.534     9.772    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X97Y113        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y113        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y113        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 0.773ns (8.785%)  route 8.026ns (91.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.534     9.772    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y95         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y95         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y95         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  0.912    




