#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul 22 16:57:59 2024
# Process ID: 18424
# Current directory: C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.runs/synth_1
# Command line: vivado.exe -log MainTopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainTopModule.tcl
# Log file: C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.runs/synth_1/MainTopModule.vds
# Journal file: C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainTopModule.tcl -notrace
Command: synth_design -top MainTopModule -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 339.422 ; gain = 101.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainTopModule' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/MainTopModule.v:4]
	Parameter zeros bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'UART_Rx' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/UART_RX_V_TWO/UART_RX_V_TWO.srcs/sources_1/new/UART_Rx.v:5]
	Parameter clk_per_bits bound to: 868 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter READ_BIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/UART_RX_V_TWO/UART_RX_V_TWO.srcs/sources_1/new/UART_Rx.v:29]
INFO: [Synth 8-256] done synthesizing module 'UART_Rx' (1#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/UART_RX_V_TWO/UART_RX_V_TWO.srcs/sources_1/new/UART_Rx.v:5]
INFO: [Synth 8-638] synthesizing module 'UART_Tx' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/UART_RX_V_TWO/UART_RX_V_TWO.srcs/sources_1/new/UART_Tx.v:4]
	Parameter clk_per_bits bound to: 868 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter READ_BIT bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'UART_Tx' (2#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/UART_RX_V_TWO/UART_RX_V_TWO.srcs/sources_1/new/UART_Tx.v:4]
INFO: [Synth 8-638] synthesizing module 'Binary_to_BCD' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/top_base.v:3]
INFO: [Synth 8-638] synthesizing module 'shift_add_3_module' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/Seven_segment.v:4]
INFO: [Synth 8-256] done synthesizing module 'shift_add_3_module' (3#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/Seven_segment.v:4]
INFO: [Synth 8-256] done synthesizing module 'Binary_to_BCD' (4#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/top_base.v:3]
INFO: [Synth 8-638] synthesizing module 'fourXone_mux' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/fourXone_mux.v:4]
INFO: [Synth 8-256] done synthesizing module 'fourXone_mux' (5#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/fourXone_mux.v:4]
INFO: [Synth 8-638] synthesizing module 'SlowClock' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/SlowClock.v:3]
INFO: [Synth 8-256] done synthesizing module 'SlowClock' (6#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/SlowClock.v:3]
INFO: [Synth 8-638] synthesizing module 'twobitcounter' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/twobitcounter.v:5]
INFO: [Synth 8-256] done synthesizing module 'twobitcounter' (7#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/twobitcounter.v:5]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'decoder' (8#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'binarytoSevenSeg' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/binarytoSevenSeg.v:12]
INFO: [Synth 8-256] done synthesizing module 'binarytoSevenSeg' (9#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-256] done synthesizing module 'MainTopModule' (10#1) [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/MainTopModule.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 391.504 ; gain = 153.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 391.504 ; gain = 153.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/constrs_1/new/UART.xdc]
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/constrs_1/new/UART.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/constrs_1/new/UART.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainTopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainTopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 717.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 717.488 ; gain = 479.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 717.488 ; gain = 479.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 717.488 ; gain = 479.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Seg_reg' [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/Binary_to_BCD_sevensegment_to_counter/Binary_to_BCD_sevensegment_to_counter.srcs/sources_1/new/binarytoSevenSeg.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 717.488 ; gain = 479.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MainTopModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UART_Rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module UART_Tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fourXone_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module SlowClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twobitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module binarytoSevenSeg 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element L9/r_active_reg was removed.  [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/UART_RX_V_TWO/UART_RX_V_TWO.srcs/sources_1/new/UART_Tx.v:36]
WARNING: [Synth 8-6014] Unused sequential element L9/r_done_reg was removed.  [C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.srcs/sources_1/imports/lenovo/UART_RX_V_TWO/UART_RX_V_TWO.srcs/sources_1/new/UART_Tx.v:35]
INFO: [Synth 8-5546] ROM "L2/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design MainTopModule has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 717.488 ; gain = 479.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 717.488 ; gain = 479.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 736.070 ; gain = 497.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |    12|
|5     |LUT3   |    16|
|6     |LUT4   |    27|
|7     |LUT5   |    25|
|8     |LUT6   |    36|
|9     |MUXF7  |     4|
|10    |FDRE   |    73|
|11    |LD     |     7|
|12    |IBUF   |     2|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   223|
|2     |  L0     |UART_Rx          |   108|
|3     |  L2     |SlowClock        |    36|
|4     |  L3     |twobitcounter    |     7|
|5     |  L6     |binarytoSevenSeg |     7|
|6     |  L9     |UART_Tx          |    50|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 737.391 ; gain = 499.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 737.391 ; gain = 173.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 737.391 ; gain = 499.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 737.391 ; gain = 511.477
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/PROJECT-19_UART_RX_TX/PROJECT-19_UART_RX_TX.runs/synth_1/MainTopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainTopModule_utilization_synth.rpt -pb MainTopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 737.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 16:58:53 2024...
