<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___d_c_b" xml:lang="en-US">
<title>Debug Control Block</title>
<indexterm><primary>Debug Control Block</primary></indexterm>
<para>

<para>Type definitions for the Debug Control Block Registers. </para>
 
</para>
Collaboration diagram for Debug Control Block:<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s___d_c_b.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___d_i_b">Debug Identification Block</link></para>

<para>Type definitions for the Debug Identification Block Registers. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_d_c_b___type">DCB_Type</link></para>

<para>Structure type to access the Debug Control Block Registers (DCB). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166">DCB_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401">DCB_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70">DCB_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6">DCB_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e">DCB_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858">DCB_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1">DCB_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e">DCB_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba">DCB_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357">DCB_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521">DCB_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d">DCB_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13">DCB_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc">DCB_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b">DCB_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5">DCB_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b">DCB_DCRDR_DBGTMP_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5">DCB_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a">DCB_DEMCR_MONPRKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927">DCB_DEMCR_UMON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e">DCB_DEMCR_SDME_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959">DCB_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7">DCB_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9">DCB_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750">DCB_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713">DCB_DEMCR_VC_SFERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81">DCB_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6">DCB_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8">DCB_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b">DCB_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642">DCB_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08">DCB_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b">DCB_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6">DCB_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074">DCB_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b">DCB_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357">DCB_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90">DCB_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec">DCB_DSCSR_CDSKEY_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0">DCB_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73">DCB_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426">DCB_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3">DCB_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e">DCB_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb">DCB_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4">DCB_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868">DCB_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63">DCB_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19">DCB_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792">DCB_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8">DCB_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075">DCB_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79">DCB_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3">DCB_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e">DCB_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb">DCB_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4">DCB_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868">DCB_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63">DCB_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19">DCB_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792">DCB_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8">DCB_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075">DCB_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79">DCB_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3">DCB_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e">DCB_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb">DCB_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4">DCB_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868">DCB_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63">DCB_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19">DCB_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792">DCB_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8">DCB_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075">DCB_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79">DCB_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Debug Control Block Registers. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02944">2944</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03440">3440</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03345">3345</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02943">2943</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03439">3439</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03344">3344</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02953">2953</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01172">1172</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01995">1995</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01247">1247</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02070">2070</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02070">2070</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03449">3449</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03354">3354</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2609a87c2b4b682e0684816dec6c0357"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de">DCB_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01997">1997</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02952">2952</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01171">1171</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01994">1994</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01246">1246</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02069">2069</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02069">2069</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03448">3448</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03353">3353</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga386ba63b679bc5e972accb0267eb86de"/><section>
    <title>DCB_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01996">1996</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02947">2947</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01166">1166</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01989">1989</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01241">1241</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02064">2064</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02064">2064</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03443">3443</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03348">3348</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ab862a4067f2c631f474b50a698e074"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8">DCB_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01991">1991</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02946">2946</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01165">1165</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01988">1988</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01240">1240</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02063">2063</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02063">2063</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03442">3442</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03347">3347</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51c03c86c57344062f1f8106b0e8e1e8"/><section>
    <title>DCB_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01990">1990</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02956">2956</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01175">1175</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01998">1998</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01250">1250</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02073">2073</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02073">2073</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03452">3452</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03357">3357</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfcbe4bf2324d93d6efab0b5cba75b90"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a">DCB_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02000">2000</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02955">2955</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01174">1174</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01997">1997</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01249">1249</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02072">2072</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02072">2072</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03451">3451</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03356">3356</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b05bcad4ffa8191ca83e88d7b47a44a"/><section>
    <title>DCB_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01999">1999</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02950">2950</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01169">1169</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01992">1992</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01244">1244</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02067">2067</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02067">2067</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03446">3446</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03351">3351</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab577308afca3e40b996b56fa35806e8b"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577">DCB_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01994">1994</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02949">2949</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01168">1168</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01991">1991</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01243">1243</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02066">2066</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02066">2066</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03445">3445</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03350">3350</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d6f7e0f9df825bec9f1e0e2a49d577"/><section>
    <title>DCB_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DAUTHCTRL: Secure non-invasive debug enable select Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01993">1993</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02941">2941</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03437">3437</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03342">3342</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02940">2940</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03436">3436</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03341">3341</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02938">2938</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03434">3434</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03339">3339</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02937">2937</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03433">3433</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03338">3338</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02869">2869</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01152">1152</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01933">1933</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01227">1227</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02008">2008</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02008">2008</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03365">3365</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03270">3270</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga38285659cca4b33aff4fca807ef3d66b"/><section>
    <title>DCB_DCRDR_DBGTMP_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362">DCB_DCRDR_DBGTMP_Pos</link>*/)</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01935">1935</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02868">2868</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01151">1151</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01932">1932</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01226">1226</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02007">2007</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02007">2007</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03364">3364</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03269">3269</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b2c2d386aec0558206d57e4a1aa1362"/><section>
    <title>DCB_DCRDR_DBGTMP_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DCRDR_DBGTMP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRDR_DBGTMP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRDR_DBGTMP_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRDR: Data temporary buffer Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01934">1934</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02865">2865</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01148">1148</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01929">1929</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01223">1223</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02004">2004</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02004">2004</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03361">3361</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03266">3266</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0026c4a1ee72085f05aff5a5c273d1c5"/><section>
    <title>DCB_DCRSR_REGSEL_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x7FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66">DCB_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>DCB DCRSR: Register selector Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01931">1931</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02864">2864</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01147">1147</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01928">1928</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01222">1222</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02003">2003</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02003">2003</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03360">3360</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03265">3265</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5cdb57f15bee9fcd6c177efa7b57e66"/><section>
    <title>DCB_DCRSR_REGSEL_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DCRSR: Register selector Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01930">1930</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02862">2862</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01145">1145</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01926">1926</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01220">1220</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02001">2001</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02001">2001</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03358">3358</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03263">3263</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43fd9c69a9788b4d46ad62d5ef4e618b"/><section>
    <title>DCB_DCRSR_REGWnR_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a">DCB_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01928">1928</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02861">2861</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01144">1144</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01925">1925</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01219">1219</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02000">2000</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02000">2000</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03357">3357</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03262">3262</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc6c1d3f65e2c1e518f1428ff944066a"/><section>
    <title>DCB_DCRSR_REGWnR_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DCRSR_REGWnR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DCRSR_REGWnR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DCRSR: Register write/not-read Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01927">1927</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750"/><section>
    <title>DCB_DEMCR_MON_EN_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02894">2894</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750"/><section>
    <title>DCB_DEMCR_MON_EN_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01958">1958</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750"/><section>
    <title>DCB_DEMCR_MON_EN_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02033">2033</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750"/><section>
    <title>DCB_DEMCR_MON_EN_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02033">2033</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750"/><section>
    <title>DCB_DEMCR_MON_EN_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03390">3390</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750"/><section>
    <title>DCB_DEMCR_MON_EN_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03295">3295</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3eae3995e948693e91d81c0ea2ab750"/><section>
    <title>DCB_DEMCR_MON_EN_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c">DCB_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01960">1960</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c"/><section>
    <title>DCB_DEMCR_MON_EN_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DEMCR: Monitor enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02893">2893</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c"/><section>
    <title>DCB_DEMCR_MON_EN_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DEMCR: Monitor enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01957">1957</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c"/><section>
    <title>DCB_DEMCR_MON_EN_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DEMCR: Monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02032">2032</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c"/><section>
    <title>DCB_DEMCR_MON_EN_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DEMCR: Monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02032">2032</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c"/><section>
    <title>DCB_DEMCR_MON_EN_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DEMCR: Monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03389">3389</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c"/><section>
    <title>DCB_DEMCR_MON_EN_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DEMCR: Monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03294">3294</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55673a5fd1d9834bee90fcef964ca97c"/><section>
    <title>DCB_DEMCR_MON_EN_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_EN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DEMCR: Monitor enable Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01959">1959</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9"/><section>
    <title>DCB_DEMCR_MON_PEND_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02891">2891</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9"/><section>
    <title>DCB_DEMCR_MON_PEND_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01955">1955</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9"/><section>
    <title>DCB_DEMCR_MON_PEND_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02030">2030</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9"/><section>
    <title>DCB_DEMCR_MON_PEND_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02030">2030</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9"/><section>
    <title>DCB_DEMCR_MON_PEND_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03387">3387</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9"/><section>
    <title>DCB_DEMCR_MON_PEND_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03292">3292</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae39f386158a6a40a033fbc8bddc328e9"/><section>
    <title>DCB_DEMCR_MON_PEND_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39">DCB_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01957">1957</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39"/><section>
    <title>DCB_DEMCR_MON_PEND_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DEMCR: Monitor pend Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02890">2890</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39"/><section>
    <title>DCB_DEMCR_MON_PEND_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DEMCR: Monitor pend Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01954">1954</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39"/><section>
    <title>DCB_DEMCR_MON_PEND_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DEMCR: Monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02029">2029</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39"/><section>
    <title>DCB_DEMCR_MON_PEND_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DEMCR: Monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02029">2029</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39"/><section>
    <title>DCB_DEMCR_MON_PEND_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DEMCR: Monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03386">3386</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39"/><section>
    <title>DCB_DEMCR_MON_PEND_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DEMCR: Monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03291">3291</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad0e2400f93c321b4e6dbe3b377cbdd39"/><section>
    <title>DCB_DEMCR_MON_PEND_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DEMCR: Monitor pend Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01956">1956</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959"/><section>
    <title>DCB_DEMCR_MON_REQ_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor request Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02885">2885</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959"/><section>
    <title>DCB_DEMCR_MON_REQ_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor request Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01949">1949</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959"/><section>
    <title>DCB_DEMCR_MON_REQ_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02024">2024</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959"/><section>
    <title>DCB_DEMCR_MON_REQ_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02024">2024</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959"/><section>
    <title>DCB_DEMCR_MON_REQ_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03381">3381</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959"/><section>
    <title>DCB_DEMCR_MON_REQ_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03286">3286</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6282d943f9b6c7b730df8f7199af8959"/><section>
    <title>DCB_DEMCR_MON_REQ_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4">DCB_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor request Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01951">1951</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4"/><section>
    <title>DCB_DEMCR_MON_REQ_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DEMCR: Monitor request Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02884">2884</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4"/><section>
    <title>DCB_DEMCR_MON_REQ_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DEMCR: Monitor request Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01948">1948</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4"/><section>
    <title>DCB_DEMCR_MON_REQ_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DEMCR: Monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02023">2023</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4"/><section>
    <title>DCB_DEMCR_MON_REQ_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DEMCR: Monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02023">2023</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4"/><section>
    <title>DCB_DEMCR_MON_REQ_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DEMCR: Monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03380">3380</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4"/><section>
    <title>DCB_DEMCR_MON_REQ_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DEMCR: Monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03285">3285</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8e660d739448bc65a9e1c62d6b5873a4"/><section>
    <title>DCB_DEMCR_MON_REQ_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DEMCR: Monitor request Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01950">1950</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7"/><section>
    <title>DCB_DEMCR_MON_STEP_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor step Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02888">2888</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7"/><section>
    <title>DCB_DEMCR_MON_STEP_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor step Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01952">1952</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7"/><section>
    <title>DCB_DEMCR_MON_STEP_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor step Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02027">2027</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7"/><section>
    <title>DCB_DEMCR_MON_STEP_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor step Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02027">2027</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7"/><section>
    <title>DCB_DEMCR_MON_STEP_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor step Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03384">3384</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7"/><section>
    <title>DCB_DEMCR_MON_STEP_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor step Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03289">3289</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga290340c4ac4538ec66a496b2cab125a7"/><section>
    <title>DCB_DEMCR_MON_STEP_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319">DCB_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor step Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01954">1954</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319"/><section>
    <title>DCB_DEMCR_MON_STEP_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DEMCR: Monitor step Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02887">2887</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319"/><section>
    <title>DCB_DEMCR_MON_STEP_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DEMCR: Monitor step Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01951">1951</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319"/><section>
    <title>DCB_DEMCR_MON_STEP_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DEMCR: Monitor step Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02026">2026</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319"/><section>
    <title>DCB_DEMCR_MON_STEP_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DEMCR: Monitor step Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02026">2026</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319"/><section>
    <title>DCB_DEMCR_MON_STEP_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DEMCR: Monitor step Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03383">3383</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319"/><section>
    <title>DCB_DEMCR_MON_STEP_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DEMCR: Monitor step Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03288">3288</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga51ad542a683cd0b63016b8bc02705319"/><section>
    <title>DCB_DEMCR_MON_STEP_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MON_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DEMCR: Monitor step Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01953">1953</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a"/><section>
    <title>DCB_DEMCR_MONPRKEY_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02876">2876</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a"/><section>
    <title>DCB_DEMCR_MONPRKEY_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01940">1940</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a"/><section>
    <title>DCB_DEMCR_MONPRKEY_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02015">2015</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a"/><section>
    <title>DCB_DEMCR_MONPRKEY_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02015">2015</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a"/><section>
    <title>DCB_DEMCR_MONPRKEY_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03372">3372</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a"/><section>
    <title>DCB_DEMCR_MONPRKEY_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03277">3277</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga207e739d92d13600eceecf67d516ae9a"/><section>
    <title>DCB_DEMCR_MONPRKEY_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b">DCB_DEMCR_MONPRKEY_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01942">1942</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b"/><section>
    <title>DCB_DEMCR_MONPRKEY_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02875">2875</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b"/><section>
    <title>DCB_DEMCR_MONPRKEY_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01939">1939</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b"/><section>
    <title>DCB_DEMCR_MONPRKEY_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02014">2014</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b"/><section>
    <title>DCB_DEMCR_MONPRKEY_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02014">2014</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b"/><section>
    <title>DCB_DEMCR_MONPRKEY_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03371">3371</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b"/><section>
    <title>DCB_DEMCR_MONPRKEY_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03276">3276</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga143b25dcc690ed40e573e9c117f8360b"/><section>
    <title>DCB_DEMCR_MONPRKEY_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_MONPRKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_MONPRKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_MONPRKEY_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DEMCR: Monitor pend req key Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01941">1941</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e"/><section>
    <title>DCB_DEMCR_SDME_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02882">2882</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e"/><section>
    <title>DCB_DEMCR_SDME_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01946">1946</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e"/><section>
    <title>DCB_DEMCR_SDME_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02021">2021</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e"/><section>
    <title>DCB_DEMCR_SDME_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02021">2021</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e"/><section>
    <title>DCB_DEMCR_SDME_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03378">3378</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e"/><section>
    <title>DCB_DEMCR_SDME_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03283">3283</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6b3a8ead9752e9782fbf6f34cf0933e"/><section>
    <title>DCB_DEMCR_SDME_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966">DCB_DEMCR_SDME_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01948">1948</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966"/><section>
    <title>DCB_DEMCR_SDME_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02881">2881</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966"/><section>
    <title>DCB_DEMCR_SDME_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01945">1945</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966"/><section>
    <title>DCB_DEMCR_SDME_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02020">2020</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966"/><section>
    <title>DCB_DEMCR_SDME_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02020">2020</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966"/><section>
    <title>DCB_DEMCR_SDME_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03377">3377</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966"/><section>
    <title>DCB_DEMCR_SDME_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03282">3282</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad9ed1d5f82b7f24f5d18340249aae966"/><section>
    <title>DCB_DEMCR_SDME_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_SDME_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_SDME_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_SDME_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DEMCR: Secure DebugMonitor enable Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01947">1947</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02873">2873</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01156">1156</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01937">1937</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01231">1231</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02012">2012</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02012">2012</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03369">3369</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03274">3274</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadff361a49d1839b75c80edf3660763f5"/><section>
    <title>DCB_DEMCR_TRCENA_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1">DCB_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Trace enable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01939">1939</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02872">2872</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01155">1155</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01936">1936</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01230">1230</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02011">2011</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02011">2011</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03368">3368</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03273">3273</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e6c3a676479dd1d891617d01dbcd0a1"/><section>
    <title>DCB_DEMCR_TRCENA_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_TRCENA_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_TRCENA_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DEMCR: Trace enable Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01938">1938</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"/><section>
    <title>DCB_DEMCR_UMON_EN_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02879">2879</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"/><section>
    <title>DCB_DEMCR_UMON_EN_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01943">1943</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"/><section>
    <title>DCB_DEMCR_UMON_EN_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02018">2018</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"/><section>
    <title>DCB_DEMCR_UMON_EN_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02018">2018</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"/><section>
    <title>DCB_DEMCR_UMON_EN_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03375">3375</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"/><section>
    <title>DCB_DEMCR_UMON_EN_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03280">3280</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"/><section>
    <title>DCB_DEMCR_UMON_EN_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c">DCB_DEMCR_UMON_EN_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01945">1945</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c"/><section>
    <title>DCB_DEMCR_UMON_EN_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02878">2878</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c"/><section>
    <title>DCB_DEMCR_UMON_EN_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01942">1942</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c"/><section>
    <title>DCB_DEMCR_UMON_EN_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02017">2017</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c"/><section>
    <title>DCB_DEMCR_UMON_EN_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02017">2017</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c"/><section>
    <title>DCB_DEMCR_UMON_EN_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03374">3374</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c"/><section>
    <title>DCB_DEMCR_UMON_EN_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03279">3279</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae55bb49f907a4055c6a9d290f47d9c5c"/><section>
    <title>DCB_DEMCR_UMON_EN_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_UMON_EN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_UMON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_UMON_EN_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DEMCR: Unprivileged monitor enable Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01944">1944</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02906">2906</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01970">1970</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02045">2045</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02045">2045</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03402">3402</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03307">3307</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab397c1ce598ffce2a23ac20cd471f7c8"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb">DCB_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01972">1972</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02905">2905</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01969">1969</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02044">2044</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02044">2044</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03401">3401</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03306">3306</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd141abf5fa82a9760182643c2a721eb"/><section>
    <title>DCB_DEMCR_VC_BUSERR_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_BUSERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DEMCR: Vector Catch BusFault errors Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01971">1971</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02912">2912</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01976">1976</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02051">2051</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02051">2051</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03408">3408</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03313">3313</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf278895480ced80e9438b5030ad92642"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65">DCB_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01978">1978</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02911">2911</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01975">1975</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02050">2050</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02050">2050</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03407">3407</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03312">3312</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacc8f776e6339bf13f97467bb1d204f65"/><section>
    <title>DCB_DEMCR_VC_CHKERR_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CHKERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DEMCR: Vector Catch check errors Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01977">1977</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02921">2921</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01162">1162</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01985">1985</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01237">1237</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02060">2060</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02060">2060</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03417">3417</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03322">3322</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga63ada18b4471e9e257e2bcd11615d3c6"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af">DCB_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01987">1987</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02920">2920</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01161">1161</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01984">1984</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01236">1236</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02059">2059</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02059">2059</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03416">3416</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03321">3321</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90828dda3a83cfb419981f46983518af"/><section>
    <title>DCB_DEMCR_VC_CORERESET_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_CORERESET_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DEMCR: Vector Catch Core reset Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01986">1986</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02900">2900</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01159">1159</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01964">1964</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01234">1234</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02039">2039</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02039">2039</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03396">3396</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03301">3301</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga71c8b7b28e49b8203d26a37721988a81"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8">DCB_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01966">1966</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02899">2899</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01158">1158</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01963">1963</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01233">1233</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02038">2038</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02038">2038</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03395">3395</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03300">3300</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0d4f8067ee40546c4e64494d04e4bee8"/><section>
    <title>DCB_DEMCR_VC_HARDERR_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_HARDERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DEMCR: Vector Catch HardFault errors Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01965">1965</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6"/><section>
    <title>DCB_DEMCR_VC_INTERR_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02903">2903</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6"/><section>
    <title>DCB_DEMCR_VC_INTERR_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01967">1967</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6"/><section>
    <title>DCB_DEMCR_VC_INTERR_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02042">2042</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6"/><section>
    <title>DCB_DEMCR_VC_INTERR_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02042">2042</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6"/><section>
    <title>DCB_DEMCR_VC_INTERR_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03399">3399</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6"/><section>
    <title>DCB_DEMCR_VC_INTERR_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03304">3304</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7ca63bbc80211bc240d6c6455ad011e6"/><section>
    <title>DCB_DEMCR_VC_INTERR_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb">DCB_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01969">1969</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb"/><section>
    <title>DCB_DEMCR_VC_INTERR_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02902">2902</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb"/><section>
    <title>DCB_DEMCR_VC_INTERR_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01966">1966</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb"/><section>
    <title>DCB_DEMCR_VC_INTERR_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02041">2041</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb"/><section>
    <title>DCB_DEMCR_VC_INTERR_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02041">2041</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb"/><section>
    <title>DCB_DEMCR_VC_INTERR_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03398">3398</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb"/><section>
    <title>DCB_DEMCR_VC_INTERR_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03303">3303</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7cc3c80c266faf134a1b92a40b04d8eb"/><section>
    <title>DCB_DEMCR_VC_INTERR_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_INTERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DEMCR: Vector Catch interrupt errors Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01968">1968</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b"/><section>
    <title>DCB_DEMCR_VC_MMERR_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02918">2918</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b"/><section>
    <title>DCB_DEMCR_VC_MMERR_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01982">1982</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b"/><section>
    <title>DCB_DEMCR_VC_MMERR_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02057">2057</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b"/><section>
    <title>DCB_DEMCR_VC_MMERR_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02057">2057</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b"/><section>
    <title>DCB_DEMCR_VC_MMERR_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03414">3414</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b"/><section>
    <title>DCB_DEMCR_VC_MMERR_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03319">3319</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1fef5fc3e84ef6acc0c087f5fa780b7b"/><section>
    <title>DCB_DEMCR_VC_MMERR_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4">DCB_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01984">1984</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4"/><section>
    <title>DCB_DEMCR_VC_MMERR_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02917">2917</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4"/><section>
    <title>DCB_DEMCR_VC_MMERR_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01981">1981</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4"/><section>
    <title>DCB_DEMCR_VC_MMERR_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02056">2056</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4"/><section>
    <title>DCB_DEMCR_VC_MMERR_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02056">2056</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4"/><section>
    <title>DCB_DEMCR_VC_MMERR_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03413">3413</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4"/><section>
    <title>DCB_DEMCR_VC_MMERR_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03318">3318</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa45fd3e9d92c970a12916ffa52b304c4"/><section>
    <title>DCB_DEMCR_VC_MMERR_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_MMERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>DCB DEMCR: Vector Catch MemManage errors Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01983">1983</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02915">2915</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01979">1979</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02054">2054</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02054">2054</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03411">3411</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03316">3316</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09f83c2b639968b088a92c6811f00f08"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5">DCB_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01981">1981</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02914">2914</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01978">1978</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02053">2053</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02053">2053</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03410">3410</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03315">3315</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8dc92767c451c58cb6df7967bd6b31b5"/><section>
    <title>DCB_DEMCR_VC_NOCPERR_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_NOCPERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DEMCR: Vector Catch NOCP errors Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01980">1980</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713"/><section>
    <title>DCB_DEMCR_VC_SFERR_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02897">2897</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713"/><section>
    <title>DCB_DEMCR_VC_SFERR_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01961">1961</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713"/><section>
    <title>DCB_DEMCR_VC_SFERR_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02036">2036</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713"/><section>
    <title>DCB_DEMCR_VC_SFERR_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02036">2036</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713"/><section>
    <title>DCB_DEMCR_VC_SFERR_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03393">3393</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713"/><section>
    <title>DCB_DEMCR_VC_SFERR_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03298">3298</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56ceaf093968c116b30e910488c56713"/><section>
    <title>DCB_DEMCR_VC_SFERR_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2">DCB_DEMCR_VC_SFERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01963">1963</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2"/><section>
    <title>DCB_DEMCR_VC_SFERR_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02896">2896</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2"/><section>
    <title>DCB_DEMCR_VC_SFERR_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01960">1960</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2"/><section>
    <title>DCB_DEMCR_VC_SFERR_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02035">2035</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2"/><section>
    <title>DCB_DEMCR_VC_SFERR_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02035">2035</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2"/><section>
    <title>DCB_DEMCR_VC_SFERR_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03392">3392</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2"/><section>
    <title>DCB_DEMCR_VC_SFERR_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03297">3297</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f81abbc3d7a509a6538947edb670da2"/><section>
    <title>DCB_DEMCR_VC_SFERR_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_SFERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_SFERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_SFERR_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>DCB DEMCR: Vector Catch SecureFault Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01962">1962</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02909">2909</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01973">1973</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02048">2048</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02048">2048</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03405">3405</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03310">3310</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636ccd0ff5dd449f1a318f7136dc693b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b">DCB_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01975">1975</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02908">2908</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01972">1972</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02047">2047</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02047">2047</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03404">3404</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03309">3309</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b60664ade333a467195c240ceb2f59b"/><section>
    <title>DCB_DEMCR_VC_STATERR_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DEMCR_VC_STATERR_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>DCB DEMCR: Vector Catch state errors Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01974">1974</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02858">2858</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01141">1141</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01922">1922</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01216">1216</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01997">1997</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01997">1997</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03354">3354</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03259">3259</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3b3d1d7747fca2bda398861ea9fbcedc"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd">DCB_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>DCB DHCSR: Debug enable control Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01924">1924</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02857">2857</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01140">1140</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01921">1921</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01215">1215</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01996">1996</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01996">1996</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03353">3353</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03258">3258</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf778dc2d4bef1c5ebc20c514fe3bd7fd"/><section>
    <title>DCB_DHCSR_C_DEBUGEN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_DEBUGEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DHCSR: Debug enable control Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01923">1923</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02855">2855</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01138">1138</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01919">1919</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01213">1213</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01994">1994</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01994">1994</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03351">3351</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03256">3256</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e33bd97d480af3a24b3c34d6bd77f13"/><section>
    <title>DCB_DHCSR_C_HALT_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37">DCB_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt control Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01921">1921</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02854">2854</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01137">1137</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01918">1918</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01212">1212</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01993">1993</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01993">1993</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03350">3350</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03255">3255</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8715aba59d08a28d58763c1845007e37"/><section>
    <title>DCB_DHCSR_C_HALT_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_HALT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DHCSR: Halt control Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01920">1920</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02849">2849</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01132">1132</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01913">1913</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01207">1207</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01988">1988</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01988">1988</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03345">3345</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03250">3250</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab16f27417e246d0e1ebf11b405a5e521"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79">DCB_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01915">1915</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02848">2848</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01131">1131</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01912">1912</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01206">1206</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01987">1987</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01987">1987</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03344">3344</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03249">3249</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79eee7530dee856083bed16fb5196b79"/><section>
    <title>DCB_DHCSR_C_MASKINTS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_MASKINTS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DHCSR: Mask interrupts control Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01914">1914</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4"/><section>
    <title>DCB_DHCSR_C_PMOV_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02843">2843</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4"/><section>
    <title>DCB_DHCSR_C_PMOV_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03339">3339</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4"/><section>
    <title>DCB_DHCSR_C_PMOV_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03244">3244</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de"/><section>
    <title>DCB_DHCSR_C_PMOV_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02842">2842</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de"/><section>
    <title>DCB_DHCSR_C_PMOV_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03338">3338</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de"/><section>
    <title>DCB_DHCSR_C_PMOV_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03243">3243</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Snap stall control Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02846">2846</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Snap stall control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01910">1910</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Snap stall control Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01985">1985</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Snap stall control Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01985">1985</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Snap stall control Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03342">3342</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Snap stall control Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03247">3247</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad04296a033cfc6c85b2067a6fca74357"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930">DCB_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Snap stall control Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01912">1912</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DHCSR: Snap stall control Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02845">2845</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DHCSR: Snap stall control Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01909">1909</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DHCSR: Snap stall control Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01984">1984</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DHCSR: Snap stall control Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01984">1984</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DHCSR: Snap stall control Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03341">3341</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DHCSR: Snap stall control Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03246">3246</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad398d284d3fa76f3fabb3b8ad052b930"/><section>
    <title>DCB_DHCSR_C_SNAPSTALL_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>DCB DHCSR: Snap stall control Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01911">1911</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02852">2852</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01135">1135</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01916">1916</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01210">1210</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01991">1991</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01991">1991</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03348">3348</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03253">3253</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga310c8c0a49e650999eaf012b7d88a72d"/><section>
    <title>DCB_DHCSR_C_STEP_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb">DCB_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Step control Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01918">1918</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02851">2851</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01134">1134</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01915">1915</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01209">1209</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01990">1990</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01990">1990</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03347">3347</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03252">3252</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624e7715c52c7c1a61142ae8671119bb"/><section>
    <title>DCB_DHCSR_C_STEP_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_STEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_STEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>DCB DHCSR: Step control Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01917">1917</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02807">2807</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01105">1105</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01883">1883</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01180">1180</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01958">1958</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01958">1958</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03303">3303</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03208">3208</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf09798457faaaf37a65df1435a66b166"/><section>
    <title>DCB_DHCSR_DBGKEY_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2">DCB_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Debug key Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01885">1885</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02806">2806</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01104">1104</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01882">1882</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01179">1179</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01957">1957</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01957">1957</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03302">3302</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03207">3207</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga12b3737946b54102c34dcea6c78405f2"/><section>
    <title>DCB_DHCSR_DBGKEY_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_DBGKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Debug key Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01884">1884</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3"/><section>
    <title>DCB_DHCSR_S_FPD_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02819">2819</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3"/><section>
    <title>DCB_DHCSR_S_FPD_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03315">3315</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3"/><section>
    <title>DCB_DHCSR_S_FPD_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03220">3220</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213"/><section>
    <title>DCB_DHCSR_S_FPD_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02818">2818</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213"/><section>
    <title>DCB_DHCSR_S_FPD_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03314">3314</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213"/><section>
    <title>DCB_DHCSR_S_FPD_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03219">3219</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02837">2837</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01126">1126</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01904">1904</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01201">1201</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01979">1979</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01979">1979</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03333">3333</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03238">3238</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafde3d82fba9bf12538370f862c5cd01e"/><section>
    <title>DCB_DHCSR_S_HALT_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da">DCB_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halted status Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01906">1906</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02836">2836</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01125">1125</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01903">1903</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01200">1200</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01978">1978</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01978">1978</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03332">3332</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03237">3237</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae3213e4a2e71ce4250d5dd6282ce76da"/><section>
    <title>DCB_DHCSR_S_HALT_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_HALT_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_HALT_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DHCSR: Halted status Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01905">1905</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02831">2831</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01120">1120</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01898">1898</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01195">1195</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01973">1973</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01973">1973</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03327">3327</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03232">3232</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga34ee618d96d0528f765f557045bc7858"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5">DCB_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Lockup status Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01900">1900</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02830">2830</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01119">1119</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01897">1897</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01194">1194</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01972">1972</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01972">1972</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03326">3326</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03231">3231</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9ad849410b8f8532d42a0c98c7a8a8a5"/><section>
    <title>DCB_DHCSR_S_LOCKUP_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_LOCKUP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DHCSR: Lockup status Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01899">1899</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02825">2825</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03321">3321</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03226">3226</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02824">2824</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03320">3320</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03225">3225</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02840">2840</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01129">1129</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01907">1907</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01204">1204</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01982">1982</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01982">1982</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03336">3336</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03241">3241</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fb6f604c62b90564a0bc065feab9bba"/><section>
    <title>DCB_DHCSR_S_REGRDY_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7">DCB_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Register ready status Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01909">1909</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02839">2839</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01128">1128</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01906">1906</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01203">1203</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01981">1981</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01981">1981</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03335">3335</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03240">3240</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad962e2f5f279ad8b066587b0647a2bb7"/><section>
    <title>DCB_DHCSR_S_REGRDY_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_REGRDY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DHCSR: Register ready status Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01908">1908</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02813">2813</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01111">1111</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01889">1889</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01186">1186</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01964">1964</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01964">1964</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03309">3309</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03214">3214</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8731dddf478a4f3b42d00b0b871c2e70"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557">DCB_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01891">1891</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02812">2812</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01110">1110</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01888">1888</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01185">1185</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01963">1963</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01963">1963</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03308">3308</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03213">3213</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad1e54f0a3444ef957469404953ac6557"/><section>
    <title>DCB_DHCSR_S_RESET_ST_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESET_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>DCB DHCSR: Reset sticky status Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01890">1890</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02810">2810</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01108">1108</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01886">1886</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01183">1183</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01961">1961</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01961">1961</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03306">3306</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03211">3211</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e2b9c3bb98114ae95991d4e244a7401"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1">DCB_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01888">1888</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02809">2809</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01107">1107</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01885">1885</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01182">1182</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01960">1960</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01960">1960</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03305">3305</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03210">3210</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad25c1624991baf865cb10afae7db57c1"/><section>
    <title>DCB_DHCSR_S_RESTART_ST_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RESTART_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>DCB DHCSR: Restart sticky status Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01887">1887</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02816">2816</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01114">1114</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01892">1892</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01189">1189</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01967">1967</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01967">1967</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03312">3312</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03217">3217</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga88912cf67a8ecfc8555ada187d828ba6"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca">DCB_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01894">1894</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02815">2815</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01113">1113</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01891">1891</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01188">1188</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01966">1966</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01966">1966</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03311">3311</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03216">3216</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76553119c9c6a14246701ad053ee2eca"/><section>
    <title>DCB_DHCSR_S_RETIRE_ST_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>DCB DHCSR: Retire sticky status Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01893">1893</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02828">2828</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01117">1117</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01895">1895</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01192">1192</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01970">1970</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01970">1970</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03324">3324</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03229">3229</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga79b58ace49a1e4b14ea93d09c34ad33e"/><section>
    <title>DCB_DHCSR_S_SDE_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db">DCB_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01897">1897</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02827">2827</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01116">1116</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01894">1894</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01191">1191</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01969">1969</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01969">1969</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03323">3323</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03228">3228</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6da4456644744f1395cc6a53a27b39db"/><section>
    <title>DCB_DHCSR_S_SDE_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DCB DHCSR: Secure debug enabled Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01896">1896</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02834">2834</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01123">1123</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01901">1901</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01198">1198</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01976">1976</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01976">1976</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03330">3330</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03235">3235</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafbfe8bbcf7240126780a631da3e8d4f1"/><section>
    <title>DCB_DHCSR_S_SLEEP_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc">DCB_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Sleeping status Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01903">1903</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02833">2833</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01122">1122</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01900">1900</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01197">1197</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01975">1975</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01975">1975</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03329">3329</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03234">3234</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga08d9aff46b98a76bcc8af40b54e44acc"/><section>
    <title>DCB_DHCSR_S_SLEEP_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SLEEP_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DCB DHCSR: Sleeping status Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01902">1902</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e"/><section>
    <title>DCB_DHCSR_S_SUIDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02822">2822</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e"/><section>
    <title>DCB_DHCSR_S_SUIDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03318">3318</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e"/><section>
    <title>DCB_DHCSR_S_SUIDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03223">3223</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b"/><section>
    <title>DCB_DHCSR_S_SUIDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02821">2821</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b"/><section>
    <title>DCB_DHCSR_S_SUIDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03317">3317</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b"/><section>
    <title>DCB_DHCSR_S_SUIDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03222">3222</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02928">2928</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03424">3424</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03329">3329</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02927">2927</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03423">3423</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03328">3328</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02925">2925</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03421">3421</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03326">3326</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02924">2924</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03420">3420</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03325">3325</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02934">2934</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03430">3430</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03335">3335</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02933">2933</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03429">3429</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03334">3334</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02931">2931</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03427">3427</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03332">3332</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02930">2930</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03426">3426</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03331">3331</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02963">2963</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01182">1182</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02005">2005</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01257">1257</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02080">2080</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02080">2080</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03459">3459</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03364">3364</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga636488a90fb3aad5b8019c779f2971d0"/><section>
    <title>DCB_DSCSR_CDS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208">DCB_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02007">2007</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02962">2962</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01181">1181</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02004">2004</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01256">1256</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02079">2079</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02079">2079</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03458">3458</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03363">3363</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1bfa3500fe3d3b9a00475ea1b03b4208"/><section>
    <title>DCB_DSCSR_CDS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDS_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DCB DSCSR: Current domain Secure Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02006">2006</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02960">2960</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01179">1179</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02002">2002</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01254">1254</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02077">2077</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02077">2077</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03456">3456</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03361">3361</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae99c1a6965e103bc3970de7b8e636ec"/><section>
    <title>DCB_DSCSR_CDSKEY_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57">DCB_DSCSR_CDSKEY_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02004">2004</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02959">2959</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01178">1178</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02001">2001</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01253">1253</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02076">2076</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02076">2076</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03455">3455</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03360">3360</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac83880a712da05a4ab21b3a37f0e7a57"/><section>
    <title>DCB_DSCSR_CDSKEY_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_CDSKEY_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_CDSKEY_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_CDSKEY_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCSR: CDS write-enable key Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02003">2003</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02966">2966</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01185">1185</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02008">2008</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01260">1260</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02083">2083</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02083">2083</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03462">3462</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03367">3367</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga658bf1a8c8f23b6e8fc66d7083ee7e73"/><section>
    <title>DCB_DSCSR_SBRSEL_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07">DCB_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02010">2010</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02965">2965</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01184">1184</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02007">2007</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01259">1259</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02082">2082</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02082">2082</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03461">3461</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03366">3366</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa41e2fe7079ed5c7d1fb5f21e2d9da07"/><section>
    <title>DCB_DSCSR_SBRSEL_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSEL_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02009">2009</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02969">2969</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01188">1188</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02011">2011</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01263">1263</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02086">2086</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02086">2086</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03465">3465</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03370">3370</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7189a0400b7ab4cf295efaa6c52a0426"/><section>
    <title>DCB_DSCSR_SBRSELEN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Msk</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8">DCB_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02013">2013</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02968">2968</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01187">1187</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02010">2010</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01262">1262</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02085">2085</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02085">2085</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03464">3464</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03369">3369</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd4b8bef5d9a60eaf9c85f552c1d8ee8"/><section>
    <title>DCB_DSCSR_SBRSELEN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_DSCSR_SBRSELEN_Pos</primary><secondary>Debug Control Block</secondary></indexterm>
<indexterm><primary>Debug Control Block</primary><secondary>DCB_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>DCB DSCSR: Secure banked register select enable Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02012">2012</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
</section>
    <xi:include href="group___c_m_s_i_s___d_i_b.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
