

================================================================
== Vitis HLS Report for 'merge_sort_1'
================================================================
* Date:           Mon Apr 17 18:12:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1000002|  1000002|  10.000 ms|  10.000 ms|  1000002|  1000002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_7_1  |  1000000|  1000000|         2|          1|          1|  1000000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_01 = alloca i32 1"   --->   Operation 7 'alloca' 'j_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.45ns)   --->   "%store_ln7 = store i32 0, i32 %j_01" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 9 'store' 'store_ln7' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln7 = store i32 0, i32 %k" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 10 'store' 'store_ln7' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln7 = store i20 0, i20 %i" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 11 'store' 'store_ln7' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 12 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_5 = load i20 %i" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 13 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_3 = load i32 %k" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 14 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_5 = load i32 %j_01" [sort_seperate_bucket/merge_sort.c:29]   --->   Operation 15 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln7 = icmp_eq  i20 %i_5, i20 1000000" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 16 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000000, i64 1000000, i64 1000000"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln7 = add i20 %i_5, i20 1" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 18 'add' 'add_ln7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.body.split, void %for.end" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 19 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %j_5" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 20 'zext' 'zext_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input1_addr = getelementptr i32 %input1, i64 0, i64 %zext_ln8" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 21 'getelementptr' 'input1_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.24ns)   --->   "%input1_load = load i19 %input1_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 22 'load' 'input1_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i32 %k_3" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 23 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input2_addr = getelementptr i32 %input2, i64 0, i64 %zext_ln8_1" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 24 'getelementptr' 'input2_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.24ns)   --->   "%input2_load = load i19 %input2_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 25 'load' 'input2_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_slt  i32 %j_5, i32 500000" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 26 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln10_1 = icmp_slt  i32 %k_3, i32 500000" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 27 'icmp' 'icmp_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%and_ln10 = and i1 %icmp_ln10, i1 %icmp_ln10_1" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 28 'and' 'and_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %and_ln10, void %if.else26, void %if.then" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 29 'br' 'br_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_eq  i32 %j_5, i32 500000" [sort_seperate_bucket/merge_sort.c:23]   --->   Operation 30 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln7 & !and_ln10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.12ns)   --->   "%and_ln23 = and i1 %icmp_ln23, i1 %icmp_ln10_1" [sort_seperate_bucket/merge_sort.c:23]   --->   Operation 31 'and' 'and_ln23' <Predicate = (!icmp_ln7 & !and_ln10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %and_ln23, void %if.else36, void %if.then30" [sort_seperate_bucket/merge_sort.c:23]   --->   Operation 32 'br' 'br_ln23' <Predicate = (!icmp_ln7 & !and_ln10)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%j_6 = add i32 %j_5, i32 1" [sort_seperate_bucket/merge_sort.c:29]   --->   Operation 33 'add' 'j_6' <Predicate = (!icmp_ln7 & !and_ln10 & !and_ln23)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%store_ln29 = store i32 %j_6, i32 %j_01" [sort_seperate_bucket/merge_sort.c:29]   --->   Operation 34 'store' 'store_ln29' <Predicate = (!icmp_ln7 & !and_ln10 & !and_ln23)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%k_5 = add i32 %k_3, i32 1" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 35 'add' 'k_5' <Predicate = (!icmp_ln7 & !and_ln10 & and_ln23)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.45ns)   --->   "%store_ln26 = store i32 500000, i32 %j_01" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 36 'store' 'store_ln26' <Predicate = (!icmp_ln7 & !and_ln10 & and_ln23)> <Delay = 0.45>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%store_ln26 = store i32 %k_5, i32 %k" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 37 'store' 'store_ln26' <Predicate = (!icmp_ln7 & !and_ln10 & and_ln23)> <Delay = 0.41>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln7 = store i20 %add_ln7, i20 %i" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 38 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 39 'br' 'br_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [sort_seperate_bucket/merge_sort.c:32]   --->   Operation 60 'ret' 'ret_ln32' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i20 %i_5" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 40 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 41 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sort_seperate_bucket/merge_sort.c:5]   --->   Operation 42 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.24ns)   --->   "%input1_load = load i19 %input1_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 43 'load' 'input1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_2 : Operation 44 [1/2] (1.24ns)   --->   "%input2_load = load i19 %input2_addr" [sort_seperate_bucket/merge_sort.c:8]   --->   Operation 44 'load' 'input2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln7" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 45 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%store_ln28 = store i32 %input1_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 46 'store' 'store_ln28' <Predicate = (!and_ln10 & !and_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!and_ln10 & !and_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%store_ln24 = store i32 %input2_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:24]   --->   Operation 48 'store' 'store_ln24' <Predicate = (!and_ln10 & and_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = (!and_ln10 & and_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln11 = icmp_slt  i32 %input1_load, i32 %input2_load" [sort_seperate_bucket/merge_sort.c:11]   --->   Operation 50 'icmp' 'icmp_ln11' <Predicate = (and_ln10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %if.else, void %if.then10" [sort_seperate_bucket/merge_sort.c:11]   --->   Operation 51 'br' 'br_ln11' <Predicate = (and_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.24ns)   --->   "%store_ln17 = store i32 %input2_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:17]   --->   Operation 52 'store' 'store_ln17' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%k_4 = add i32 %k_3, i32 1" [sort_seperate_bucket/merge_sort.c:18]   --->   Operation 53 'add' 'k_4' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.41ns)   --->   "%store_ln18 = store i32 %k_4, i32 %k" [sort_seperate_bucket/merge_sort.c:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 0.41>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 55 'br' 'br_ln0' <Predicate = (and_ln10 & !icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln12 = store i32 %input1_load, i20 %output_r_addr" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 56 'store' 'store_ln12' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%j = add i32 %j_5, i32 1" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 57 'add' 'j' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.45ns)   --->   "%store_ln15 = store i32 %j, i32 %j_01" [sort_seperate_bucket/merge_sort.c:15]   --->   Operation 58 'store' 'store_ln15' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 0.45>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:15]   --->   Operation 59 'br' 'br_ln15' <Predicate = (and_ln10 & icmp_ln11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/merge_sort.c:29) on local variable 'j' [15]  (0 ns)
	'add' operation ('j', sort_seperate_bucket/merge_sort.c:29) [41]  (0.88 ns)
	'store' operation ('store_ln29', sort_seperate_bucket/merge_sort.c:29) of variable 'j', sort_seperate_bucket/merge_sort.c:29 on local variable 'j' [42]  (0.453 ns)
	blocking operation 0.223 ns on control path)

 <State 2>: 3.36ns
The critical path consists of the following:
	'load' operation ('input1_load', sort_seperate_bucket/merge_sort.c:8) on array 'input1' [26]  (1.25 ns)
	'store' operation ('store_ln12', sort_seperate_bucket/merge_sort.c:12) of variable 'input1_load', sort_seperate_bucket/merge_sort.c:8 on array 'output_r' [59]  (1.25 ns)
	blocking operation 0.859 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
