****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_fe_top
Version: K-2015.12-SP3-2
Date   : Fri Mar 15 16:09:50 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk
Report timing status: Processing group core_clk (total endpoints 4468)...10% done.
Report timing status: Processing group core_clk (total endpoints 4468)...20% done.

  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/CTS_CTS_core_clk_CTO_delay45/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                      Trans       Incr       Path
  -----------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock source latency                                                  0.000      0.000
  clk_i (in)                                                 0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                 0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                 0.078      0.048 &    0.114 r
  icache_1/CTSINVX8_G1B2I4/ZN (INVX4)                        0.080      0.054 &    0.167 f
  icache_1/lce/CTSINVX8_G1B1I6/ZN (INVX2)                    0.031      0.019 &    0.187 r
  icache_1/lce/CTS_CTS_core_clk_CTO_delay45/Z (NBUFFX2)      0.243      0.152 &    0.339 r
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)    0.243      0.002 &    0.341 r
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/QN (DFFX1)     0.049      0.152 &    0.493 f
  icache_1/lce/lce_tr_resp_in_fifo/U14/Q (OA221X1)           0.041      0.086 &    0.579 f
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/D (DFFX1)      0.041     -0.001 &    0.579 f
  data arrival time                                                                0.579

  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock source latency                                                  0.000      0.000
  clk_i (in)                                                 0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                 0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                 0.085      0.053 &    0.127 r
  icache_1/CTSINVX8_G1B2I4/ZN (INVX4)                        0.086      0.062 &    0.189 f
  icache_1/lce/CTSINVX8_G1B1I6/ZN (INVX2)                    0.033      0.021 &    0.210 r
  icache_1/lce/CTS_CTS_core_clk_CTO_delay45/Z (NBUFFX2)      0.285      0.175 &    0.385 r
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)    0.285      0.003 &    0.387 r
  clock reconvergence pessimism                                        -0.046      0.342
  library hold time                                                     0.022      0.364
  data required time                                                               0.364
  -----------------------------------------------------------------------------------------
  data required time                                                               0.364
  data arrival time                                                               -0.579
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      0.215


  Startpoint: icache_1/lce/lce_cmd_fifo/tail_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/tail_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/CTSINVX16_G1B1I8/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                               Trans       Incr       Path
  ----------------------------------------------------------------------------------
  clock core_clk (rise edge)                          0.000      0.000      0.000
  clock source latency                                           0.000      0.000
  clk_i (in)                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                          0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                          0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                          0.110      0.078 &    0.192 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)                0.263      0.139 &    0.330 r
  icache_1/lce/lce_cmd_fifo/tail_r_reg/CLK (DFFX1)    0.263      0.005 &    0.336 r
  icache_1/lce/lce_cmd_fifo/tail_r_reg/QN (DFFX1)     0.054      0.157 &    0.492 f
  icache_1/lce/lce_cmd_fifo/U13/Q (OA221X1)           0.045      0.092 &    0.584 f
  icache_1/lce/lce_cmd_fifo/tail_r_reg/D (DFFX1)      0.045     -0.006 &    0.578 f
  data arrival time                                                         0.578

  clock core_clk (rise edge)                          0.000      0.000      0.000
  clock source latency                                           0.000      0.000
  clk_i (in)                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                          0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                          0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                          0.133      0.096 &    0.223 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)                0.310      0.167 &    0.390 r
  icache_1/lce/lce_cmd_fifo/tail_r_reg/CLK (DFFX1)    0.310      0.006 &    0.397 r
  clock reconvergence pessimism                                 -0.060      0.337
  library hold time                                              0.022      0.358
  data required time                                                        0.358
  ----------------------------------------------------------------------------------
  data required time                                                        0.358
  data arrival time                                                        -0.578
  ----------------------------------------------------------------------------------
  slack (MET)                                                               0.220


  Startpoint: itlb_1/ppn_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX16_G1B1I10/ZN (INVX4)                   0.219      0.119 &    0.311 r
  itlb_1/ppn_reg_8_/CLK (DFFX1)                  0.220      0.003 &    0.314 r
  itlb_1/ppn_reg_8_/Q (DFFX1)                    0.043      0.215 &    0.529 f
  icache_1/U1168/Q (AO22X1)                      0.033      0.080 &    0.609 f
  icache_1/addr_tv_r_reg_20_/D (DFFX2)           0.033     -0.000 &    0.609 f
  data arrival time                                                    0.609

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)           0.310      0.167 &    0.390 r
  icache_1/addr_tv_r_reg_20_/CLK (DFFX2)         0.310      0.006 &    0.396 r
  clock reconvergence pessimism                            -0.031      0.365
  library hold time                                         0.023      0.388
  data required time                                                   0.388
  -----------------------------------------------------------------------------
  data required time                                                   0.388
  data arrival time                                                   -0.609
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.221


  Startpoint: itlb_1/ppn_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_19_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX16_G1B1I10/ZN (INVX4)                   0.219      0.119 &    0.311 r
  itlb_1/ppn_reg_7_/CLK (DFFX1)                  0.219      0.002 &    0.313 r
  itlb_1/ppn_reg_7_/Q (DFFX1)                    0.042      0.215 &    0.527 f
  icache_1/U1169/Q (AO22X1)                      0.053      0.093 &    0.621 f
  icache_1/addr_tv_r_reg_19_/D (DFFX2)           0.053     -0.009 &    0.612 f
  data arrival time                                                    0.612

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)           0.310      0.167 &    0.390 r
  icache_1/addr_tv_r_reg_19_/CLK (DFFX2)         0.310      0.003 &    0.393 r
  clock reconvergence pessimism                            -0.031      0.362
  library hold time                                         0.018      0.380
  data required time                                                   0.380
  -----------------------------------------------------------------------------
  data required time                                                   0.380
  data arrival time                                                   -0.612
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.231


  Startpoint: itlb_1/ppn_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX16_G1B1I10/ZN (INVX4)                   0.219      0.119 &    0.311 r
  itlb_1/ppn_reg_5_/CLK (DFFX1)                  0.219      0.002 &    0.313 r
  itlb_1/ppn_reg_5_/Q (DFFX1)                    0.048      0.218 &    0.531 f
  icache_1/U1171/Q (AO22X1)                      0.050      0.093 &    0.624 f
  icache_1/addr_tv_r_reg_17_/D (DFFX2)           0.050     -0.006 &    0.618 f
  data arrival time                                                    0.618

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)           0.310      0.167 &    0.390 r
  icache_1/addr_tv_r_reg_17_/CLK (DFFX2)         0.310      0.003 &    0.393 r
  clock reconvergence pessimism                            -0.031      0.362
  library hold time                                         0.019      0.381
  data required time                                                   0.381
  -----------------------------------------------------------------------------
  data required time                                                   0.381
  data arrival time                                                   -0.618
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.237


  Startpoint: icache_1/lce/lce_data_cmd_fifo/tail_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/tail_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                               0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                               0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                               0.110      0.078 &    0.192 f
  CTSINVX8_G1B1I2/ZN (INVX4)                               0.211      0.114 &    0.306 r
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/CLK (DFFX1)    0.211      0.003 &    0.310 r
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/QN (DFFX1)     0.068      0.165 &    0.475 f
  icache_1/lce/lce_data_cmd_fifo/U13/Q (OA221X1)           0.066      0.105 &    0.580 f
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/D (DFFX1)      0.066     -0.010 &    0.570 f
  data arrival time                                                              0.570

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                               0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                               0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                               0.133      0.096 &    0.223 f
  CTSINVX8_G1B1I2/ZN (INVX4)                               0.248      0.137 &    0.360 r
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/CLK (DFFX1)    0.249      0.004 &    0.365 r
  clock reconvergence pessimism                                      -0.054      0.311
  library hold time                                                   0.015      0.326
  data required time                                                             0.326
  ---------------------------------------------------------------------------------------
  data required time                                                             0.326
  data arrival time                                                             -0.570
  ---------------------------------------------------------------------------------------
  slack (MET)                                                                    0.244


  Startpoint: icache_1/eaddr_tl_r_reg_50_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_50_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I15/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX8_G1B1I15/ZN (INVX4)                    0.230      0.119 &    0.311 r
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)        0.230      0.005 &    0.316 r
  icache_1/eaddr_tl_r_reg_50_/Q (DFFX1)          0.046      0.218 &    0.534 f
  icache_1/U33/QN (NAND2X1)                      0.052      0.033 &    0.567 r
  icache_1/U34/QN (NAND2X2)                      0.030      0.024 &    0.590 f
  icache_1/eaddr_tl_r_reg_50_/D (DFFX1)          0.030     -0.005 &    0.586 f
  data arrival time                                                    0.586

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  CTSINVX8_G1B1I15/ZN (INVX4)                    0.272      0.144 &    0.367 r
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)        0.273      0.006 &    0.373 r
  clock reconvergence pessimism                            -0.056      0.317
  library hold time                                         0.024      0.341
  data required time                                                   0.341
  -----------------------------------------------------------------------------
  data required time                                                   0.341
  data arrival time                                                   -0.586
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.245


  Startpoint: itlb_1/ppn_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_18_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX16_G1B1I10/ZN (INVX4)                   0.219      0.119 &    0.311 r
  itlb_1/ppn_reg_6_/CLK (DFFX1)                  0.220      0.003 &    0.314 r
  itlb_1/ppn_reg_6_/Q (DFFX1)                    0.063      0.229 &    0.542 f
  icache_1/U1170/Q (AO22X1)                      0.046      0.094 &    0.636 f
  icache_1/addr_tv_r_reg_18_/D (DFFX2)           0.046     -0.006 &    0.630 f
  data arrival time                                                    0.630

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)           0.310      0.167 &    0.390 r
  icache_1/addr_tv_r_reg_18_/CLK (DFFX2)         0.310      0.006 &    0.396 r
  clock reconvergence pessimism                            -0.031      0.365
  library hold time                                         0.020      0.385
  data required time                                                   0.385
  -----------------------------------------------------------------------------
  data required time                                                   0.385
  data arrival time                                                   -0.630
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.245


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/CLK (DFFX1)    0.183      0.016 &    0.392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/Q (DFFX1)      0.034      0.205 &    0.598 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1347/Q (MUX21X1)              0.037      0.066 &    0.664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/D (DFFX1)      0.037     -0.002 &    0.661 f
  data arrival time                                                                                             0.661

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__395_/CLK (DFFX1)    0.222      0.020 &    0.451 r
  clock reconvergence pessimism                                                                     -0.054      0.396
  library hold time                                                                                  0.019      0.416
  data required time                                                                                            0.416
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.416
  data arrival time                                                                                            -0.661
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.246


  Startpoint: itlb_1/ppn_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_21_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX16_G1B1I10/ZN (INVX4)                   0.219      0.119 &    0.311 r
  itlb_1/ppn_reg_9_/CLK (DFFX1)                  0.220      0.001 &    0.312 r
  itlb_1/ppn_reg_9_/Q (DFFX1)                    0.055      0.223 &    0.536 f
  icache_1/U1167/Q (AO22X1)                      0.056      0.100 &    0.635 f
  icache_1/addr_tv_r_reg_21_/D (DFFX2)           0.056     -0.010 &    0.625 f
  data arrival time                                                    0.625

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)           0.310      0.167 &    0.390 r
  icache_1/addr_tv_r_reg_21_/CLK (DFFX2)         0.310      0.003 &    0.393 r
  clock reconvergence pessimism                            -0.031      0.362
  library hold time                                         0.017      0.379
  data required time                                                   0.379
  -----------------------------------------------------------------------------
  data required time                                                   0.379
  data arrival time                                                   -0.625
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.246


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/CLK (DFFX1)    0.183      0.014 &    0.390 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/Q (DFFX1)      0.036      0.207 &    0.597 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1387/Q (MUX21X1)              0.042      0.070 &    0.667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/D (DFFX1)      0.042     -0.009 &    0.658 f
  data arrival time                                                                                             0.658

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/CLK (DFFX1)    0.222      0.017 &    0.448 r
  clock reconvergence pessimism                                                                     -0.054      0.393
  library hold time                                                                                  0.018      0.412
  data required time                                                                                            0.412
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.412
  data arrival time                                                                                            -0.658
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.246


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.125      0.133 &    0.133 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.115      0.080 &    0.213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.070      0.042 &    0.255 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.057      0.038 &    0.293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I3/ZN (INVX16)    0.099      0.053 &    0.346 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/CLK (DFFX1)     0.099      0.011 &    0.357 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/Q (DFFX1)       0.036      0.198 &    0.555 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1342/Q (MUX21X1)               0.037      0.066 &    0.621 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/D (DFFX1)       0.037     -0.003 &    0.618 f
  data arrival time                                                                                            0.618

  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.143      0.146 &    0.146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.131      0.091 &    0.238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.083      0.053 &    0.291 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.069      0.046 &    0.337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I3/ZN (INVX16)    0.118      0.064 &    0.401 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__403_/CLK (DFFX1)     0.121      0.014 &    0.415 r
  clock reconvergence pessimism                                                                    -0.055      0.360
  library hold time                                                                                 0.012      0.371
  data required time                                                                                           0.371
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.371
  data arrival time                                                                                           -0.618
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.247


  Startpoint: itlb_1/ppn_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX16_G1B1I10/ZN (INVX4)                   0.219      0.119 &    0.311 r
  itlb_1/ppn_reg_0_/CLK (DFFX1)                  0.219      0.002 &    0.313 r
  itlb_1/ppn_reg_0_/Q (DFFX1)                    0.060      0.227 &    0.539 f
  icache_1/U1176/Q (AO22X1)                      0.060      0.102 &    0.641 f
  icache_1/addr_tv_r_reg_12_/D (DFFX2)           0.060     -0.015 &    0.627 f
  data arrival time                                                    0.627

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  icache_1/CTSINVX16_G1B1I8/ZN (INVX4)           0.310      0.167 &    0.390 r
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)         0.310      0.004 &    0.395 r
  clock reconvergence pessimism                            -0.031      0.364
  library hold time                                         0.016      0.380
  data required time                                                   0.380
  -----------------------------------------------------------------------------
  data required time                                                   0.380
  data arrival time                                                   -0.627
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.247


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/CLK (DFFX1)     0.183      0.016 &    0.392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/Q (DFFX1)       0.036      0.207 &    0.598 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1159/Q (MUX21X1)              0.039      0.068 &    0.666 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/D (DFFX1)       0.039     -0.004 &    0.662 f
  data arrival time                                                                                             0.662

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__24_/CLK (DFFX1)     0.222      0.019 &    0.450 r
  clock reconvergence pessimism                                                                     -0.054      0.396
  library hold time                                                                                  0.019      0.415
  data required time                                                                                            0.415
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.415
  data arrival time                                                                                            -0.662
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.247


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)    0.183      0.014 &    0.390 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/Q (DFFX1)      0.034      0.205 &    0.595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1239/Q (MUX21X1)              0.037      0.066 &    0.661 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/D (DFFX1)      0.037     -0.001 &    0.660 f
  data arrival time                                                                                             0.660

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)    0.222      0.017 &    0.448 r
  clock reconvergence pessimism                                                                     -0.054      0.393
  library hold time                                                                                  0.019      0.413
  data required time                                                                                            0.413
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.413
  data arrival time                                                                                            -0.660
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.248


  Startpoint: icache_1/eaddr_tl_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX8_G1B1I2/ZN (INVX4)                     0.211      0.114 &    0.306 r
  icache_1/eaddr_tl_r_reg_13_/CLK (DFFX1)        0.212      0.004 &    0.311 r
  icache_1/eaddr_tl_r_reg_13_/Q (DFFX1)          0.049      0.219 &    0.529 f
  icache_1/U1081/Q (AO22X1)                      0.045      0.085 &    0.615 f
  icache_1/eaddr_tv_r_reg_13_/D (DFFX1)          0.045     -0.005 &    0.610 f
  data arrival time                                                    0.610

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  CTSINVX8_G1B1I15/ZN (INVX4)                    0.272      0.144 &    0.367 r
  icache_1/eaddr_tv_r_reg_13_/CLK (DFFX1)        0.272      0.006 &    0.372 r
  clock reconvergence pessimism                            -0.031      0.341
  library hold time                                         0.021      0.362
  data required time                                                   0.362
  -----------------------------------------------------------------------------
  data required time                                                   0.362
  data arrival time                                                   -0.610
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.248


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.125      0.133 &    0.133 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.115      0.080 &    0.213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.070      0.042 &    0.255 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.057      0.038 &    0.293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.101      0.062 &    0.356 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/CLK (DFFX1)     0.101      0.005 &    0.361 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/Q (DFFX1)       0.038      0.199 &    0.560 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1512/Q (MUX21X1)               0.041      0.069 &    0.630 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/D (DFFX1)       0.041     -0.008 &    0.622 f
  data arrival time                                                                                            0.622

  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.143      0.146 &    0.146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.131      0.091 &    0.238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.083      0.053 &    0.291 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.069      0.046 &    0.337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.122      0.078 &    0.414 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__251_/CLK (DFFX1)     0.123      0.006 &    0.421 r
  clock reconvergence pessimism                                                                    -0.059      0.362
  library hold time                                                                                 0.011      0.373
  data required time                                                                                           0.373
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.373
  data arrival time                                                                                           -0.622
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.248


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.125      0.133 &    0.133 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.115      0.080 &    0.213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.070      0.042 &    0.255 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.057      0.038 &    0.293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I3/ZN (INVX16)    0.099      0.053 &    0.346 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/CLK (DFFX1)     0.099      0.011 &    0.357 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/Q (DFFX1)       0.036      0.197 &    0.554 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U740/Q (MUX21X1)                0.037      0.066 &    0.620 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/D (DFFX1)       0.037     -0.000 &    0.620 f
  data arrival time                                                                                            0.620

  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.143      0.146 &    0.146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.131      0.091 &    0.238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.083      0.053 &    0.291 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.069      0.046 &    0.337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I3/ZN (INVX16)    0.118      0.064 &    0.401 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/CLK (DFFX1)     0.121      0.014 &    0.415 r
  clock reconvergence pessimism                                                                    -0.055      0.360
  library hold time                                                                                 0.012      0.371
  data required time                                                                                           0.371
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.371
  data arrival time                                                                                           -0.620
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.248


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/CLK (DFFX1)    0.183      0.014 &    0.390 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/Q (DFFX1)      0.037      0.207 &    0.598 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U863/Q (MUX21X1)               0.041      0.070 &    0.667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/D (DFFX1)      0.041     -0.007 &    0.660 f
  data arrival time                                                                                             0.660

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__290_/CLK (DFFX1)    0.222      0.017 &    0.448 r
  clock reconvergence pessimism                                                                     -0.054      0.393
  library hold time                                                                                  0.019      0.412
  data required time                                                                                            0.412
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.412
  data arrival time                                                                                            -0.660
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.249


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/CLK (DFFX1)    0.183      0.011 &    0.388 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/Q (DFFX1)      0.037      0.208 &    0.595 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1009/Q (MUX21X1)              0.039      0.068 &    0.663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/D (DFFX1)      0.039     -0.005 &    0.658 f
  data arrival time                                                                                             0.658

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__159_/CLK (DFFX1)    0.222      0.014 &    0.445 r
  clock reconvergence pessimism                                                                     -0.054      0.390
  library hold time                                                                                  0.019      0.409
  data required time                                                                                            0.409
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.409
  data arrival time                                                                                            -0.658
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.249


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/CLK (DFFX1)     0.183      0.011 &    0.388 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/Q (DFFX1)       0.036      0.206 &    0.594 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1743/Q (MUX21X1)              0.038      0.067 &    0.661 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/D (DFFX1)       0.038     -0.002 &    0.659 f
  data arrival time                                                                                             0.659

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/CLK (DFFX1)     0.222      0.014 &    0.445 r
  clock reconvergence pessimism                                                                     -0.054      0.390
  library hold time                                                                                  0.019      0.410
  data required time                                                                                            0.410
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.410
  data arrival time                                                                                            -0.659
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.249


  Startpoint: icache_1/eaddr_tl_r_reg_49_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_49_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I15/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.059      0.066 &    0.066 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.078      0.048 &    0.114 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.110      0.078 &    0.192 f
  CTSINVX8_G1B1I15/ZN (INVX4)                    0.230      0.119 &    0.311 r
  icache_1/eaddr_tl_r_reg_49_/CLK (DFFX1)        0.230      0.005 &    0.316 r
  icache_1/eaddr_tl_r_reg_49_/Q (DFFX1)          0.055      0.224 &    0.540 f
  icache_1/U329/QN (NAND2X2)                     0.042      0.029 &    0.568 r
  icache_1/U330/QN (NAND2X2)                     0.032      0.026 &    0.594 f
  icache_1/eaddr_tl_r_reg_49_/D (DFFX1)          0.032     -0.005 &    0.589 f
  data arrival time                                                    0.589

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.065      0.074 &    0.074 f
  CTSINVX4_G1B3I3/ZN (INVX4)                     0.085      0.053 &    0.127 r
  CTSINVX8_G1B2I1/ZN (INVX2)                     0.133      0.096 &    0.223 f
  CTSINVX8_G1B1I15/ZN (INVX4)                    0.272      0.144 &    0.367 r
  icache_1/eaddr_tl_r_reg_49_/CLK (DFFX1)        0.272      0.005 &    0.372 r
  clock reconvergence pessimism                            -0.056      0.316
  library hold time                                         0.023      0.340
  data required time                                                   0.340
  -----------------------------------------------------------------------------
  data required time                                                   0.340
  data arrival time                                                   -0.589
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.249


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/CLK (DFFX1)    0.183      0.015 &    0.392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/Q (DFFX1)      0.035      0.206 &    0.598 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1333/Q (MUX21X1)              0.038      0.067 &    0.665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/D (DFFX1)      0.038     -0.001 &    0.664 f
  data arrival time                                                                                             0.664

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/CLK (DFFX1)    0.222      0.019 &    0.450 r
  clock reconvergence pessimism                                                                     -0.054      0.395
  library hold time                                                                                  0.019      0.415
  data required time                                                                                            0.415
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.415
  data arrival time                                                                                            -0.664
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.249


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/CLK (DFFX1)    0.183      0.011 &    0.388 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/Q (DFFX1)      0.036      0.206 &    0.594 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1499/Q (MUX21X1)              0.037      0.066 &    0.659 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/D (DFFX1)      0.037     -0.000 &    0.659 f
  data arrival time                                                                                             0.659

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__259_/CLK (DFFX1)    0.222      0.014 &    0.445 r
  clock reconvergence pessimism                                                                     -0.054      0.390
  library hold time                                                                                  0.020      0.410
  data required time                                                                                            0.410
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.410
  data arrival time                                                                                            -0.659
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.249


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)     0.183      0.016 &    0.392 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/Q (DFFX1)       0.041      0.211 &    0.603 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1164/Q (MUX21X1)              0.040      0.069 &    0.672 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/D (DFFX1)       0.040     -0.007 &    0.664 f
  data arrival time                                                                                             0.664

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)     0.222      0.020 &    0.451 r
  clock reconvergence pessimism                                                                     -0.054      0.396
  library hold time                                                                                  0.019      0.415
  data required time                                                                                            0.415
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.415
  data arrival time                                                                                            -0.664
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.249


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.125      0.133 &    0.133 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.115      0.080 &    0.213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.070      0.042 &    0.255 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.057      0.038 &    0.293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.101      0.062 &    0.356 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/CLK (DFFX1)     0.101      0.007 &    0.363 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/Q (DFFX1)       0.035      0.196 &    0.559 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1483/Q (MUX21X1)               0.038      0.066 &    0.625 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/D (DFFX1)       0.038      0.000 &    0.625 f
  data arrival time                                                                                            0.625

  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.143      0.146 &    0.146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.131      0.091 &    0.238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.083      0.053 &    0.291 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.069      0.046 &    0.337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.122      0.078 &    0.414 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__276_/CLK (DFFX1)     0.123      0.008 &    0.423 r
  clock reconvergence pessimism                                                                    -0.059      0.364
  library hold time                                                                                 0.012      0.376
  data required time                                                                                           0.376
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.376
  data arrival time                                                                                           -0.625
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.249


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.125      0.133 &    0.133 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.115      0.080 &    0.213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.070      0.042 &    0.255 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.057      0.038 &    0.293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.101      0.062 &    0.356 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/CLK (DFFX1)     0.101      0.007 &    0.363 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/Q (DFFX1)       0.036      0.197 &    0.560 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U694/Q (MUX21X1)                0.037      0.066 &    0.626 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/D (DFFX1)       0.037     -0.000 &    0.626 f
  data arrival time                                                                                            0.626

  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.143      0.146 &    0.146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.131      0.091 &    0.238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.083      0.053 &    0.291 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.069      0.046 &    0.337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.122      0.078 &    0.414 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__444_/CLK (DFFX1)     0.123      0.009 &    0.423 r
  clock reconvergence pessimism                                                                    -0.059      0.365
  library hold time                                                                                 0.012      0.377
  data required time                                                                                           0.377
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.377
  data arrival time                                                                                           -0.626
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.250


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B1I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                    Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000      0.000      0.000
  clock source latency                                                                                0.000      0.000
  clk_i (in)                                                                               0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                              0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B2I2/ZN (INVX16)    0.116      0.061 &    0.291 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B1I1/ZN (INVX8)      0.153      0.103 &    0.394 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)     0.154      0.002 &    0.396 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/Q (DFFX1)       0.035      0.203 &    0.599 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U637/Q (MUX21X1)                0.038      0.067 &    0.666 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/D (DFFX1)       0.038     -0.003 &    0.663 f
  data arrival time                                                                                              0.663

  clock core_clk (rise edge)                                                               0.000      0.000      0.000
  clock source latency                                                                                0.000      0.000
  clk_i (in)                                                                               0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                              0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B2I2/ZN (INVX16)    0.133      0.077 &    0.328 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B1I1/ZN (INVX8)      0.183      0.126 &    0.454 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)     0.184      0.003 &    0.457 r
  clock reconvergence pessimism                                                                      -0.060      0.397
  library hold time                                                                                   0.016      0.413
  data required time                                                                                             0.413
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             0.413
  data arrival time                                                                                             -0.663
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.250


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                  Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.125      0.133 &    0.133 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.115      0.080 &    0.213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.070      0.042 &    0.255 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.057      0.038 &    0.293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.101      0.062 &    0.356 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)     0.101      0.007 &    0.363 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/Q (DFFX1)       0.037      0.198 &    0.561 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1393/Q (MUX21X1)               0.036      0.066 &    0.627 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/D (DFFX1)       0.036     -0.000 &    0.627 f
  data arrival time                                                                                            0.627

  clock core_clk (rise edge)                                                             0.000      0.000      0.000
  clock source latency                                                                              0.000      0.000
  clk_i (in)                                                                             0.000      0.000 &    0.000 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X1)                              0.143      0.146 &    0.146 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B4I1/ZN (INVX4)      0.131      0.091 &    0.238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX4_G2B3I2/ZN (INVX8)      0.083      0.053 &    0.291 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I3/ZN (INVX16)     0.069      0.046 &    0.337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I1/ZN (INVX16)    0.122      0.078 &    0.414 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)     0.123      0.009 &    0.423 r
  clock reconvergence pessimism                                                                    -0.059      0.365
  library hold time                                                                                 0.012      0.377
  data required time                                                                                           0.377
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.377
  data arrival time                                                                                           -0.627
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.250


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                   Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.244      0.230 &    0.230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.096      0.051 &    0.281 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.183      0.095 &    0.376 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/CLK (DFFX1)    0.183      0.014 &    0.390 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/Q (DFFX1)      0.036      0.207 &    0.597 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U638/Q (MUX21X1)               0.037      0.066 &    0.663 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/D (DFFX1)      0.037     -0.001 &    0.663 f
  data arrival time                                                                                             0.663

  clock core_clk (rise edge)                                                              0.000      0.000      0.000
  clock source latency                                                                               0.000      0.000
  clk_i (in)                                                                              0.000      0.000 &    0.000 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/icg/U1/Q (AND2X4)                             0.273      0.251 &    0.251 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX8_G2B2I1/ZN (INVX16)    0.109      0.064 &    0.315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/CTSINVX16_G2B1I9/ZN (INVX8)    0.219      0.116 &    0.431 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__493_/CLK (DFFX1)    0.222      0.017 &    0.448 r
  clock reconvergence pessimism                                                                     -0.054      0.393
  library hold time                                                                                  0.019      0.413
  data required time                                                                                            0.413
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.413
  data arrival time                                                                                            -0.663
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.250

Report timing status: Processing group core_clk (total endpoints 4468)...30% done.
Report timing status: Processing group core_clk (total endpoints 4468)...40% done.
Report timing status: Processing group core_clk (total endpoints 4468)...50% done.
Report timing status: Processing group core_clk (total endpoints 4468)...60% done.
Report timing status: Processing group core_clk (total endpoints 4468)...70% done.
Report timing status: Processing group core_clk (total endpoints 4468)...80% done.
Report timing status: Processing group core_clk (total endpoints 4468)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 4438 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
