#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 11 21:02:25 2023
# Process ID: 20080
# Current directory: D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1
# Command line: vivado.exe -log SCPU_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPU_0.tcl
# Log file: D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1/SCPU_0.vds
# Journal file: D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1\vivado.jou
#-----------------------------------------------------------
source SCPU_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/computerdesign/OExp02-IP2SOC'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/computerdesign/OExp02-IP2SOC' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/computerdesign/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA:1.0'. The one found in IP location 'd:/computerdesign/OExp02-IP2SOC' will take precedence over the same IP in location d:/computerdesign/OExp02-IP2SOC/VGA/VGA.srcs/sources_1/new
Command: synth_design -top SCPU_0 -part xc7k160tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1140.590 ; gain = 31.562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SCPU_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/synth/SCPU_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'SCPU' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/SCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCPU_ctrl' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/SCPU_ctrl.v:15]
INFO: [Synth 8-6157] synthesizing module 'DataPath_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/synth/DataPath_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/DataPath.v:24]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (1#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/REG32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG32' (2#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/REG32.v:23]
INFO: [Synth 8-6157] synthesizing module 'regs' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regs' (3#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/synth/ALU_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'adc32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/synth/adc32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'adc32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/adc32.v:23]
INFO: [Synth 8-6157] synthesizing module 'add16' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/add16.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'adc1' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/adc1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adc1' (4#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/adc1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clu4' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/clu4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clu4' (5#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/clu4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (6#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add16' (7#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/add16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adc32' (8#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/adc32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adc32_0' (9#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/synth/adc32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'and32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/and32_0/synth/and32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'and32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/and32_0/src/and32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and32' (10#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/and32_0/src/and32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and32_0' (11#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/and32_0/synth/and32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'or32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or32_0/synth/or32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'or32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or32_0/src/or32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or32' (12#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or32_0/src/or32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or32_0' (13#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or32_0/synth/or32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'nor32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/nor32_0/synth/nor32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'nor32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/nor32_0/src/nor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nor32' (14#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/nor32_0/src/nor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nor32_0' (15#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/nor32_0/synth/nor32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'srl32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/srl32_0/synth/srl32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'srl32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/srl32_0/src/srl32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srl32' (16#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/srl32_0/src/srl32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srl32_0' (17#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/srl32_0/synth/srl32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xor32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/xor32_0/synth/xor32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xor32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/xor32_0/src/xor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (18#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/xor32_0/src/xor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32_0' (19#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/xor32_0/synth/xor32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/MUX8T1_32_0/synth/MUX8T1_32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/MUX8T1_32_0/src/MUX8T1_32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_32' (20#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/MUX8T1_32_0/src/MUX8T1_32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_32_0' (21#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/MUX8T1_32_0/synth/MUX8T1_32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'or_bit_32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or_bit_32_0/synth/or_bit_32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'or_bit_32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or_bit_32_0/src/or_bit_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or_bit_32' (22#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or_bit_32_0/src/or_bit_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or_bit_32_0' (23#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or_bit_32_0/synth/or_bit_32_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (24#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_0' (25#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/synth/ALU_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32_0' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX2T1_32_0/synth/MUX2T1_32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX2T1_32_0/src/MUX2T1_32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (26#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX2T1_32_0/src/MUX2T1_32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32_0' (27#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX2T1_32_0/synth/MUX2T1_32_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_32' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX4T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_32' (28#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX4T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (29#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/DataPath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DataPath_0' (30#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/synth/DataPath_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'SCPU' (31#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/SCPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCPU_0' (32#1) [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/synth/SCPU_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.660 ; gain = 87.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.660 ; gain = 87.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.660 ; gain = 87.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1196.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1312.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1316.902 ; gain = 4.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/adc32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/and32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/or32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/nor32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/srl32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/xor32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/MUX8T1_32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/ALU1/inst/or_bit_32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/MUXALU. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/MUXPC1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/U2/inst/MUXPC2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Imm_out_reg' [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ImmGen.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1316.902 ; gain = 207.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |SCPU_ctrl     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |SCPU_ctrl_bbox |     1|
|2     |CARRY4         |    24|
|3     |LUT1           |    34|
|4     |LUT2           |   157|
|5     |LUT3           |   157|
|6     |LUT4           |    34|
|7     |LUT5           |   179|
|8     |LUT6           |   678|
|9     |MUXF7          |   288|
|10    |FDCE           |  1024|
|11    |LD             |     2|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1322.301 ; gain = 93.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1322.301 ; gain = 213.273
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/SCPU_ctrl.edf]
Finished Parsing EDIF File [d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/SCPU_ctrl.edf]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1334.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1348.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instance 
  LD => LDCE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1348.965 ; gain = 239.938
INFO: [Common 17-1381] The checkpoint 'D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1/SCPU_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP SCPU_0, cache-ID = a20415f65aa4d15f
INFO: [Coretcl 2-1174] Renamed 29 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/SCPU_0_synth_1/SCPU_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SCPU_0_utilization_synth.rpt -pb SCPU_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 21:03:27 2023...
