
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source "./design.tcl"
. /courses/ee6321/share/ibm13rflpvt/synopsys/ ../../memory/sram256w20b/
dw_foundation.sldb
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db sram256w20b_tt_1p2v_25c_syn.db dw_foundation.sldb
scx3_cmos8rf_lpvt_tt_1p2v_25c.db sram256w20b_tt_1p2v_25c_syn.db
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/fir_filter.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/da.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/../sram/sram.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/../da/da_control.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../FIFO_system/FIFO_system.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../Control/Control.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/fir_filter.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/da.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../sram/sram.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/da_control.v
Warning:  /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../sram/sram.v:54: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../FIFO_system/FIFO_system.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../Control/Control.v

Inferred memory devices in process
	in routine sram line 31 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../sram/sram.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       DI_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|     CADDRI_reg      | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|       AI_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 39 in file
	'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/da_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine da_control line 39 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/da_control.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      do_y1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       CEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_f0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       WEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       NS_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    load_zreg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     do_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_y0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine da line 91 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../da/da.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     NEGATE_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   C_ADDER_REG_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   Y_ADDER_REG_reg   | Flip-flop |  38   |  Y  | N  | N  | N  | N  | N  | N  |
|   X_ADDER_REG_reg   | Flip-flop |  38   |  Y  | N  | N  | N  | N  | N  | N  |
|   prev_doacc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       Z0_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       ACC_reg       | Flip-flop |  38   |  Y  | N  | N  | N  | N  | N  | N  |
|       Y0_reg        | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|       W0_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       W1_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       W2_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       W3_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z1_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z2_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z4_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z3_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z6_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z5_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z7_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rshiftregne line 20 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../FIFO_system/FIFO_system.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Y_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_system line 808 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../FIFO_system/FIFO_system.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      array_reg      | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_system line 830 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../FIFO_system/FIFO_system.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        i_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      load_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_system line 848 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../FIFO_system/FIFO_system.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        x_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      start_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 14 in file
	'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../Control/Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 51 in file
	'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../Control/Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Control line 14 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../Control/Control.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       NS_reg        | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine Control line 39 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/../Control/Control.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|        CS_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| global_valid_out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fir_filter line 76 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/fir_filter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dout_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/sram.db:sram'
Loaded 8 designs.
Current design is 'sram'.
Control         da              fifo_interface  rshiftregne
FIFO_system     da_control      fir_filter      sram (*)
Current design is 'fir_filter'.

  Linking design 'fir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/fir_filter.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
source "./constraints.tcl"
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sat Dec 11 21:57:32 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Shorted outputs (LINT-31)                                       2

Cells                                                              67
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                         65

Nets                                                               30
    Unloaded nets (LINT-2)                                         30
--------------------------------------------------------------------------------

Warning: In design 'FIFO_system', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_system', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'fir_filter', net 'ACC_OUT[0]' driven by pin 'da/ACC_OUT[0]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[1]' driven by pin 'da/ACC_OUT[1]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[2]' driven by pin 'da/ACC_OUT[2]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[3]' driven by pin 'da/ACC_OUT[3]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[4]' driven by pin 'da/ACC_OUT[4]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[5]' driven by pin 'da/ACC_OUT[5]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[6]' driven by pin 'da/ACC_OUT[6]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[7]' driven by pin 'da/ACC_OUT[7]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[8]' driven by pin 'da/ACC_OUT[8]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[9]' driven by pin 'da/ACC_OUT[9]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[10]' driven by pin 'da/ACC_OUT[10]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[11]' driven by pin 'da/ACC_OUT[11]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[12]' driven by pin 'da/ACC_OUT[12]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[13]' driven by pin 'da/ACC_OUT[13]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[14]' driven by pin 'da/ACC_OUT[14]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[15]' driven by pin 'da/ACC_OUT[15]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[16]' driven by pin 'da/ACC_OUT[16]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[17]' driven by pin 'da/ACC_OUT[17]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[18]' driven by pin 'da/ACC_OUT[18]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[19]' driven by pin 'da/ACC_OUT[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[20]' driven by pin 'da/ACC_OUT[20]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[21]' driven by pin 'da/ACC_OUT[21]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q0[19]' driven by pin 'da/ROM_BANK/Q0[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q1[19]' driven by pin 'da/ROM_BANK/Q1[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q2[19]' driven by pin 'da/ROM_BANK/Q2[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q3[19]' driven by pin 'da/ROM_BANK/Q3[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q4[19]' driven by pin 'da/ROM_BANK/Q4[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q5[19]' driven by pin 'da/ROM_BANK/Q5[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q6[19]' driven by pin 'da/ROM_BANK/Q6[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q7[19]' driven by pin 'da/ROM_BANK/Q7[19]' has no loads. (LINT-2)
Warning: In design 'Control', output port 'enable_FIFO' is connected directly to output port 'resetn_FIFO'. (LINT-31)
Warning: In design 'Control', output port 'enable_FIFO' is connected directly to output port 'start_DA'. (LINT-31)
Warning: In design 'da', a pin on submodule 'ROM_BANK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[19]' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_17' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_18' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_19' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_21' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_22' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_23' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_24' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_25' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_27' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_28' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_31' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_33' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_35' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_36' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_37' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_38' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_39' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_40' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_41' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_42' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_43' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_44' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_45' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_48' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_49' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_54' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_55' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_56' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_59' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_60' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_62' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
1
##################################################
# Define design optimization constraints
##################################################
# Set timing environment through another .tcl file
source -verbose "./timing.tcl"
520
0.010
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
1
set_fix_multiple_port_nets -all -buffer_constants
1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sat Dec 11 21:57:32 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Shorted outputs (LINT-31)                                       2

Cells                                                              67
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                         65

Nets                                                               30
    Unloaded nets (LINT-2)                                         30
--------------------------------------------------------------------------------

Warning: In design 'FIFO_system', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_system', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'fir_filter', net 'ACC_OUT[0]' driven by pin 'da/ACC_OUT[0]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[1]' driven by pin 'da/ACC_OUT[1]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[2]' driven by pin 'da/ACC_OUT[2]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[3]' driven by pin 'da/ACC_OUT[3]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[4]' driven by pin 'da/ACC_OUT[4]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[5]' driven by pin 'da/ACC_OUT[5]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[6]' driven by pin 'da/ACC_OUT[6]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[7]' driven by pin 'da/ACC_OUT[7]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[8]' driven by pin 'da/ACC_OUT[8]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[9]' driven by pin 'da/ACC_OUT[9]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[10]' driven by pin 'da/ACC_OUT[10]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[11]' driven by pin 'da/ACC_OUT[11]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[12]' driven by pin 'da/ACC_OUT[12]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[13]' driven by pin 'da/ACC_OUT[13]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[14]' driven by pin 'da/ACC_OUT[14]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[15]' driven by pin 'da/ACC_OUT[15]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[16]' driven by pin 'da/ACC_OUT[16]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[17]' driven by pin 'da/ACC_OUT[17]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[18]' driven by pin 'da/ACC_OUT[18]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[19]' driven by pin 'da/ACC_OUT[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[20]' driven by pin 'da/ACC_OUT[20]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'ACC_OUT[21]' driven by pin 'da/ACC_OUT[21]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q0[19]' driven by pin 'da/ROM_BANK/Q0[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q1[19]' driven by pin 'da/ROM_BANK/Q1[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q2[19]' driven by pin 'da/ROM_BANK/Q2[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q3[19]' driven by pin 'da/ROM_BANK/Q3[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q4[19]' driven by pin 'da/ROM_BANK/Q4[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q5[19]' driven by pin 'da/ROM_BANK/Q5[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q6[19]' driven by pin 'da/ROM_BANK/Q6[19]' has no loads. (LINT-2)
Warning: In design 'fir_filter', net 'da/Q7[19]' driven by pin 'da/ROM_BANK/Q7[19]' has no loads. (LINT-2)
Warning: In design 'Control', output port 'enable_FIFO' is connected directly to output port 'resetn_FIFO'. (LINT-31)
Warning: In design 'Control', output port 'enable_FIFO' is connected directly to output port 'start_DA'. (LINT-31)
Warning: In design 'da', a pin on submodule 'ROM_BANK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[19]' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_17' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_18' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_19' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_21' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_22' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_23' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_24' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_25' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_27' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_28' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_31' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_33' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_35' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_36' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_37' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_38' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_39' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_40' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_41' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_42' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_43' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_44' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_45' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_48' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_49' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_50' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_51' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_53' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_54' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_55' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_56' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_57' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_59' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_60' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_62' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'fifo_interface', a pin on submodule 'SREG_63' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
1
current_design ${top_level}
Current design is 'fir_filter'.
{fir_filter}
link

  Linking design 'fir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /homes/user/stud/fall19/bws2121/4823/project/rtl/fir_filter/fir_filter.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db"
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 99 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 64 instances of design 'rshiftregne'. (OPT-1056)
  Simplifying Design 'fir_filter'

  Loading target library 'USERLIB'
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Loaded alib file './alib-52/sram256w20b_tt_1p2v_25c_syn.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy da before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Control before Pass 1 (OPT-776)
Information: Ungrouping hierarchy da/CONTROL before Pass 1 (OPT-776)
Information: Ungrouping hierarchy da/ROM_BANK before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_63 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_62 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_61 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_60 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_59 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_58 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_57 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_55 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_53 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_50 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_47 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_46 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_44 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_43 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_42 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_39 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_38 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_35 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_34 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_31 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_26 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FIFO_system/fifo_interface/SREG_1 before Pass 1 (OPT-776)
Information: Ungrouping 70 of 71 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fir_filter'
Information: The register 'da/ROM_BANK/DI_reg[19]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'fir_filter'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'fir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20  371800.5      0.00       0.0     538.3                           877545.3750
    0:00:20  371800.5      0.00       0.0     538.3                           877545.3750
    0:00:20  371800.5      0.00       0.0     538.3                           877545.3750
    0:00:22  367794.4      0.00       0.0     538.3                           874948.5625

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:29  367659.1      0.00       0.0     538.2                           874761.7500
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30  367659.1      0.00       0.0     537.9                           873778.8750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:31  369143.7      0.00       0.0       0.0                           874757.6875
    0:00:31  369143.7      0.00       0.0       0.0                           874757.6875


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31  369143.7      0.00       0.0       0.0                           874757.6875
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:36  368884.5      0.00       0.0       0.0                           874091.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:37  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:37  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:37  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:37  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:38  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:43  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:43  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:43  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:43  368884.5      0.00       0.0       0.0                           874091.6250
    0:00:43  368883.1      0.00       0.0       0.0                           874092.9375
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fir_filter' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_fast': 1571 load(s), 1 driver(s)
     Net 'clk_slow': 1043 load(s), 1 driver(s)
Warning: The trip points for the library named USERLIB differ from those in the library named scx3_cmos8rf_lpvt_tt_1p2v_25c. (TIM-164)
  Loading target library 'USERLIB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
source -verbose "./mmcm.tcl"
20
./reports/fir_filter.run.rpt
fir_filter.dc.rpt
fir_filter.area.rpt
fir_filter.power.rpt
fir_filter.timing.rpt
fir_filter.reg.rpt
fir_filter.viol.rpt
./reports/tt
fir_filter.syn.sdf
fir_filter.syn.sdc
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
1
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall19/bws2121/4823/project/dc/fir_filter/reports/tt/fir_filter.syn.sdf'. (WT-3)
1
1
1
write -hierarchy -format verilog -output "./reports/${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall19/bws2121/4823/project/dc/fir_filter/reports/fir_filter.nl.v'.
Warning: Verilog writer has added 8 nets to module fir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -hierarchy -format ddc -output "./reports/${top_level}.ddc"
Writing ddc file './reports/fir_filter.ddc'.
1
quit

Thank you...
