INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tereza.berankova/Documents/skola/berankova_220905/Digital-electronics-1/Labs/07-sff/flip_flops_1/flip_flops_1.srcs/sources_1/new/jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jk_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tereza.berankova/Documents/skola/berankova_220905/Digital-electronics-1/Labs/07-sff/flip_flops_1/flip_flops_1.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
