#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 28 15:15:47 2024
# Process ID: 1636
# Current directory: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1896 C:\Users\wodn0\Documents\GitHub\Homcurity_Verilog-Project\homcurtiy_project\homcurtiy_project.xpr
# Log file: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/vivado.log
# Journal file: C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_2 -dir c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {xadc_wiz_2} CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.CHANNEL_AVERAGING {256} CONFIG.ADC_OFFSET_AND_GAIN_CALIBRATION {false} CONFIG.SENSOR_OFFSET_AND_GAIN_CALIBRATION {false} CONFIG.CHANNEL_ENABLE_VP_VN {false} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} CONFIG.AVERAGE_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.AVERAGE_ENABLE_VAUXP15_VAUXN15 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE}] [get_ips xadc_wiz_2]
generate_target {instantiation_template} [get_files c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci]
generate_target all [get_files  c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci]
export_ip_user_files -of_objects [get_files c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xci] -directory C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.ip_user_files -ipstatic_source_dir C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/modelsim} {questa=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/questa} {riviera=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/riviera} {activehdl=C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/homcurtiy_project/homcurtiy_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/wodn0/Documents/GitHub/Homcurity_Verilog-Project/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc
