\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb Entity Reference}
\label{classddr2__phy__alt__mem__phy__dgrb}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=244pt]{d8/dfc/classddr2__phy__alt__mem__phy__dgrb__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf struct} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+P\+H\+A\+SE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf E\+N\+\_\+\+O\+CT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+dgrb}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} 
\item 
{\bf parameterisation\+\_\+rec}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+algm\+\_\+paramaterisation}} \textcolor{vhdlchar}{ }} 
\item 
{\bf phs\+\_\+shft\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+select}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+start\+\_\+reconfig}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+resync\+\_\+clk\+\_\+index}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+measure\+\_\+clk\+\_\+index}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+iram}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+push\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ac}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ac\+\_\+access\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ac\+\_\+access\+\_\+gnt}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf doing\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+lat}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wd\+\_\+lat}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+oct\+\_\+value}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+wdp\+\_\+ovride}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+mmc\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmc\+\_\+seq\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmc\+\_\+seq\+\_\+value}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf odt\+\_\+settings}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+odt\+\_\+array}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+mmi}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+mmi}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 7735} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}}
\index{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a3897150e7063e741d73357e26161c904}


Definition at line {\bf 7747} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 7771} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}}
\index{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_acd4c44261e4ac463700479564a2577df}


Definition at line {\bf 7749} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}}
\index{ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_ac5221c18f36d7f6115e50b151be873da}


Definition at line {\bf 7825} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ctrl\+\_\+dgrb@{ctrl\+\_\+dgrb}}
\index{ctrl\+\_\+dgrb@{ctrl\+\_\+dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{ctrl\+\_\+dgrb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+dgrb} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a9a2876fefa57d05cf2f13e3e65698041}


Definition at line {\bf 7776} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgrb_a93282343527308e0dcae9b35be6496bc}


Definition at line {\bf 7721} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgrb_a6b61d934120b978b19fe9817c378c8c0}


Definition at line {\bf 7732} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgrb_ada53bf8456259ae0ddcc07cb611c74ca}


Definition at line {\bf 7726} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgrb_a42d4f6d3b4e947a273d7b976b40149bc}


Definition at line {\bf 7716} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+ac@{dgrb\+\_\+ac}}
\index{dgrb\+\_\+ac@{dgrb\+\_\+ac}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+ac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ac} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_abb6da7c4529f60b2baca6b345f3718ec}


Definition at line {\bf 7792} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+ac\+\_\+access\+\_\+gnt@{dgrb\+\_\+ac\+\_\+access\+\_\+gnt}}
\index{dgrb\+\_\+ac\+\_\+access\+\_\+gnt@{dgrb\+\_\+ac\+\_\+access\+\_\+gnt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+ac\+\_\+access\+\_\+gnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ac\+\_\+access\+\_\+gnt} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a7a3f57975eb0ec389701e9b6b371a03b}


Definition at line {\bf 7796} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+ac\+\_\+access\+\_\+req@{dgrb\+\_\+ac\+\_\+access\+\_\+req}}
\index{dgrb\+\_\+ac\+\_\+access\+\_\+req@{dgrb\+\_\+ac\+\_\+access\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_aa9f3566e2088672b3cfde865ce9ca3e7}


Definition at line {\bf 7795} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+ctrl@{dgrb\+\_\+ctrl}}
\index{dgrb\+\_\+ctrl@{dgrb\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a1567a122203ed32d4e11ea3914c392f6}


Definition at line {\bf 7775} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good@{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}}
\index{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good@{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a26ade48b86913475be357a61d8a33db1}


Definition at line {\bf 7832} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+iram@{dgrb\+\_\+iram}}
\index{dgrb\+\_\+iram@{dgrb\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+iram} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_ab219a531bc1fbbd299ca243a212a270d}


Definition at line {\bf 7788} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+mmi@{dgrb\+\_\+mmi}}
\index{dgrb\+\_\+mmi@{dgrb\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+mmi} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+mmi}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_afa406d43e00c3d052c915f87dc824f82}


Definition at line {\bf 7836} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!dgrb\+\_\+wdp\+\_\+ovride@{dgrb\+\_\+wdp\+\_\+ovride}}
\index{dgrb\+\_\+wdp\+\_\+ovride@{dgrb\+\_\+wdp\+\_\+ovride}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{dgrb\+\_\+wdp\+\_\+ovride}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+wdp\+\_\+ovride} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_ab142cd7bb731cbeb92c6566bc7d359be}


Definition at line {\bf 7817} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!doing\+\_\+rd@{doing\+\_\+rd}}
\index{doing\+\_\+rd@{doing\+\_\+rd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{doing\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf doing\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a9cac7966567d66205e2693170a695ab9}


Definition at line {\bf 7809} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}}
\index{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_af28fead9270d0cdddf2692beba1d213f}


Definition at line {\bf 7751} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!E\+N\+\_\+\+O\+CT@{E\+N\+\_\+\+O\+CT}}
\index{E\+N\+\_\+\+O\+CT@{E\+N\+\_\+\+O\+CT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{E\+N\+\_\+\+O\+CT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+N\+\_\+\+O\+CT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a19426c180bed9a86acb8dd5fd27facc5}


Definition at line {\bf 7768} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}}
\index{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_aa5d74ef3e6ea682931702721f29e6f2b}


Definition at line {\bf 7757} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__dgrb_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 7705} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}}
\index{iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{iram\+\_\+push\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+push\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a384f8c64866c4da7092b98137537c1b9}


Definition at line {\bf 7789} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_acb05213a69b042f4f1f4ce0e6f5340ce}


Definition at line {\bf 7742} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_af20355f02b63b685cb44d03ca3748a52}


Definition at line {\bf 7743} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a2c74ca0a7481cf4ba2699089b9109af5}


Definition at line {\bf 7765} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+C\+OL} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a8ea141db90351e75149ad59d8c3fb1aa}


Definition at line {\bf 7766} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_ae8def594e6250a784ccf21aad8da3e3a}


Definition at line {\bf 7740} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_aea321fa7c8e91e74338977a680defa1d}


Definition at line {\bf 7738} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_abcd835d2459eba5de3bfad35db51c69d}


Definition at line {\bf 7741} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_ac5c424672492832ebd7933194d99e34c}


Definition at line {\bf 7737} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a6c6bb0d2bb0d2f1f90959a23e8b17c6d}


Definition at line {\bf 7739} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a663670cfe1faa7c639d74f0d337db4ad}


Definition at line {\bf 7745} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a7526f8238db78e16f5c4a1a9feebc3e0}


Definition at line {\bf 7744} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!mmc\+\_\+seq\+\_\+done@{mmc\+\_\+seq\+\_\+done}}
\index{mmc\+\_\+seq\+\_\+done@{mmc\+\_\+seq\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{mmc\+\_\+seq\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmc\+\_\+seq\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_ad37343a4e5998c069a9074eebe57d80f}


Definition at line {\bf 7821} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!mmc\+\_\+seq\+\_\+value@{mmc\+\_\+seq\+\_\+value}}
\index{mmc\+\_\+seq\+\_\+value@{mmc\+\_\+seq\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{mmc\+\_\+seq\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmc\+\_\+seq\+\_\+value} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a693805bf93971685a4644b1239ee542c}


Definition at line {\bf 7822} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgrb_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 7707} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!odt\+\_\+settings@{odt\+\_\+settings}}
\index{odt\+\_\+settings@{odt\+\_\+settings}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{odt\+\_\+settings}]{\setlength{\rightskip}{0pt plus 5cm}{\bf odt\+\_\+settings} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+odt\+\_\+array}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a87ac8179653043580e92f88ca240139f}


Definition at line {\bf 7828} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!parameterisation\+\_\+rec@{parameterisation\+\_\+rec}}
\index{parameterisation\+\_\+rec@{parameterisation\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{parameterisation\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf parameterisation\+\_\+rec} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+algm\+\_\+paramaterisation}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a5888713d07529c332dbc1f3aeaf6b49b}


Definition at line {\bf 7777} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!phs\+\_\+shft\+\_\+busy@{phs\+\_\+shft\+\_\+busy}}
\index{phs\+\_\+shft\+\_\+busy@{phs\+\_\+shft\+\_\+busy}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{phs\+\_\+shft\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phs\+\_\+shft\+\_\+busy} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_ab1e5b36f07daec5b35f4b0d8c4774c3e}


Definition at line {\bf 7780} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!pll\+\_\+measure\+\_\+clk\+\_\+index@{pll\+\_\+measure\+\_\+clk\+\_\+index}}
\index{pll\+\_\+measure\+\_\+clk\+\_\+index@{pll\+\_\+measure\+\_\+clk\+\_\+index}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{pll\+\_\+measure\+\_\+clk\+\_\+index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+measure\+\_\+clk\+\_\+index} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_ae949dd5b5f817b9725612d7c9cbb4a5b}


Definition at line {\bf 7785} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!pll\+\_\+resync\+\_\+clk\+\_\+index@{pll\+\_\+resync\+\_\+clk\+\_\+index}}
\index{pll\+\_\+resync\+\_\+clk\+\_\+index@{pll\+\_\+resync\+\_\+clk\+\_\+index}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{pll\+\_\+resync\+\_\+clk\+\_\+index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+resync\+\_\+clk\+\_\+index} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a8bad7b2e7b3909dc9992bb1a1379732e}


Definition at line {\bf 7784} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE@{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}}
\index{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE@{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_af13e62c238e6278aa0887e33644e92b6}


Definition at line {\bf 7754} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+P\+H\+A\+SE@{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+P\+H\+A\+SE}}
\index{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+P\+H\+A\+SE@{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+P\+H\+A\+SE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+P\+H\+A\+SE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+P\+H\+A\+SE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a4e2b800fb1923d004ce5020454697345}


Definition at line {\bf 7759} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+S\+I\+ZE@{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+S\+I\+ZE}}
\index{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+S\+I\+ZE@{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+S\+I\+ZE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+R\+E\+S\+E\+T\+\_\+\+C\+O\+D\+V\+W\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a866883dfa583e48961e8d44edd57ce5f}


Definition at line {\bf 7760} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT@{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}}
\index{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT@{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a44454596431f9bfcde3b706eb7f5e379}


Definition at line {\bf 7752} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!rd\+\_\+lat@{rd\+\_\+lat}}
\index{rd\+\_\+lat@{rd\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{rd\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+lat} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a83d06c6013432e436bd02db2ec248778}


Definition at line {\bf 7810} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!rdata@{rdata}}
\index{rdata@{rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a182cd026b115827d8631a2d0e58d4a49}


Definition at line {\bf 7808} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!rdata\+\_\+valid@{rdata\+\_\+valid}}
\index{rdata\+\_\+valid@{rdata\+\_\+valid}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a3adaf62e9e7587944726d87680385cc1}


Definition at line {\bf 7807} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!rst\+\_\+n@{rst\+\_\+n}}
\index{rst\+\_\+n@{rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a19aeb1466190c38420a42b7e951ab563}


Definition at line {\bf 7772} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+mmc\+\_\+start@{seq\+\_\+mmc\+\_\+start}}
\index{seq\+\_\+mmc\+\_\+start@{seq\+\_\+mmc\+\_\+start}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+mmc\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+mmc\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a90e9a9ff49ec0cd23b74bec1b89a882e}


Definition at line {\bf 7820} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+oct\+\_\+value@{seq\+\_\+oct\+\_\+value}}
\index{seq\+\_\+oct\+\_\+value@{seq\+\_\+oct\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+oct\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+oct\+\_\+value} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_aa79772bba5b6379d14e9a4971f2ae036}


Definition at line {\bf 7816} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}}
\index{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_af70b265c5dab272252c9ef75f6d396e9}


Definition at line {\bf 7781} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+pll\+\_\+select@{seq\+\_\+pll\+\_\+select}}
\index{seq\+\_\+pll\+\_\+select@{seq\+\_\+pll\+\_\+select}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+pll\+\_\+select}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+select} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a10cb192e37cff96d474a29e9d4e0de8d}


Definition at line {\bf 7782} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+pll\+\_\+start\+\_\+reconfig@{seq\+\_\+pll\+\_\+start\+\_\+reconfig}}
\index{seq\+\_\+pll\+\_\+start\+\_\+reconfig@{seq\+\_\+pll\+\_\+start\+\_\+reconfig}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+pll\+\_\+start\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a803f45dc1fc3758958ac9437839085cd}


Definition at line {\bf 7783} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}}
\index{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a97255da998339bd5de04504b7d81d1b1}


Definition at line {\bf 7803} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}}
\index{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_aba4e787f26b8e360d4bf26a4008198dc}


Definition at line {\bf 7804} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}}
\index{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a147353f29e443f8e7d881072a889fdd7}


Definition at line {\bf 7800} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}}
\index{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a58206e898b6b2cd341819c560fde84db}


Definition at line {\bf 7799} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS@{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}}
\index{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS@{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__dgrb_a5e4cce1ebab610983e186df17e11b183}


Definition at line {\bf 7756} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__dgrb_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 7706} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!wd\+\_\+lat@{wd\+\_\+lat}}
\index{wd\+\_\+lat@{wd\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{wd\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wd\+\_\+lat} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__dgrb_a5b9f26fb3fe8ed8aa13d07542a30b2a6}


Definition at line {\bf 7813} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__dgrb_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 7709} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
