// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.164000,HLS_SYN_LAT=5706,HLS_SYN_TPT=5707,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=211,HLS_SYN_LUT=482,HLS_VERSION=2019_1}" *)

module myproject (
        input_1_V_data_0_V_TDATA,
        layer2_out_V_data_0_V_TDATA,
        ap_clk,
        ap_rst_n,
        input_1_V_data_0_V_TVALID,
        input_1_V_data_0_V_TREADY,
        layer2_out_V_data_0_V_TVALID,
        layer2_out_V_data_0_V_TREADY,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [15:0] input_1_V_data_0_V_TDATA;
output  [15:0] layer2_out_V_data_0_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_1_V_data_0_V_TVALID;
output   input_1_V_data_0_V_TREADY;
output   layer2_out_V_data_0_V_TVALID;
input   layer2_out_V_data_0_V_TREADY;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_start;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_done;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_continue;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_idle;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_ready;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_image_V_data_V_TREADY;
wire   [15:0] crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_cropped_images_V_data_V_TDATA;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_cropped_images_V_data_V_TVALID;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_start_full_n;
wire    crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_start_write;

crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_s crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_start),
    .ap_done(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_done),
    .ap_continue(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_continue),
    .ap_idle(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_idle),
    .ap_ready(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_ready),
    .image_V_data_V_TDATA(input_1_V_data_0_V_TDATA),
    .image_V_data_V_TVALID(input_1_V_data_0_V_TVALID),
    .image_V_data_V_TREADY(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_image_V_data_V_TREADY),
    .cropped_images_V_data_V_TDATA(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_cropped_images_V_data_V_TDATA),
    .cropped_images_V_data_V_TVALID(crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_cropped_images_V_data_V_TVALID),
    .cropped_images_V_data_V_TREADY(layer2_out_V_data_0_V_TREADY)
);

assign ap_done = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_done;

assign ap_idle = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_idle;

assign ap_ready = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_done;

assign ap_sync_ready = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_ready;

assign crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_continue = 1'b1;

assign crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_ap_start = ap_start;

assign crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_start_full_n = 1'b1;

assign crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_start_write = 1'b0;

assign input_1_V_data_0_V_TREADY = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_image_V_data_V_TREADY;

assign layer2_out_V_data_0_V_TDATA = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_cropped_images_V_data_V_TDATA;

assign layer2_out_V_data_0_V_TVALID = crop_array_ap_uint_12_array_ap_fixed_16_2_5_3_0_1u_config2_U0_cropped_images_V_data_V_TVALID;

endmodule //myproject


module myproject_testbench();

	// Parameters for the HLS module
	reg ap_clk;
	reg ap_rst_n;
	reg ap_start;
	wire ap_done;
	wire ap_idle;
	wire ap_ready;

	// Image data input to the HLS module
	logic [15:0] input_1_V_data_0_V_TDATA;
	logic input_1_V_data_0_V_TVALID;
   logic input_1_V_data_0_V_TREADY;
		  
	wire [15:0] layer2_out_V_data_0_V_TDATA;
	wire layer2_out_V_data_0_V_TVALID;
   wire layer2_out_V_data_0_V_TREADY;
	
	//Q: What the hell is the difference between input_2_V_data_0 and input_2_V_data_1?
//	reg [7:0] input_data;  // Assuming each pixel is 8 bits
//	wire [7:0] output_data; // Adjust according to your HLS module output width

	// Instantiate the HLS module (Replace 'hls_module' with actual module name)
	myproject dut (
		  .input_1_V_data_0_V_TDATA(input_1_V_data_0_V_TDATA),
        .layer2_out_V_data_0_V_TDATA(layer2_out_V_data_0_V_TDATA),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_1_V_data_0_V_TVALID(input_1_V_data_0_V_TVALID),
        .input_1_V_data_0_V_TREADY(input_1_V_data_0_V_TREADY),
        .layer2_out_V_data_0_V_TVALID(layer2_out_V_data_0_V_TVALID),
        .layer2_out_V_data_0_V_TREADY(layer2_out_V_data_0_V_TREADY),
        .ap_start(ap_start),
        .ap_done(ap_done),
        .ap_ready(ap_ready),
        .ap_idle(ap_idle)
	);
	

	// Clock generation
	initial begin
		 ap_clk = 0;
		 forever #5 ap_clk = ~ap_clk; // 100MHz clock
	end

	// Image data array
	reg [15:0] image_data [50*80-1:0];
	integer img_idx;
	integer i;
//
//	// File handling
//	integer output_file;
//
//	always_ff @(posedge ap_clk) begin
//		if (~ap_rst_n) begin
//			img_idx = 0;
//		end	
//		else if (input_1_V_data_0_V_TVALID & input_1_V_data_0_V_TREADY) begin
//			img_idx ++;
//			input_1_V_data_0_V_TDATA = image_data[img_idx];
//		end	
//		
//	end

	integer image_file;
	integer input_copy_file;
	integer cropped_images_file;
	initial begin
	
		 // Initialize signals
		ap_rst_n = 0;
		ap_start = 0;
		
//		input_1_V_data_0_V_TDATA = 0;
		input_1_V_data_0_V_TVALID = 1;

		 // Apply reset
		 #20;
		 ap_rst_n = 1;

		 // Load image data from binary file
		 $readmemb("tb_data/tb_image_50x80_ap_fixed_16_2.bin", image_data); // Load from binary file
		
		 // Open the file to save output data in binary
		 input_copy_file = $fopen("tb_data/input_copy_data.bin", "wb");
		 if (input_copy_file == 0) begin
			  $display("Error: Could not open file for writing.");
			  $stop;
		 end
		 else begin
			  $display("Could indeed open file for writing.");
		 end

		 // Start the HLS module
		 #10;
		 ap_start = 1;
		 #10;
		 ap_start = 0;
		 

		 // Feed the image data sequentially
		for (i = 0; i < 50*80; i = i + 1) begin
//			if (input_1_V_data_0_V_TVALID & input_1_V_data_0_V_TREADY)
			input_1_V_data_0_V_TDATA = image_data[i];
			#1000;
	
		end
		
//		forever repeat @(posedge ap_clk)
//		for (i = 0; i < 10; i = i + 1) begin
//			  input_data = image_data[i];  // Load each pixel
//			  
//			  // Wait for computation to complete
//			  wait (ap_done);
//			  #10; // Give ModelSim some time before writing
//			  $fwrite(output_file, "%b\n", output_data);
//
//		 end
//		
//		 // Close the output file
//		 $fclose(output_file);
//
//		 // End simulation
//		 #20;
		 $stop;
	end

endmodule

