{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445434026321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445434026323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:27:05 2015 " "Processing started: Wed Oct 21 21:27:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445434026323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445434026323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445434026323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445434026575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445434026986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445434027097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445434027098 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1445434027548 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027723 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1445434027723 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1445434027723 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445434027734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445434027735 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027736 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027736 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445434027736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div " "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div " "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_6\|UART2REG:comb_6\|ready UART:comb_6\|UART2REG:comb_6\|ready " "create_clock -period 1.000 -name UART:comb_6\|UART2REG:comb_6\|ready UART:comb_6\|UART2REG:comb_6\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_6\|UART_RXD:comb_5\|rdy UART:comb_6\|UART_RXD:comb_5\|rdy " "create_clock -period 1.000 -name UART:comb_6\|UART_RXD:comb_5\|rdy UART:comb_6\|UART_RXD:comb_5\|rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_411\|clk_div Div:comb_411\|clk_div " "create_clock -period 1.000 -name Div:comb_411\|clk_div Div:comb_411\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA2AR9331:comb_413\|r_clk FPGA2AR9331:comb_413\|r_clk " "create_clock -period 1.000 -name FPGA2AR9331:comb_413\|r_clk FPGA2AR9331:comb_413\|r_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_en_u adc_en_u " "create_clock -period 1.000 -name adc_en_u adc_en_u" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027739 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445434027942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445434027947 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445434027952 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1445434027967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445434028099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445434028099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.806 " "Worst-case setup slack is -5.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.806      -181.702 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -5.806      -181.702 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.430      -332.480 Div:comb_411\|clk_div  " "   -5.430      -332.480 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.161      -168.452 FPGA2AR9331:comb_413\|r_clk  " "   -4.161      -168.452 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.385       -60.568 Div:comb_4\|clk_div  " "   -3.385       -60.568 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135      -265.089 UART:comb_6\|UART2REG:comb_6\|ready  " "   -3.135      -265.089 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.994       -56.989 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.994       -56.989 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.404       -70.146 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -2.404       -70.146 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.150 SYS_CLK  " "   -0.150        -0.150 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434028107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.650 " "Worst-case hold slack is -0.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650        -0.650 Div:comb_4\|clk_div  " "   -0.650        -0.650 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404        -1.288 Div:comb_411\|clk_div  " "   -0.404        -1.288 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159        -0.306 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.159        -0.306 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126        -0.126 SYS_CLK  " "   -0.126        -0.126 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028         0.000 UART:comb_6\|UART2REG:comb_6\|ready  " "    0.028         0.000 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.453         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 FPGA2AR9331:comb_413\|r_clk  " "    0.453         0.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.453         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434028127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.214 " "Worst-case recovery slack is -1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214       -16.257 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.214       -16.257 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634        -0.634 Div:comb_411\|clk_div  " "   -0.634        -0.634 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434028145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.206 " "Worst-case removal slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 Div:comb_411\|clk_div  " "    0.206         0.000 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.579         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434028158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -204.956 Div:comb_411\|clk_div  " "   -3.201      -204.956 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 adc_en_u  " "    0.403         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.218         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.218         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.740         0.000 SYS_CLK  " "   19.740         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434028168 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028892 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445434028892 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445434028920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445434028988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445434029826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445434030136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445434030136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.264 " "Worst-case setup slack is -5.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.264      -152.241 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -5.264      -152.241 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.054      -304.791 Div:comb_411\|clk_div  " "   -5.054      -304.791 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881      -157.580 FPGA2AR9331:comb_413\|r_clk  " "   -3.881      -157.580 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217       -54.475 Div:comb_4\|clk_div  " "   -3.217       -54.475 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.895      -244.017 UART:comb_6\|UART2REG:comb_6\|ready  " "   -2.895      -244.017 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.699       -51.954 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.699       -51.954 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180       -63.320 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -2.180       -63.320 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -0.029 SYS_CLK  " "   -0.029        -0.029 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434030156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.590 " "Worst-case hold slack is -0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590        -0.590 Div:comb_4\|clk_div  " "   -0.590        -0.590 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305        -0.305 Div:comb_411\|clk_div  " "   -0.305        -0.305 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280        -0.552 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.280        -0.552 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.101 SYS_CLK  " "   -0.101        -0.101 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 UART:comb_6\|UART2REG:comb_6\|ready  " "    0.161         0.000 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.359         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 FPGA2AR9331:comb_413\|r_clk  " "    0.402         0.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.403         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434030201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.900 " "Worst-case recovery slack is -0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900       -11.823 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.900       -11.823 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715        -0.715 Div:comb_411\|clk_div  " "   -0.715        -0.715 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434030224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.251 " "Worst-case removal slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 Div:comb_411\|clk_div  " "    0.251         0.000 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.399         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434030251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -204.956 Div:comb_411\|clk_div  " "   -3.201      -204.956 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 adc_en_u  " "    0.424         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.215         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.215         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.751         0.000 SYS_CLK  " "   19.751         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434030273 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032130 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032130 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445434032169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445434032615 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445434032615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.295 " "Worst-case setup slack is -2.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295       -71.636 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -2.295       -71.636 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906       -89.952 Div:comb_411\|clk_div  " "   -1.906       -89.952 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241       -44.670 FPGA2AR9331:comb_413\|r_clk  " "   -1.241       -44.670 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895        -8.912 Div:comb_4\|clk_div  " "   -0.895        -8.912 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.830       -61.200 UART:comb_6\|UART2REG:comb_6\|ready  " "   -0.830       -61.200 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715       -10.437 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -0.715       -10.437 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476       -11.995 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -0.476       -11.995 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 SYS_CLK  " "    0.151         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434032651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.481 " "Worst-case hold slack is -0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481        -5.226 Div:comb_411\|clk_div  " "   -0.481        -5.226 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401        -0.401 Div:comb_4\|clk_div  " "   -0.401        -0.401 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134        -0.238 SYS_CLK  " "   -0.134        -0.238 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097        -0.097 UART:comb_6\|UART2REG:comb_6\|ready  " "   -0.097        -0.097 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.058         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.097         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.187         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 FPGA2AR9331:comb_413\|r_clk  " "    0.187         0.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434032699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.531 " "Worst-case recovery slack is -0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531        -6.979 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.531        -6.979 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 Div:comb_411\|clk_div  " "    0.356         0.000 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434032733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.191 " "Worst-case removal slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -0.191 Div:comb_411\|clk_div  " "   -0.191        -0.191 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.394         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434032772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -124.000 Div:comb_411\|clk_div  " "   -1.000      -124.000 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -97.000 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.000       -97.000 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -69.000 FPGA2AR9331:comb_413\|r_clk  " "   -1.000       -69.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 Div:comb_4\|clk_div  " "   -1.000       -33.000 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.000       -32.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 adc_en_u  " "    0.451         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.295         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.295         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.262         0.000 SYS_CLK  " "   19.262         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445434032822 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445434034792 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445434034792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445434035777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445434035778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445434036412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:27:16 2015 " "Processing ended: Wed Oct 21 21:27:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445434036412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445434036412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445434036412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445434036412 ""}
