{signal: [
  {name: 'clk', wave: 'p........p...........'},
  {name: 'conv_start', wave: '010.......10.........'},
  {name: 'conv1_done', wave: '0...10.......10......'},
  {name: 'conv_done', wave: '0.......10.......10..'},
  {name: 'testbench', wave: '20..30..40...30..40..', data: ['load', 'conv1', 'conv2', 'conv1', 'conv2']},
  {name: 'write_sram(c or d)', wave:'x4......3........4...', data:['sram_c0~c4', 'sram_d0~d4', 'sram_c0~c4']},
  {name: 'mem_sel', wave:'0.......1........0...'}
  ],
  config: { hscale: 1 }}
