Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/chaman/git/CS220/Lab6/Lab6_1/seven-bit-adder-substractor/seven_bit_adder_substractor_isim_beh.exe -prj /home/chaman/git/CS220/Lab6/Lab6_1/seven-bit-adder-substractor/seven_bit_adder_substractor_beh.prj work.seven_bit_adder_substractor work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/chaman/git/CS220/Lab6/Lab6_1/seven-bit-adder-substractor/full_adder.v" into library work
Analyzing Verilog file "/home/chaman/git/CS220/Lab6/Lab6_1/seven-bit-adder-substractor/myinput.v" into library work
Analyzing Verilog file "/home/chaman/git/CS220/Lab6/Lab6_1/seven-bit-adder-substractor/is_rotation.v" into library work
Analyzing Verilog file "/home/chaman/git/CS220/Lab6/Lab6_1/seven-bit-adder-substractor/seven_bit_adder_substractor.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102976 KB
Fuse CPU Usage: 1210 ms
Compiling module is_rotation
Compiling module full_adder
Compiling module myinput
Compiling module seven_bit_adder_substractor
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/chaman/git/CS220/Lab6/Lab6_1/seven-bit-adder-substractor/seven_bit_adder_substractor_isim_beh.exe
Fuse Memory Usage: 663180 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 350 ms
