<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6770
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1363.26 --||-- Mem Ch  0: Reads (MB/s):  1547.35 --|
|--            Writes(MB/s):  1585.05 --||--            Writes(MB/s):  1655.37 --|
|-- Mem Ch  1: Reads (MB/s):  1355.78 --||-- Mem Ch  1: Reads (MB/s):  1553.35 --|
|--            Writes(MB/s):  1582.09 --||--            Writes(MB/s):  1649.87 --|
|-- Mem Ch  2: Reads (MB/s):  1362.38 --||-- Mem Ch  2: Reads (MB/s):  1570.15 --|
|--            Writes(MB/s):  1584.36 --||--            Writes(MB/s):  1657.88 --|
|-- Mem Ch  3: Reads (MB/s):  1341.57 --||-- Mem Ch  3: Reads (MB/s):  1585.88 --|
|--            Writes(MB/s):  1577.45 --||--            Writes(MB/s):  1662.75 --|
|-- NODE 0 Mem Read (MB/s) :  5422.98 --||-- NODE 1 Mem Read (MB/s) :  6256.72 --|
|-- NODE 0 Mem Write(MB/s) :  6328.94 --||-- NODE 1 Mem Write(MB/s) :  6625.88 --|
|-- NODE 0 P. Write (T/s):     140939 --||-- NODE 1 P. Write (T/s):     144554 --|
|-- NODE 0 Memory (MB/s):    11751.93 --||-- NODE 1 Memory (MB/s):    12882.60 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11679.71                --|
            |--                System Write Throughput(MB/s):      12954.82                --|
            |--               System Memory Throughput(MB/s):      24634.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6845
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9156          24      17 M   132 M    264       0     625 K
 1     915 K       994 K    18 M   143 M    220 M     0     429 K
-----------------------------------------------------------------------
 *     924 K       994 K    36 M   275 M    220 M     0    1054 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 23.99        
Core2: 26.67        Core3: 25.31        
Core4: 36.93        Core5: 32.02        
Core6: 24.97        Core7: 21.37        
Core8: 25.54        Core9: 32.60        
Core10: 34.62        Core11: 29.63        
Core12: 36.28        Core13: 22.55        
Core14: 31.26        Core15: 37.04        
Core16: 39.77        Core17: 33.55        
Core18: 46.97        Core19: 30.10        
Core20: 42.30        Core21: 27.96        
Core22: 37.12        Core23: 13.95        
Core24: 37.87        Core25: 35.85        
Core26: 30.94        Core27: 35.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.47
Socket1: 27.09
DDR read Latency(ns)
Socket0: 2109.74
Socket1: 1839.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.22        Core1: 23.75        
Core2: 26.16        Core3: 22.31        
Core4: 37.23        Core5: 32.03        
Core6: 25.44        Core7: 20.90        
Core8: 25.27        Core9: 32.84        
Core10: 34.35        Core11: 32.69        
Core12: 35.88        Core13: 22.75        
Core14: 33.68        Core15: 37.07        
Core16: 39.40        Core17: 33.62        
Core18: 46.98        Core19: 30.19        
Core20: 42.48        Core21: 27.91        
Core22: 37.13        Core23: 14.08        
Core24: 34.83        Core25: 35.87        
Core26: 30.61        Core27: 35.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.23
Socket1: 26.88
DDR read Latency(ns)
Socket0: 2121.27
Socket1: 1842.41
irq_total: 239039.226765856
cpu_total: 18.89
cpu_0: 23.80
cpu_1: 4.39
cpu_2: 6.98
cpu_3: 20.08
cpu_4: 26.13
cpu_5: 20.01
cpu_6: 2.33
cpu_7: 17.02
cpu_8: 6.85
cpu_9: 11.57
cpu_10: 33.24
cpu_11: 1.26
cpu_12: 6.58
cpu_13: 22.87
cpu_14: 11.30
cpu_15: 3.86
cpu_16: 35.17
cpu_17: 31.52
cpu_18: 31.91
cpu_19: 6.98
cpu_20: 36.24
cpu_21: 42.95
cpu_22: 29.52
cpu_23: 30.85
cpu_24: 2.93
cpu_25: 30.65
cpu_26: 12.17
cpu_27: 19.68
enp130s0f0_rx_bytes: 7299301233
enp130s0f1_rx_bytes: 6564031621
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13863332854
enp130s0f0_rx_packets: 814509
enp130s0f1_rx_packets: 731029
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1545538
enp130s0f0_tx_bytes: 4879393
enp130s0f1_tx_bytes: 5014052
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9893445
enp130s0f0_tx_packets: 73930
enp130s0f1_tx_packets: 75970
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 149900
enp130s0f0_tx_bytes_phy: 9414274
enp130s0f1_tx_bytes_phy: 9618463
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 19032737
enp130s0f0_tx_packets_phy: 140167
enp130s0f1_tx_packets_phy: 143165
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 283332
enp130s0f0_rx_packets_phy: 814507
enp130s0f1_rx_packets_phy: 731041
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1545548
enp130s0f0_rx_bytes_phy: 7345202298
enp130s0f1_rx_bytes_phy: 6592521575
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13937723873


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.43        Core1: 19.25        
Core2: 26.74        Core3: 17.79        
Core4: 37.71        Core5: 31.82        
Core6: 25.24        Core7: 20.38        
Core8: 26.35        Core9: 32.72        
Core10: 35.02        Core11: 30.51        
Core12: 35.95        Core13: 21.82        
Core14: 34.97        Core15: 36.90        
Core16: 40.32        Core17: 34.61        
Core18: 47.12        Core19: 27.65        
Core20: 42.47        Core21: 27.71        
Core22: 37.16        Core23: 14.39        
Core24: 34.35        Core25: 35.90        
Core26: 30.62        Core27: 35.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.55
Socket1: 26.27
DDR read Latency(ns)
Socket0: 2135.99
Socket1: 1863.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.05        Core1: 23.08        
Core2: 27.22        Core3: 12.82        
Core4: 39.25        Core5: 31.83        
Core6: 24.31        Core7: 22.85        
Core8: 26.32        Core9: 33.81        
Core10: 35.93        Core11: 39.82        
Core12: 36.75        Core13: 26.21        
Core14: 38.32        Core15: 36.78        
Core16: 41.84        Core17: 38.96        
Core18: 47.33        Core19: 24.60        
Core20: 42.56        Core21: 28.01        
Core22: 37.19        Core23: 14.58        
Core24: 31.67        Core25: 36.19        
Core26: 30.35        Core27: 35.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.27
Socket1: 25.73
DDR read Latency(ns)
Socket0: 2171.52
Socket1: 1860.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 24.18        
Core2: 27.22        Core3: 12.93        
Core4: 37.00        Core5: 31.46        
Core6: 24.72        Core7: 23.82        
Core8: 25.98        Core9: 33.67        
Core10: 35.94        Core11: 42.74        
Core12: 37.29        Core13: 23.84        
Core14: 37.99        Core15: 37.11        
Core16: 42.54        Core17: 39.22        
Core18: 48.31        Core19: 25.78        
Core20: 42.33        Core21: 33.00        
Core22: 37.17        Core23: 14.69        
Core24: 35.02        Core25: 36.37        
Core26: 30.21        Core27: 34.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.94
Socket1: 26.89
DDR read Latency(ns)
Socket0: 2163.72
Socket1: 1776.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.46        Core1: 24.29        
Core2: 27.30        Core3: 13.25        
Core4: 37.24        Core5: 30.99        
Core6: 24.79        Core7: 27.22        
Core8: 24.43        Core9: 33.96        
Core10: 35.92        Core11: 38.20        
Core12: 37.35        Core13: 23.92        
Core14: 37.57        Core15: 37.33        
Core16: 42.78        Core17: 39.46        
Core18: 49.44        Core19: 26.06        
Core20: 42.09        Core21: 36.88        
Core22: 37.22        Core23: 14.79        
Core24: 34.92        Core25: 36.23        
Core26: 30.23        Core27: 33.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.93
Socket1: 28.14
DDR read Latency(ns)
Socket0: 2158.34
Socket1: 1692.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27111
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411200538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411206122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205669554; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205669554; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205674233; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205674233; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205679093; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205679093; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205683735; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205683735; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004755402; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4816890; Consumed Joules: 294.00; Watts: 48.97; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3518635; Consumed DRAM Joules: 53.84; DRAM Watts: 8.97
S1P0; QPIClocks: 14411274178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411278610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205731186; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205731186; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205731359; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205731359; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205732110; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205732110; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205727462; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205727462; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004785956; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5106494; Consumed Joules: 311.68; Watts: 51.91; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3762460; Consumed DRAM Joules: 57.57; DRAM Watts: 9.59
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ab9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.41   0.17    0.60      45 M     51 M    0.10    0.25    0.07    0.07     4088     6189        9     66
   1    1     0.05   0.60   0.09    0.60     982 K   2489 K    0.61    0.17    0.00    0.00      280       86       13     63
   2    0     0.05   0.89   0.06    0.60    1414 K   3490 K    0.59    0.17    0.00    0.01      280        4        6     65
   3    1     0.22   0.56   0.38    0.85      16 M     24 M    0.33    0.75    0.01    0.01      728       36     2633     62
   4    0     0.08   0.44   0.18    0.60      46 M     50 M    0.09    0.26    0.06    0.06     4424       66     6033     66
   5    1     0.13   1.13   0.11    0.60    3712 K   7788 K    0.52    0.18    0.00    0.01      280       65        8     63
   6    0     0.02   0.56   0.04    0.60     437 K   1389 K    0.69    0.11    0.00    0.01      224        8        8     66
   7    1     0.05   0.44   0.12    0.60      18 M     24 M    0.22    0.47    0.03    0.04      896      918        1     62
   8    0     0.06   0.87   0.06    0.60    1341 K   3166 K    0.58    0.37    0.00    0.01      224       85        8     65
   9    1     0.08   0.98   0.08    0.60    3538 K   6026 K    0.41    0.13    0.00    0.01      336       60       10     62
  10    0     0.03   0.16   0.20    0.60      87 M     93 M    0.07    0.15    0.28    0.30     8960     9530        1     65
  11    1     0.00   0.27   0.00    0.60      49 K     66 K    0.25    0.06    0.03    0.04        0        0        4     62
  12    0     0.04   0.76   0.06    0.60    3419 K   4780 K    0.28    0.06    0.01    0.01      224        4        3     66
  13    1     0.06   0.44   0.14    0.60      20 M     26 M    0.22    0.45    0.03    0.04     1008     1017      166     62
  14    0     0.12   0.66   0.19    0.60      10 M     11 M    0.08    0.20    0.01    0.01      448     2220       35     66
  15    1     0.01   0.35   0.04    0.61     776 K   1605 K    0.52    0.08    0.01    0.01       56        4        6     61
  16    0     0.03   0.13   0.22    0.65      83 M     90 M    0.07    0.14    0.28    0.30     9408        4     9513     65
  17    1     0.08   0.29   0.27    0.72      74 M     81 M    0.09    0.17    0.09    0.10    10304       67     5775     62
  18    0     0.03   0.19   0.14    0.60      44 M     48 M    0.10    0.12    0.16    0.18      280        3       25     66
  19    1     0.14   0.89   0.16    0.60    3646 K   6771 K    0.46    0.32    0.00    0.00        0       24        1     62
  20    0     0.17   0.46   0.37    0.83      53 M     59 M    0.10    0.20    0.03    0.04     2800      125     2413     66
  21    1     0.08   0.17   0.49    0.98     123 M    140 M    0.12    0.17    0.15    0.17    11312     2488     6206     62
  22    0     0.04   0.34   0.13    0.60      41 M     45 M    0.10    0.22    0.09    0.10     3136     4731       17     67
  23    1     0.20   0.59   0.33    0.78      16 M     22 M    0.27    0.75    0.01    0.01      392       24      218     63
  24    0     0.02   0.52   0.04    0.60    1438 K   1780 K    0.19    0.06    0.01    0.01      168      156        7     67
  25    1     0.08   0.36   0.22    0.65      72 M     80 M    0.10    0.16    0.09    0.10     5096     5865        4     62
  26    0     0.05   0.81   0.07    0.60    1649 K   3402 K    0.52    0.37    0.00    0.01      112       17        8     66
  27    1     0.09   0.51   0.17    0.60      36 M     44 M    0.18    0.24    0.04    0.05     1288     1179       15     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.43   0.14    0.64     422 M    468 M    0.10    0.19    0.05    0.06    34776    23142    18086     59
 SKT    1     0.09   0.49   0.19    0.72     391 M    469 M    0.17    0.36    0.03    0.04    31976    11833    15060     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.46   0.16    0.69     813 M    938 M    0.13    0.28    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   45 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.61 %

 C1 core residency: 62.92 %; C3 core residency: 8.05 %; C6 core residency: 5.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       38 G     38 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    26.16    34.82     247.06      44.76         124.45
 SKT   1    33.31    34.91     264.30      47.93         123.41
---------------------------------------------------------------------------------------------------------------
       *    59.48    69.73     511.36      92.69         123.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ba3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1539.17 --||-- Mem Ch  0: Reads (MB/s):   879.32 --|
|--            Writes(MB/s):  2195.06 --||--            Writes(MB/s):   978.37 --|
|-- Mem Ch  1: Reads (MB/s):  1548.26 --||-- Mem Ch  1: Reads (MB/s):   877.50 --|
|--            Writes(MB/s):  2194.51 --||--            Writes(MB/s):   976.12 --|
|-- Mem Ch  2: Reads (MB/s):  1554.20 --||-- Mem Ch  2: Reads (MB/s):   897.67 --|
|--            Writes(MB/s):  2195.81 --||--            Writes(MB/s):   980.14 --|
|-- Mem Ch  3: Reads (MB/s):  1537.44 --||-- Mem Ch  3: Reads (MB/s):   885.51 --|
|--            Writes(MB/s):  2191.66 --||--            Writes(MB/s):   977.69 --|
|-- NODE 0 Mem Read (MB/s) :  6179.07 --||-- NODE 1 Mem Read (MB/s) :  3540.00 --|
|-- NODE 0 Mem Write(MB/s) :  8777.04 --||-- NODE 1 Mem Write(MB/s) :  3912.32 --|
|-- NODE 0 P. Write (T/s):     140575 --||-- NODE 1 P. Write (T/s):     131230 --|
|-- NODE 0 Memory (MB/s):    14956.11 --||-- NODE 1 Memory (MB/s):     7452.32 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9719.06                --|
            |--                System Write Throughput(MB/s):      12689.36                --|
            |--               System Memory Throughput(MB/s):      22408.42                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c79
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9084         144      21 M   124 M     48       0     698 K
 1     903 K      1059 K    22 M   152 M    219 M    12     422 K
-----------------------------------------------------------------------
 *     913 K      1059 K    43 M   277 M    219 M    12    1120 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.31        Core1: 27.12        
Core2: 36.35        Core3: 20.56        
Core4: 31.70        Core5: 24.54        
Core6: 22.70        Core7: 26.25        
Core8: 28.97        Core9: 39.87        
Core10: 30.55        Core11: 30.69        
Core12: 29.63        Core13: 20.15        
Core14: 34.61        Core15: 31.10        
Core16: 33.67        Core17: 22.83        
Core18: 34.48        Core19: 22.98        
Core20: 33.04        Core21: 27.13        
Core22: 32.23        Core23: 26.33        
Core24: 36.25        Core25: 35.07        
Core26: 37.87        Core27: 33.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.72
Socket1: 25.13
DDR read Latency(ns)
Socket0: 1712.37
Socket1: 3336.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 27.00        
Core2: 34.90        Core3: 20.02        
Core4: 31.39        Core5: 24.60        
Core6: 22.54        Core7: 26.12        
Core8: 28.98        Core9: 39.76        
Core10: 30.29        Core11: 28.98        
Core12: 29.42        Core13: 20.14        
Core14: 32.89        Core15: 30.45        
Core16: 33.52        Core17: 22.64        
Core18: 34.02        Core19: 22.37        
Core20: 32.93        Core21: 27.61        
Core22: 32.07        Core23: 25.25        
Core24: 35.82        Core25: 33.41        
Core26: 38.65        Core27: 33.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.46
Socket1: 24.97
DDR read Latency(ns)
Socket0: 1723.42
Socket1: 3367.28
irq_total: 241850.801992235
cpu_total: 17.71
cpu_0: 34.04
cpu_1: 2.66
cpu_2: 8.64
cpu_3: 23.74
cpu_4: 27.93
cpu_5: 12.70
cpu_6: 10.31
cpu_7: 25.00
cpu_8: 11.97
cpu_9: 10.51
cpu_10: 40.89
cpu_11: 1.13
cpu_12: 8.84
cpu_13: 35.77
cpu_14: 8.24
cpu_15: 1.80
cpu_16: 20.35
cpu_17: 25.13
cpu_18: 22.74
cpu_19: 2.06
cpu_20: 39.89
cpu_21: 43.02
cpu_22: 16.16
cpu_23: 20.88
cpu_24: 3.12
cpu_25: 17.22
cpu_26: 3.39
cpu_27: 17.69
enp130s0f0_tx_bytes: 6117138
enp130s0f1_tx_bytes: 4264747
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10381885
enp130s0f0_tx_packets_phy: 159360
enp130s0f1_tx_packets_phy: 131924
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 291284
enp130s0f0_rx_packets_phy: 808794
enp130s0f1_rx_packets_phy: 738400
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1547194
enp130s0f0_rx_bytes_phy: 7293712380
enp130s0f1_rx_bytes_phy: 6658892734
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13952605114
enp130s0f0_tx_bytes_phy: 10755194
enp130s0f1_tx_bytes_phy: 8830860
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 19586054
enp130s0f0_rx_packets: 808791
enp130s0f1_rx_packets: 738400
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1547191
enp130s0f0_rx_bytes: 7247442652
enp130s0f1_rx_bytes: 6625485105
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13872927757
enp130s0f0_tx_packets: 92683
enp130s0f1_tx_packets: 64617
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 157300


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.73        Core1: 26.37        
Core2: 37.29        Core3: 20.46        
Core4: 31.82        Core5: 24.66        
Core6: 22.64        Core7: 26.32        
Core8: 28.63        Core9: 39.92        
Core10: 30.62        Core11: 28.84        
Core12: 29.42        Core13: 20.22        
Core14: 30.36        Core15: 28.90        
Core16: 33.74        Core17: 22.81        
Core18: 34.18        Core19: 22.46        
Core20: 33.01        Core21: 28.57        
Core22: 33.85        Core23: 25.16        
Core24: 35.55        Core25: 33.35        
Core26: 37.07        Core27: 33.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.99
Socket1: 25.27
DDR read Latency(ns)
Socket0: 1718.26
Socket1: 3305.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.51        Core1: 26.81        
Core2: 36.88        Core3: 21.23        
Core4: 31.98        Core5: 24.25        
Core6: 22.62        Core7: 26.57        
Core8: 28.30        Core9: 39.97        
Core10: 30.70        Core11: 29.16        
Core12: 29.74        Core13: 20.41        
Core14: 30.03        Core15: 28.56        
Core16: 33.72        Core17: 22.98        
Core18: 34.43        Core19: 22.77        
Core20: 33.12        Core21: 28.97        
Core22: 33.78        Core23: 26.80        
Core24: 36.26        Core25: 32.70        
Core26: 37.95        Core27: 33.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.04
Socket1: 25.65
DDR read Latency(ns)
Socket0: 1707.23
Socket1: 3306.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.89        Core1: 27.25        
Core2: 37.45        Core3: 21.43        
Core4: 32.56        Core5: 25.07        
Core6: 22.92        Core7: 26.44        
Core8: 28.62        Core9: 34.87        
Core10: 29.73        Core11: 28.62        
Core12: 28.68        Core13: 21.91        
Core14: 31.87        Core15: 29.23        
Core16: 35.76        Core17: 25.06        
Core18: 31.59        Core19: 22.63        
Core20: 33.70        Core21: 27.49        
Core22: 33.57        Core23: 24.51        
Core24: 38.43        Core25: 31.09        
Core26: 39.37        Core27: 30.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.07
Socket1: 26.02
DDR read Latency(ns)
Socket0: 1755.94
Socket1: 2855.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.20        Core1: 26.63        
Core2: 37.56        Core3: 21.29        
Core4: 32.19        Core5: 24.54        
Core6: 22.90        Core7: 25.91        
Core8: 28.52        Core9: 34.58        
Core10: 29.75        Core11: 28.83        
Core12: 28.53        Core13: 22.29        
Core14: 31.95        Core15: 29.05        
Core16: 35.78        Core17: 25.66        
Core18: 32.91        Core19: 23.06        
Core20: 33.92        Core21: 27.19        
Core22: 33.77        Core23: 24.73        
Core24: 38.62        Core25: 30.58        
Core26: 39.22        Core27: 30.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.11
Socket1: 25.95
DDR read Latency(ns)
Socket0: 1763.34
Socket1: 2854.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28194
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411009446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411015274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205571023; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205571023; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205578236; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205578236; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205581204; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205581204; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205584220; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205584220; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004666632; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5046993; Consumed Joules: 308.04; Watts: 51.31; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 3818784; Consumed DRAM Joules: 58.43; DRAM Watts: 9.73
S1P0; QPIClocks: 14411042882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411047966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205620325; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205620325; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205615832; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205615832; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205612002; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205612002; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205612258; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205612258; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004682772; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5013794; Consumed Joules: 306.02; Watts: 50.97; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3281838; Consumed DRAM Joules: 50.21; DRAM Watts: 8.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ef4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.45   0.29    0.73      54 M     62 M    0.13    0.26    0.04    0.05     5432        7     7075     66
   1    1     0.02   0.48   0.04    0.60     536 K   1755 K    0.69    0.11    0.00    0.01      336       45       22     63
   2    0     0.07   0.71   0.09    0.60    4569 K   4930 K    0.07    0.28    0.01    0.01      224       29      258     65
   3    1     0.08   0.47   0.17    0.60      15 M     23 M    0.33    0.53    0.02    0.03      952      657        0     63
   4    0     0.10   0.44   0.24    0.67      53 M     61 M    0.13    0.24    0.05    0.06     5152     6959       68     65
   5    1     0.10   0.99   0.10    0.60    2183 K   5513 K    0.60    0.39    0.00    0.01      168       25        6     63
   6    0     0.08   0.82   0.09    0.60    1541 K   4304 K    0.64    0.42    0.00    0.01       56        4       16     65
   7    1     0.07   0.45   0.16    0.60      21 M     26 M    0.21    0.47    0.03    0.04      952       51      820     62
   8    0     0.09   0.84   0.11    0.60    4281 K   6256 K    0.32    0.40    0.00    0.01      224      144       18     65
   9    1     0.09   0.79   0.11    0.61    5513 K   5998 K    0.08    0.29    0.01    0.01      112        8        1     62
  10    0     0.32   0.74   0.43    0.90      58 M     72 M    0.19    0.23    0.02    0.02     6160     8355        8     64
  11    1     0.01   0.29   0.03    0.60     463 K   1406 K    0.67    0.03    0.01    0.02        0        2      715     61
  12    0     0.07   0.90   0.08    0.60    3542 K   4669 K    0.24    0.31    0.00    0.01       56        3       11     65
  13    1     0.07   0.30   0.24    0.68      30 M     41 M    0.26    0.47    0.04    0.06    12096        3      704     62
  14    0     0.08   0.84   0.09    0.60    4008 K   4941 K    0.19    0.23    0.01    0.01      224     1327       27     66
  15    1     0.01   0.42   0.03    0.60     920 K   1653 K    0.44    0.11    0.01    0.01       56       11        8     61
  16    0     0.07   0.24   0.27    0.72      99 M    108 M    0.08    0.17    0.15    0.17    11816        3    14595     65
  17    1     0.11   0.50   0.21    0.63      25 M     31 M    0.20    0.45    0.02    0.03     1120       62      869     62
  18    0     0.04   0.36   0.11    0.60      32 M     36 M    0.11    0.24    0.08    0.09     2576     4680        1     65
  19    1     0.02   0.61   0.04    0.60     311 K   1069 K    0.71    0.11    0.00    0.00       56        7        1     62
  20    0     0.11   0.33   0.34    0.81      97 M    112 M    0.13    0.16    0.09    0.10       56       71       73     65
  21    1     0.10   0.19   0.54    1.07     109 M    128 M    0.15    0.25    0.11    0.13    14672     6742     3198     62
  22    0     0.06   0.43   0.13    0.60      33 M     37 M    0.10    0.26    0.06    0.07     3080     4341       46     66
  23    1     0.05   0.48   0.11    0.60      12 M     15 M    0.20    0.53    0.02    0.03      560        0      443     63
  24    0     0.02   0.58   0.04    0.60    2100 K   2195 K    0.04    0.05    0.01    0.01      112       13        8     66
  25    1     0.05   0.34   0.15    0.60      26 M     33 M    0.21    0.33    0.05    0.07      336      149       15     63
  26    0     0.03   0.51   0.06    0.61    2098 K   2229 K    0.06    0.06    0.01    0.01      112       14       10     66
  27    1     0.05   0.35   0.15    0.60      25 M     32 M    0.22    0.34    0.05    0.06      224        7       15     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.53   0.17    0.71     452 M    521 M    0.13    0.22    0.04    0.04    35280    25950    22214     58
 SKT    1     0.06   0.40   0.15    0.69     276 M    350 M    0.21    0.38    0.03    0.04    31640     7769     6817     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.47   0.16    0.70     729 M    871 M    0.16    0.29    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.67 %

 C1 core residency: 74.62 %; C3 core residency: 2.50 %; C6 core residency: 0.21 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   21%    21%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  125 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.79    44.31     258.20      48.75         113.68
 SKT   1    20.13    21.04     255.86      41.77         132.54
---------------------------------------------------------------------------------------------------------------
       *    52.92    65.35     514.06      90.53         120.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fd8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1177.74 --||-- Mem Ch  0: Reads (MB/s):  2007.09 --|
|--            Writes(MB/s):  1085.70 --||--            Writes(MB/s):  2350.94 --|
|-- Mem Ch  1: Reads (MB/s):  1181.40 --||-- Mem Ch  1: Reads (MB/s):  2008.70 --|
|--            Writes(MB/s):  1084.47 --||--            Writes(MB/s):  2349.81 --|
|-- Mem Ch  2: Reads (MB/s):  1197.59 --||-- Mem Ch  2: Reads (MB/s):  2028.09 --|
|--            Writes(MB/s):  1091.07 --||--            Writes(MB/s):  2353.85 --|
|-- Mem Ch  3: Reads (MB/s):  1171.72 --||-- Mem Ch  3: Reads (MB/s):  2017.80 --|
|--            Writes(MB/s):  1083.31 --||--            Writes(MB/s):  2350.41 --|
|-- NODE 0 Mem Read (MB/s) :  4728.46 --||-- NODE 1 Mem Read (MB/s) :  8061.69 --|
|-- NODE 0 Mem Write(MB/s) :  4344.54 --||-- NODE 1 Mem Write(MB/s) :  9405.01 --|
|-- NODE 0 P. Write (T/s):     137755 --||-- NODE 1 P. Write (T/s):     153422 --|
|-- NODE 0 Memory (MB/s):     9073.00 --||-- NODE 1 Memory (MB/s):    17466.70 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12790.15                --|
            |--                System Write Throughput(MB/s):      13749.56                --|
            |--               System Memory Throughput(MB/s):      26539.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 70ae
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820          12      18 M   119 M     36       0     442 K
 1     810 K      1078 K    21 M   155 M    220 M    12     515 K
-----------------------------------------------------------------------
 *     819 K      1078 K    39 M   275 M    220 M    12     957 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.33        Core1: 23.87        
Core2: 25.41        Core3: 23.57        
Core4: 32.69        Core5: 29.76        
Core6: 26.69        Core7: 24.34        
Core8: 47.81        Core9: 26.57        
Core10: 36.16        Core11: 37.73        
Core12: 19.79        Core13: 35.53        
Core14: 25.85        Core15: 34.10        
Core16: 27.25        Core17: 22.13        
Core18: 43.58        Core19: 22.89        
Core20: 45.57        Core21: 31.54        
Core22: 49.95        Core23: 36.58        
Core24: 29.19        Core25: 35.57        
Core26: 38.98        Core27: 33.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.56
Socket1: 30.79
DDR read Latency(ns)
Socket0: 2382.25
Socket1: 1445.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 24.10        
Core2: 25.32        Core3: 23.47        
Core4: 32.40        Core5: 29.50        
Core6: 26.68        Core7: 24.36        
Core8: 47.94        Core9: 26.80        
Core10: 36.00        Core11: 39.34        
Core12: 20.98        Core13: 35.42        
Core14: 25.09        Core15: 33.28        
Core16: 26.93        Core17: 21.67        
Core18: 43.54        Core19: 22.84        
Core20: 45.25        Core21: 31.59        
Core22: 49.85        Core23: 36.55        
Core24: 29.00        Core25: 35.69        
Core26: 38.38        Core27: 34.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.34
Socket1: 30.77
DDR read Latency(ns)
Socket0: 2386.65
Socket1: 1442.56
irq_total: 198166.185279985
cpu_total: 17.81
cpu_0: 28.06
cpu_1: 7.71
cpu_2: 9.64
cpu_3: 24.67
cpu_4: 22.27
cpu_5: 1.60
cpu_6: 2.39
cpu_7: 22.54
cpu_8: 5.78
cpu_9: 12.17
cpu_10: 20.35
cpu_11: 0.07
cpu_12: 6.85
cpu_13: 38.50
cpu_14: 1.26
cpu_15: 1.99
cpu_16: 43.09
cpu_17: 25.73
cpu_18: 39.63
cpu_19: 1.66
cpu_20: 18.02
cpu_21: 48.27
cpu_22: 22.67
cpu_23: 26.13
cpu_24: 1.66
cpu_25: 31.98
cpu_26: 3.79
cpu_27: 30.19
enp130s0f0_rx_packets_phy: 813259
enp130s0f1_rx_packets_phy: 728281
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1541540
enp130s0f0_rx_bytes_phy: 7333962437
enp130s0f1_rx_bytes_phy: 6567637165
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13901599602
enp130s0f0_rx_bytes: 7288207001
enp130s0f1_rx_bytes: 6534401869
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13822608870
enp130s0f0_tx_bytes: 5764707
enp130s0f1_tx_bytes: 2696369
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8461076
enp130s0f0_tx_packets_phy: 153542
enp130s0f1_tx_packets_phy: 107950
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 261492
enp130s0f0_tx_packets: 87344
enp130s0f1_tx_packets: 40854
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 128198
enp130s0f0_rx_packets: 813264
enp130s0f1_rx_packets: 728282
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1541546
enp130s0f0_tx_bytes_phy: 10350787
enp130s0f1_tx_bytes_phy: 7153929
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17504716


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.11        Core1: 24.88        
Core2: 25.47        Core3: 24.56        
Core4: 33.31        Core5: 27.15        
Core6: 26.44        Core7: 23.74        
Core8: 46.46        Core9: 26.66        
Core10: 35.79        Core11: 35.99        
Core12: 21.49        Core13: 35.46        
Core14: 25.80        Core15: 32.95        
Core16: 27.34        Core17: 21.18        
Core18: 43.88        Core19: 23.13        
Core20: 45.80        Core21: 31.73        
Core22: 49.88        Core23: 36.61        
Core24: 29.06        Core25: 35.82        
Core26: 39.15        Core27: 32.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.65
Socket1: 30.74
DDR read Latency(ns)
Socket0: 2381.60
Socket1: 1447.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.07        Core1: 24.42        
Core2: 25.52        Core3: 27.01        
Core4: 34.21        Core5: 29.31        
Core6: 25.96        Core7: 24.34        
Core8: 47.92        Core9: 27.21        
Core10: 35.55        Core11: 36.68        
Core12: 20.99        Core13: 35.48        
Core14: 25.12        Core15: 33.29        
Core16: 27.40        Core17: 21.74        
Core18: 44.26        Core19: 23.96        
Core20: 45.54        Core21: 31.87        
Core22: 49.88        Core23: 36.65        
Core24: 29.05        Core25: 35.94        
Core26: 38.91        Core27: 33.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.77
Socket1: 31.27
DDR read Latency(ns)
Socket0: 2377.47
Socket1: 1426.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 25.18        
Core2: 25.40        Core3: 24.58        
Core4: 33.53        Core5: 29.41        
Core6: 25.91        Core7: 24.27        
Core8: 48.01        Core9: 27.09        
Core10: 35.84        Core11: 35.61        
Core12: 21.07        Core13: 33.87        
Core14: 24.96        Core15: 32.73        
Core16: 27.31        Core17: 21.89        
Core18: 44.22        Core19: 23.40        
Core20: 45.77        Core21: 32.37        
Core22: 49.62        Core23: 36.67        
Core24: 29.83        Core25: 35.77        
Core26: 39.21        Core27: 26.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.78
Socket1: 30.24
DDR read Latency(ns)
Socket0: 2411.92
Socket1: 1462.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.98        Core1: 24.88        
Core2: 25.37        Core3: 21.98        
Core4: 32.07        Core5: 29.80        
Core6: 26.15        Core7: 24.55        
Core8: 48.72        Core9: 27.47        
Core10: 35.68        Core11: 37.51        
Core12: 21.09        Core13: 31.38        
Core14: 25.42        Core15: 32.04        
Core16: 27.09        Core17: 22.23        
Core18: 44.17        Core19: 22.94        
Core20: 45.55        Core21: 33.12        
Core22: 49.09        Core23: 36.78        
Core24: 31.49        Core25: 35.65        
Core26: 38.86        Core27: 18.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.59
Socket1: 28.53
DDR read Latency(ns)
Socket0: 2497.87
Socket1: 1519.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29265
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410123626; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410128642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205149360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205149360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205153054; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205153054; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205156889; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205156889; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205160397; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205160397; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004305452; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4819870; Consumed Joules: 294.18; Watts: 49.00; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3216310; Consumed DRAM Joules: 49.21; DRAM Watts: 8.20
S1P0; QPIClocks: 14410223510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410228478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205195529; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205195529; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205199027; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205199027; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205198593; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205198593; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205202170; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205202170; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004342720; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5222816; Consumed Joules: 318.78; Watts: 53.09; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4140943; Consumed DRAM Joules: 63.36; DRAM Watts: 10.55
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7324
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.37   0.22    0.67      68 M     76 M    0.10    0.16    0.08    0.09      224     3958       14     66
   1    1     0.06   0.83   0.07    0.60    1379 K   4014 K    0.66    0.40    0.00    0.01      224       48      163     63
   2    0     0.13   1.14   0.11    0.60    3494 K   7695 K    0.55    0.27    0.00    0.01      280        2        5     65
   3    1     0.07   0.44   0.16    0.60      19 M     27 M    0.27    0.46    0.03    0.04      112      819        4     62
   4    0     0.07   0.42   0.18    0.60      50 M     56 M    0.11    0.25    0.07    0.08     7560     7364        7     66
   5    1     0.01   0.29   0.03    0.60     589 K   1731 K    0.66    0.04    0.01    0.02      112        3        4     63
   6    0     0.02   0.56   0.04    0.61     615 K   1506 K    0.59    0.11    0.00    0.01      168       10        7     66
   7    1     0.09   0.57   0.16    0.60      21 M     28 M    0.24    0.44    0.02    0.03      448     1013      734     62
   8    0     0.04   0.85   0.04    0.61    3386 K   4034 K    0.16    0.07    0.01    0.01      168       13        1     65
   9    1     0.10   0.92   0.11    0.60    3002 K   6357 K    0.53    0.33    0.00    0.01      112       32        2     62
  10    0     0.04   0.23   0.18    0.64      66 M     73 M    0.10    0.16    0.16    0.18      224     3926        0     64
  11    1     0.00   0.26   0.00    0.60      40 K     73 K    0.46    0.10    0.02    0.03       56        0        3     62
  12    0     0.07   0.65   0.10    0.60    1033 K   2353 K    0.56    0.15    0.00    0.00        0        2       23     65
  13    1     0.11   0.36   0.31    0.77      70 M     79 M    0.11    0.22    0.06    0.07    12096        9     4252     61
  14    0     0.01   0.25   0.04    0.61     152 K   1733 K    0.91    0.03    0.00    0.02        0       28        2     66
  15    1     0.02   0.57   0.04    0.60    1568 K   1717 K    0.09    0.13    0.01    0.01       56       46       58     61
  16    0     0.21   0.44   0.46    0.93     101 M    108 M    0.07    0.32    0.05    0.05    20608        9    18353     65
  17    1     0.09   0.58   0.16    0.60      18 M     25 M    0.28    0.50    0.02    0.03      672      588       13     62
  18    0     0.11   0.34   0.32    0.78      72 M     82 M    0.13    0.17    0.07    0.08        0      325       29     65
  19    1     0.02   0.55   0.03    0.60     261 K   1099 K    0.76    0.08    0.00    0.01      168        5        1     62
  20    0     0.03   0.21   0.13    0.60      34 M     39 M    0.13    0.16    0.13    0.15     4928        9     2736     65
  21    1     0.15   0.23   0.68    1.20     122 M    138 M    0.12    0.16    0.08    0.09     8736     4108     3611     61
  22    0     0.06   0.23   0.25    0.68      72 M     80 M    0.09    0.14    0.13    0.14      336       46       33     66
  23    1     0.02   0.17   0.15    0.60      65 M     70 M    0.06    0.14    0.26    0.28     3584     3675        4     63
  24    0     0.01   0.29   0.04    0.60     659 K   1938 K    0.66    0.04    0.01    0.02        0        3        3     67
  25    1     0.08   0.39   0.21    0.63      66 M     74 M    0.11    0.16    0.08    0.09     4312     3559        1     62
  26    0     0.02   0.47   0.05    0.61    1783 K   2066 K    0.14    0.07    0.01    0.01      168        8        7     66
  27    1     0.19   0.79   0.24    0.65      30 M     38 M    0.21    0.23    0.02    0.02      896      608        5     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.41   0.15    0.70     478 M    539 M    0.11    0.20    0.05    0.06    34664    15703    21220     58
 SKT    1     0.07   0.44   0.17    0.74     422 M    497 M    0.15    0.25    0.04    0.05    31584    14513     8855     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.43   0.16    0.72     900 M   1037 M    0.13    0.23    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   45 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.44 %

 C1 core residency: 63.10 %; C3 core residency: 5.38 %; C6 core residency: 9.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  111 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    25.40    22.83     248.23      41.59         126.52
 SKT   1    40.89    46.68     265.40      52.37         120.41
---------------------------------------------------------------------------------------------------------------
       *    66.29    69.51     513.63      93.95         123.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7407
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1420.90 --||-- Mem Ch  0: Reads (MB/s):  1691.99 --|
|--            Writes(MB/s):  1579.75 --||--            Writes(MB/s):  1944.61 --|
|-- Mem Ch  1: Reads (MB/s):  1406.97 --||-- Mem Ch  1: Reads (MB/s):  1693.89 --|
|--            Writes(MB/s):  1573.17 --||--            Writes(MB/s):  1942.76 --|
|-- Mem Ch  2: Reads (MB/s):  1419.91 --||-- Mem Ch  2: Reads (MB/s):  1705.08 --|
|--            Writes(MB/s):  1577.92 --||--            Writes(MB/s):  1945.14 --|
|-- Mem Ch  3: Reads (MB/s):  1414.79 --||-- Mem Ch  3: Reads (MB/s):  1695.16 --|
|--            Writes(MB/s):  1573.51 --||--            Writes(MB/s):  1941.41 --|
|-- NODE 0 Mem Read (MB/s) :  5662.57 --||-- NODE 1 Mem Read (MB/s) :  6786.12 --|
|-- NODE 0 Mem Write(MB/s) :  6304.35 --||-- NODE 1 Mem Write(MB/s) :  7773.92 --|
|-- NODE 0 P. Write (T/s):     143897 --||-- NODE 1 P. Write (T/s):     147129 --|
|-- NODE 0 Memory (MB/s):    11966.92 --||-- NODE 1 Memory (MB/s):    14560.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12448.69                --|
            |--                System Write Throughput(MB/s):      14078.28                --|
            |--               System Memory Throughput(MB/s):      26526.96                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74dd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8160          48      20 M   115 M    252       0     354 K
 1     765 K      1018 K    19 M   157 M    220 M    12     472 K
-----------------------------------------------------------------------
 *     773 K      1018 K    40 M   273 M    220 M    12     826 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.46        Core1: 24.99        
Core2: 35.41        Core3: 41.81        
Core4: 35.53        Core5: 45.20        
Core6: 26.66        Core7: 24.07        
Core8: 46.66        Core9: 26.80        
Core10: 39.67        Core11: 29.27        
Core12: 30.39        Core13: 35.97        
Core14: 31.47        Core15: 26.40        
Core16: 44.94        Core17: 23.90        
Core18: 46.39        Core19: 30.42        
Core20: 38.59        Core21: 27.68        
Core22: 35.48        Core23: 40.96        
Core24: 39.65        Core25: 23.64        
Core26: 37.72        Core27: 21.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.13
Socket1: 30.77
DDR read Latency(ns)
Socket0: 2077.63
Socket1: 1689.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.55        Core1: 24.93        
Core2: 35.77        Core3: 41.74        
Core4: 35.41        Core5: 40.50        
Core6: 26.65        Core7: 23.57        
Core8: 46.87        Core9: 26.43        
Core10: 39.64        Core11: 29.46        
Core12: 30.58        Core13: 35.94        
Core14: 31.45        Core15: 26.42        
Core16: 44.91        Core17: 23.82        
Core18: 46.13        Core19: 30.53        
Core20: 38.12        Core21: 27.39        
Core22: 35.27        Core23: 40.94        
Core24: 39.31        Core25: 23.55        
Core26: 35.83        Core27: 21.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.00
Socket1: 30.63
DDR read Latency(ns)
Socket0: 2086.14
Socket1: 1690.18
irq_total: 188055.385965563
cpu_total: 18.14
cpu_0: 35.51
cpu_1: 8.51
cpu_2: 2.73
cpu_3: 32.78
cpu_4: 29.85
cpu_5: 6.52
cpu_6: 2.93
cpu_7: 29.59
cpu_8: 6.18
cpu_9: 8.31
cpu_10: 19.48
cpu_11: 1.60
cpu_12: 0.66
cpu_13: 29.39
cpu_14: 8.64
cpu_15: 10.37
cpu_16: 31.45
cpu_17: 22.14
cpu_18: 23.60
cpu_19: 0.60
cpu_20: 28.79
cpu_21: 45.28
cpu_22: 35.31
cpu_23: 38.63
cpu_24: 0.73
cpu_25: 19.75
cpu_26: 2.53
cpu_27: 26.00
enp130s0f0_rx_packets: 815140
enp130s0f1_rx_packets: 732886
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1548026
enp130s0f0_rx_packets_phy: 815112
enp130s0f1_rx_packets_phy: 732885
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1547997
enp130s0f0_rx_bytes: 7312738852
enp130s0f1_rx_bytes: 6572056450
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13884795302
enp130s0f0_tx_bytes_phy: 8013516
enp130s0f1_tx_bytes_phy: 9350492
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17364008
enp130s0f0_tx_packets_phy: 120167
enp130s0f1_tx_packets_phy: 139355
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 259522
enp130s0f0_rx_bytes_phy: 7350683895
enp130s0f1_rx_bytes_phy: 6609155860
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13959839755
enp130s0f0_tx_bytes: 3550397
enp130s0f1_tx_bytes: 4749055
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8299452
enp130s0f0_tx_packets: 53793
enp130s0f1_tx_packets: 71955
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 125748


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.51        Core1: 25.01        
Core2: 35.32        Core3: 41.30        
Core4: 35.76        Core5: 40.88        
Core6: 26.86        Core7: 23.93        
Core8: 42.81        Core9: 26.86        
Core10: 39.72        Core11: 29.53        
Core12: 29.05        Core13: 35.76        
Core14: 31.48        Core15: 26.31        
Core16: 44.83        Core17: 22.81        
Core18: 46.33        Core19: 30.67        
Core20: 38.17        Core21: 27.71        
Core22: 35.27        Core23: 41.09        
Core24: 37.32        Core25: 23.44        
Core26: 37.83        Core27: 21.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.05
Socket1: 30.54
DDR read Latency(ns)
Socket0: 2082.11
Socket1: 1690.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.62        Core1: 24.98        
Core2: 36.02        Core3: 41.66        
Core4: 35.76        Core5: 44.64        
Core6: 27.62        Core7: 23.81        
Core8: 46.90        Core9: 26.80        
Core10: 39.83        Core11: 29.42        
Core12: 30.55        Core13: 35.84        
Core14: 31.81        Core15: 26.43        
Core16: 44.89        Core17: 23.94        
Core18: 46.28        Core19: 30.54        
Core20: 37.82        Core21: 27.39        
Core22: 35.53        Core23: 40.98        
Core24: 39.44        Core25: 23.18        
Core26: 36.47        Core27: 20.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.10
Socket1: 30.53
DDR read Latency(ns)
Socket0: 2090.48
Socket1: 1689.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 24.91        
Core2: 35.31        Core3: 41.66        
Core4: 35.43        Core5: 40.74        
Core6: 27.54        Core7: 23.82        
Core8: 46.79        Core9: 26.69        
Core10: 39.74        Core11: 29.20        
Core12: 30.32        Core13: 35.95        
Core14: 31.32        Core15: 26.43        
Core16: 44.93        Core17: 24.10        
Core18: 46.23        Core19: 30.68        
Core20: 38.64        Core21: 28.31        
Core22: 35.44        Core23: 41.00        
Core24: 39.07        Core25: 23.66        
Core26: 34.85        Core27: 20.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.14
Socket1: 30.81
DDR read Latency(ns)
Socket0: 2065.31
Socket1: 1688.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.86        Core1: 23.86        
Core2: 30.70        Core3: 42.11        
Core4: 35.93        Core5: 38.59        
Core6: 26.83        Core7: 23.98        
Core8: 46.76        Core9: 26.16        
Core10: 39.44        Core11: 28.57        
Core12: 30.39        Core13: 35.92        
Core14: 30.65        Core15: 26.68        
Core16: 44.79        Core17: 27.39        
Core18: 46.12        Core19: 30.38        
Core20: 39.82        Core21: 29.83        
Core22: 35.40        Core23: 41.08        
Core24: 39.56        Core25: 26.26        
Core26: 30.37        Core27: 21.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.28
Socket1: 31.89
DDR read Latency(ns)
Socket0: 2030.10
Socket1: 1664.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30333
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412247414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412252294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206196941; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206196941; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206199544; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206199544; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206203014; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206203014; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206205632; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206205632; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005178615; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4722868; Consumed Joules: 288.26; Watts: 48.00; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3475323; Consumed DRAM Joules: 53.17; DRAM Watts: 8.85
S1P0; QPIClocks: 14412272658; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412276210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206230782; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206230782; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206231152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206231152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206231845; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206231845; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206232271; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206232271; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005197226; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5149668; Consumed Joules: 314.31; Watts: 52.34; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3871399; Consumed DRAM Joules: 59.23; DRAM Watts: 9.86
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 774f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.26   0.27    0.73      86 M     95 M    0.10    0.15    0.12    0.13     3640     4639       13     66
   1    1     0.07   0.80   0.08    0.60    1437 K   4055 K    0.65    0.39    0.00    0.01      168       68       83     62
   2    0     0.02   0.46   0.04    0.61    1378 K   1860 K    0.26    0.07    0.01    0.01      168        1        7     65
   3    1     0.05   0.22   0.24    0.67      78 M     85 M    0.08    0.15    0.15    0.16     4536      115     7010     62
   4    0     0.12   0.48   0.25    0.68      50 M     56 M    0.10    0.26    0.04    0.05     3920      161     6031     66
   5    1     0.05   0.79   0.06    0.60    3267 K   3814 K    0.14    0.22    0.01    0.01      336       66        6     63
   6    0     0.03   0.66   0.04    0.60     901 K   1607 K    0.44    0.12    0.00    0.01        0       12       12     66
   7    1     0.14   0.64   0.23    0.65      21 M     28 M    0.24    0.48    0.02    0.02     1176       76      803     61
   8    0     0.03   0.77   0.05    0.60    3095 K   3859 K    0.20    0.07    0.01    0.01      224       34        1     66
   9    1     0.06   0.81   0.08    0.61    1811 K   3808 K    0.52    0.40    0.00    0.01       56       33        1     61
  10    0     0.03   0.20   0.13    0.60      48 M     53 M    0.10    0.13    0.18    0.20     4480      573        0     65
  11    1     0.01   0.32   0.03    0.60     551 K   1507 K    0.63    0.03    0.01    0.01       56        3        7     61
  12    0     0.00   0.21   0.01    0.60      53 K    393 K    0.86    0.14    0.00    0.01        0        0        1     67
  13    1     0.04   0.19   0.20    0.60      82 M     88 M    0.07    0.15    0.21    0.23     6048     8052       11     61
  14    0     0.06   0.86   0.07    0.60    3736 K   4870 K    0.23    0.23    0.01    0.01       56      112       26     66
  15    1     0.07   0.78   0.10    0.60    2133 K   4566 K    0.53    0.45    0.00    0.01      112       58       44     61
  16    0     0.03   0.13   0.20    0.61      80 M     85 M    0.06    0.14    0.32    0.34     8736        6     7846     66
  17    1     0.09   0.54   0.16    0.61      31 M     36 M    0.16    0.36    0.03    0.04     7728     2456      288     62
  18    0     0.04   0.24   0.16    0.60      51 M     56 M    0.09    0.15    0.13    0.15     2352      287     2469     66
  19    1     0.00   0.22   0.01    0.60      75 K    445 K    0.83    0.10    0.00    0.02      112        0        2     62
  20    0     0.09   0.48   0.19    0.61      53 M     58 M    0.08    0.22    0.06    0.06     5376       25     6490     66
  21    1     0.11   0.23   0.46    0.94      84 M    102 M    0.18    0.27    0.08    0.10     2632     1201     3612     62
  22    0     0.18   0.68   0.26    0.71      51 M     59 M    0.13    0.21    0.03    0.03     4816       24     6113     67
  23    1     0.12   0.38   0.31    0.77      80 M     90 M    0.11    0.15    0.07    0.07     5376       47     7479     63
  24    0     0.00   0.22   0.01    0.60     215 K    499 K    0.57    0.09    0.01    0.02        0        9        2     68
  25    1     0.06   0.42   0.14    0.60      21 M     28 M    0.23    0.43    0.04    0.05      672     1082        2     62
  26    0     0.02   0.51   0.04    0.60    1411 K   1731 K    0.18    0.07    0.01    0.01      112       10       11     67
  27    1     0.11   0.55   0.19    0.61      18 M     26 M    0.30    0.50    0.02    0.03     1288     1185        4     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.41   0.12    0.65     433 M    480 M    0.10    0.18    0.06    0.07    33880     5893    29021     59
 SKT    1     0.07   0.43   0.16    0.68     428 M    505 M    0.15    0.27    0.04    0.05    30296    14442    19352     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.14    0.67     862 M    986 M    0.13    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.55 %

 C1 core residency: 60.44 %; C3 core residency: 4.06 %; C6 core residency: 13.95 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.57 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       39 G     39 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  126 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.17    31.36     242.42      44.43         127.70
 SKT   1    34.77    39.37     263.09      49.64         126.51
---------------------------------------------------------------------------------------------------------------
       *    62.94    70.73     505.51      94.08         127.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
perl: warning: Setting locale failed.
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7833
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1850.49 --||-- Mem Ch  0: Reads (MB/s):   966.90 --|
|--            Writes(MB/s):  1842.22 --||--            Writes(MB/s):  1646.18 --|
|-- Mem Ch  1: Reads (MB/s):  1831.92 --||-- Mem Ch  1: Reads (MB/s):   964.43 --|
|--            Writes(MB/s):  1835.99 --||--            Writes(MB/s):  1644.13 --|
|-- Mem Ch  2: Reads (MB/s):  1855.57 --||-- Mem Ch  2: Reads (MB/s):   973.92 --|
|--            Writes(MB/s):  1842.39 --||--            Writes(MB/s):  1641.24 --|
|-- Mem Ch  3: Reads (MB/s):  1834.05 --||-- Mem Ch  3: Reads (MB/s):   958.51 --|
|--            Writes(MB/s):  1835.13 --||--            Writes(MB/s):  1639.13 --|
|-- NODE 0 Mem Read (MB/s) :  7372.02 --||-- NODE 1 Mem Read (MB/s) :  3863.77 --|
|-- NODE 0 Mem Write(MB/s) :  7355.73 --||-- NODE 1 Mem Write(MB/s) :  6570.68 --|
|-- NODE 0 P. Write (T/s):     149956 --||-- NODE 1 P. Write (T/s):     136533 --|
|-- NODE 0 Memory (MB/s):    14727.75 --||-- NODE 1 Memory (MB/s):    10434.45 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11235.79                --|
            |--                System Write Throughput(MB/s):      13926.41                --|
            |--               System Memory Throughput(MB/s):      25162.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7908
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100          24      15 M   120 M    504       0     744 K
 1     873 K      1109 K    16 M   151 M    219 M     0     553 K
-----------------------------------------------------------------------
 *     881 K      1109 K    31 M   271 M    219 M     0    1297 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.21        Core1: 26.28        
Core2: 22.70        Core3: 16.42        
Core4: 32.00        Core5: 25.62        
Core6: 26.74        Core7: 24.84        
Core8: 30.43        Core9: 33.05        
Core10: 34.87        Core11: 29.94        
Core12: 26.16        Core13: 37.74        
Core14: 22.23        Core15: 37.84        
Core16: 25.43        Core17: 34.71        
Core18: 33.11        Core19: 22.58        
Core20: 25.95        Core21: 35.87        
Core22: 46.12        Core23: 27.92        
Core24: 40.26        Core25: 36.79        
Core26: 39.34        Core27: 45.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.78
Socket1: 33.06
DDR read Latency(ns)
Socket0: 1600.83
Socket1: 1926.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.30        Core1: 26.66        
Core2: 22.69        Core3: 15.94        
Core4: 32.01        Core5: 25.68        
Core6: 26.54        Core7: 22.92        
Core8: 30.39        Core9: 33.34        
Core10: 34.14        Core11: 29.69        
Core12: 25.97        Core13: 37.71        
Core14: 22.17        Core15: 37.81        
Core16: 25.20        Core17: 34.70        
Core18: 33.21        Core19: 22.51        
Core20: 25.41        Core21: 36.08        
Core22: 46.16        Core23: 28.04        
Core24: 40.43        Core25: 36.75        
Core26: 39.06        Core27: 46.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.55
Socket1: 32.81
DDR read Latency(ns)
Socket0: 1606.51
Socket1: 1940.15
irq_total: 293952.877494377
cpu_total: 19.57
cpu_0: 30.59
cpu_1: 3.39
cpu_2: 16.95
cpu_3: 32.45
cpu_4: 25.66
cpu_5: 8.18
cpu_6: 2.93
cpu_7: 19.55
cpu_8: 5.32
cpu_9: 8.05
cpu_10: 24.67
cpu_11: 20.01
cpu_12: 12.97
cpu_13: 38.03
cpu_14: 5.25
cpu_15: 0.60
cpu_16: 40.56
cpu_17: 29.85
cpu_18: 22.94
cpu_19: 3.92
cpu_20: 36.17
cpu_21: 45.15
cpu_22: 28.26
cpu_23: 26.00
cpu_24: 8.58
cpu_25: 20.55
cpu_26: 3.92
cpu_27: 27.86
enp130s0f0_rx_bytes_phy: 7359918171
enp130s0f1_rx_bytes_phy: 6559712549
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13919630720
enp130s0f0_rx_packets_phy: 816137
enp130s0f1_rx_packets_phy: 727402
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1543539
enp130s0f0_tx_bytes_phy: 11469908
enp130s0f1_tx_bytes_phy: 8619676
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 20089584
enp130s0f0_tx_bytes: 6813621
enp130s0f1_tx_bytes: 4056863
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10870484
enp130s0f0_rx_packets: 816150
enp130s0f1_rx_packets: 727380
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1543530
enp130s0f0_rx_bytes: 7315404174
enp130s0f1_rx_bytes: 6521900664
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13837304838
enp130s0f0_tx_packets_phy: 169538
enp130s0f1_tx_packets_phy: 128920
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 298458
enp130s0f0_tx_packets: 103236
enp130s0f1_tx_packets: 61467
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 164703


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.39        Core1: 26.56        
Core2: 22.86        Core3: 15.16        
Core4: 31.77        Core5: 23.80        
Core6: 26.68        Core7: 23.78        
Core8: 30.17        Core9: 33.18        
Core10: 31.36        Core11: 28.40        
Core12: 25.57        Core13: 38.22        
Core14: 22.07        Core15: 37.06        
Core16: 25.34        Core17: 34.98        
Core18: 33.46        Core19: 21.69        
Core20: 25.77        Core21: 35.31        
Core22: 46.42        Core23: 27.89        
Core24: 40.06        Core25: 36.81        
Core26: 36.68        Core27: 46.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.43
Socket1: 32.39
DDR read Latency(ns)
Socket0: 1626.91
Socket1: 1900.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 26.41        
Core2: 23.08        Core3: 13.39        
Core4: 31.30        Core5: 25.03        
Core6: 26.04        Core7: 24.32        
Core8: 31.23        Core9: 32.65        
Core10: 27.00        Core11: 25.45        
Core12: 26.03        Core13: 39.78        
Core14: 22.33        Core15: 37.31        
Core16: 24.90        Core17: 35.85        
Core18: 34.01        Core19: 20.38        
Core20: 26.46        Core21: 34.06        
Core22: 46.86        Core23: 28.47        
Core24: 41.18        Core25: 36.82        
Core26: 39.03        Core27: 45.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.83
Socket1: 31.30
DDR read Latency(ns)
Socket0: 1691.18
Socket1: 1812.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.84        Core1: 26.55        
Core2: 23.02        Core3: 13.39        
Core4: 30.97        Core5: 24.22        
Core6: 26.90        Core7: 23.57        
Core8: 31.15        Core9: 32.64        
Core10: 26.96        Core11: 25.55        
Core12: 25.89        Core13: 39.66        
Core14: 22.44        Core15: 37.51        
Core16: 24.80        Core17: 35.88        
Core18: 33.92        Core19: 20.29        
Core20: 26.47        Core21: 34.03        
Core22: 46.79        Core23: 28.51        
Core24: 40.29        Core25: 36.76        
Core26: 39.36        Core27: 45.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.74
Socket1: 31.21
DDR read Latency(ns)
Socket0: 1693.73
Socket1: 1818.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.84        Core1: 26.51        
Core2: 23.06        Core3: 13.31        
Core4: 30.85        Core5: 25.57        
Core6: 26.75        Core7: 23.63        
Core8: 31.14        Core9: 32.60        
Core10: 27.11        Core11: 25.48        
Core12: 25.92        Core13: 39.75        
Core14: 22.35        Core15: 37.40        
Core16: 25.13        Core17: 35.83        
Core18: 34.08        Core19: 20.22        
Core20: 26.48        Core21: 34.14        
Core22: 46.88        Core23: 28.42        
Core24: 41.15        Core25: 36.80        
Core26: 38.82        Core27: 45.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.86
Socket1: 31.23
DDR read Latency(ns)
Socket0: 1692.65
Socket1: 1817.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31400
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411849230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411854286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206000474; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206000474; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206003589; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206003589; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206007568; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206007568; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206015758; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206015758; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005050196; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4944450; Consumed Joules: 301.79; Watts: 50.26; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 3573511; Consumed DRAM Joules: 54.67; DRAM Watts: 9.10
S1P0; QPIClocks: 14411966038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411969646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206071864; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206071864; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206072207; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206072207; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206072904; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206072904; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206073599; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206073599; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005108705; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5170044; Consumed Joules: 315.55; Watts: 52.55; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3789091; Consumed DRAM Joules: 57.97; DRAM Watts: 9.65
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b7a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.04   0.24   0.18    0.61      71 M     76 M    0.07    0.14    0.16    0.18     6776     5989       13     66
   1    1     0.02   0.57   0.04    0.60     612 K   1728 K    0.65    0.15    0.00    0.01      224       50       14     63
   2    0     0.13   0.79   0.17    0.60    3613 K   9296 K    0.61    0.36    0.00    0.01      336       54      191     65
   3    1     0.24   0.66   0.36    0.82      13 M     26 M    0.48    0.70    0.01    0.01      728      310        0     62
   4    0     0.10   0.59   0.16    0.60      38 M     42 M    0.09    0.34    0.04    0.04     2856     4545        8     66
   5    1     0.06   0.87   0.06    0.60    1008 K   3439 K    0.71    0.38    0.00    0.01       56        9        2     63
   6    0     0.03   0.66   0.04    0.60     708 K   1576 K    0.55    0.15    0.00    0.01       56       11        9     66
   7    1     0.06   0.46   0.12    0.60      18 M     23 M    0.23    0.46    0.03    0.04     1176      692        2     62
   8    0     0.03   0.88   0.04    0.60     934 K   2333 K    0.60    0.11    0.00    0.01      280       14        1     65
   9    1     0.10   0.74   0.14    0.60    5739 K   6683 K    0.14    0.13    0.01    0.01      392       83       86     62
  10    0     0.21   0.49   0.43    0.90      84 M     90 M    0.07    0.36    0.04    0.04     7616       77    14103     64
  11    1     0.16   0.87   0.18    0.60    4945 K     11 M    0.56    0.34    0.00    0.01        0      128       80     61
  12    0     0.10   0.70   0.14    0.60    3761 K   5325 K    0.29    0.33    0.00    0.01        0       65       96     65
  13    1     0.10   0.35   0.29    0.76      69 M     78 M    0.12    0.19    0.07    0.08     8176       23     4686     61
  14    0     0.01   0.33   0.02    0.60     116 K    952 K    0.88    0.05    0.00    0.01       56       21        4     66
  15    1     0.00   0.27   0.01    0.60     215 K    408 K    0.47    0.10    0.01    0.01       56        2        2     61
  16    0     0.21   0.54   0.39    0.85      74 M     86 M    0.14    0.35    0.04    0.04     6216    12256        6     65
  17    1     0.02   0.15   0.15    0.60      69 M     73 M    0.06    0.15    0.31    0.33     6608     4369        2     62
  18    0     0.09   0.57   0.15    0.60      37 M     42 M    0.11    0.25    0.04    0.05     1624     3031        5     65
  19    1     0.06   0.66   0.09    0.60     932 K   2331 K    0.60    0.13    0.00    0.00      168       46        0     62
  20    0     0.08   0.33   0.24    0.68      66 M     74 M    0.10    0.16    0.08    0.09     3416      127     3713     66
  21    1     0.18   0.29   0.62    1.20      82 M     97 M    0.15    0.25    0.05    0.05     4928      268     4249     61
  22    0     0.02   0.14   0.17    0.60      65 M     69 M    0.06    0.14    0.26    0.28     4536       23     4241     66
  23    1     0.05   0.31   0.17    0.60      41 M     49 M    0.16    0.31    0.08    0.09      840     1262        2     63
  24    0     0.06   0.74   0.08    0.60    4881 K   5609 K    0.13    0.10    0.01    0.01       56       47       16     67
  25    1     0.02   0.16   0.15    0.60      65 M     70 M    0.06    0.14    0.27    0.29     4144     3485        0     63
  26    0     0.00   0.20   0.01    0.60     173 K    428 K    0.60    0.10    0.01    0.02      112       18        1     66
  27    1     0.03   0.15   0.17    0.60      65 M     69 M    0.06    0.14    0.26    0.28     4088       27     3664     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.50   0.16    0.69     451 M    507 M    0.11    0.26    0.04    0.05    33936    26278    22407     59
 SKT    1     0.08   0.43   0.18    0.73     439 M    514 M    0.14    0.28    0.04    0.05    31584    10754    12788     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.46   0.17    0.71     891 M   1022 M    0.13    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   47 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.97 %

 C1 core residency: 56.49 %; C3 core residency: 2.67 %; C6 core residency: 16.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       37 G     37 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.22    32.67     248.71      45.58         121.93
 SKT   1    31.58    37.77     263.10      48.26         126.39
---------------------------------------------------------------------------------------------------------------
       *    65.79    70.44     511.81      93.84         124.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c5d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   989.52 --||-- Mem Ch  0: Reads (MB/s):  1136.75 --|
|--            Writes(MB/s):  1262.67 --||--            Writes(MB/s):  1899.54 --|
|-- Mem Ch  1: Reads (MB/s):   989.86 --||-- Mem Ch  1: Reads (MB/s):  1148.98 --|
|--            Writes(MB/s):  1256.66 --||--            Writes(MB/s):  1895.29 --|
|-- Mem Ch  2: Reads (MB/s):  1005.68 --||-- Mem Ch  2: Reads (MB/s):  1172.70 --|
|--            Writes(MB/s):  1261.85 --||--            Writes(MB/s):  1902.64 --|
|-- Mem Ch  3: Reads (MB/s):   982.02 --||-- Mem Ch  3: Reads (MB/s):  1152.25 --|
|--            Writes(MB/s):  1255.85 --||--            Writes(MB/s):  1897.02 --|
|-- NODE 0 Mem Read (MB/s) :  3967.07 --||-- NODE 1 Mem Read (MB/s) :  4610.68 --|
|-- NODE 0 Mem Write(MB/s) :  5037.02 --||-- NODE 1 Mem Write(MB/s) :  7594.50 --|
|-- NODE 0 P. Write (T/s):     134544 --||-- NODE 1 P. Write (T/s):     138228 --|
|-- NODE 0 Memory (MB/s):     9004.10 --||-- NODE 1 Memory (MB/s):    12205.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8577.75                --|
            |--                System Write Throughput(MB/s):      12631.52                --|
            |--               System Memory Throughput(MB/s):      21209.28                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d32
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9252          60      16 M   105 M    324       0     827 K
 1    1250 K       964 K    23 M   179 M    218 M     0     787 K
-----------------------------------------------------------------------
 *    1259 K       964 K    39 M   284 M    218 M     0    1614 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.74        Core1: 21.92        
Core2: 34.60        Core3: 29.55        
Core4: 34.86        Core5: 36.28        
Core6: 34.23        Core7: 13.31        
Core8: 24.50        Core9: 33.37        
Core10: 35.08        Core11: 22.94        
Core12: 22.74        Core13: 16.91        
Core14: 24.83        Core15: 26.03        
Core16: 30.44        Core17: 13.21        
Core18: 30.31        Core19: 22.53        
Core20: 37.65        Core21: 21.71        
Core22: 32.79        Core23: 21.68        
Core24: 25.27        Core25: 20.21        
Core26: 43.01        Core27: 25.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.00
Socket1: 20.09
DDR read Latency(ns)
Socket0: 2962.52
Socket1: 2235.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.69        Core1: 22.01        
Core2: 35.27        Core3: 29.26        
Core4: 34.81        Core5: 38.70        
Core6: 33.51        Core7: 13.14        
Core8: 24.43        Core9: 32.75        
Core10: 35.28        Core11: 23.10        
Core12: 22.58        Core13: 16.88        
Core14: 24.84        Core15: 25.77        
Core16: 30.71        Core17: 13.02        
Core18: 30.17        Core19: 22.38        
Core20: 36.82        Core21: 21.91        
Core22: 32.39        Core23: 20.86        
Core24: 29.33        Core25: 20.21        
Core26: 42.73        Core27: 24.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.91
Socket1: 19.85
DDR read Latency(ns)
Socket0: 2973.93
Socket1: 2268.35
irq_total: 350983.742851222
cpu_total: 20.43
cpu_0: 36.70
cpu_1: 17.22
cpu_2: 4.72
cpu_3: 31.91
cpu_4: 31.32
cpu_5: 0.20
cpu_6: 9.18
cpu_7: 33.78
cpu_8: 7.38
cpu_9: 2.59
cpu_10: 20.08
cpu_11: 16.09
cpu_12: 8.78
cpu_13: 34.04
cpu_14: 2.33
cpu_15: 9.71
cpu_16: 18.88
cpu_17: 32.11
cpu_18: 29.59
cpu_19: 2.26
cpu_20: 22.27
cpu_21: 39.30
cpu_22: 27.79
cpu_23: 35.84
cpu_24: 12.03
cpu_25: 34.44
cpu_26: 21.74
cpu_27: 29.92
enp130s0f0_rx_packets: 807745
enp130s0f1_rx_packets: 727498
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1535243
enp130s0f0_tx_packets: 135485
enp130s0f1_tx_packets: 100093
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 235578
enp130s0f0_rx_bytes: 7251971189
enp130s0f1_rx_bytes: 6520691264
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13772662453
enp130s0f0_rx_bytes_phy: 7284298854
enp130s0f1_rx_bytes_phy: 6560545071
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13844843925
enp130s0f0_rx_packets_phy: 807750
enp130s0f1_rx_packets_phy: 727494
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1535244
enp130s0f0_tx_bytes_phy: 13734672
enp130s0f1_tx_bytes_phy: 11317752
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 25052424
enp130s0f0_tx_packets_phy: 201902
enp130s0f1_tx_packets_phy: 167455
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 369357
enp130s0f0_tx_bytes: 8942071
enp130s0f1_tx_bytes: 6606145
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 15548216


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.77        Core1: 21.86        
Core2: 35.73        Core3: 27.36        
Core4: 34.86        Core5: 23.66        
Core6: 33.39        Core7: 13.29        
Core8: 24.57        Core9: 32.61        
Core10: 35.40        Core11: 23.29        
Core12: 21.38        Core13: 16.80        
Core14: 25.07        Core15: 25.47        
Core16: 30.84        Core17: 13.27        
Core18: 29.97        Core19: 22.02        
Core20: 34.82        Core21: 22.04        
Core22: 32.62        Core23: 19.69        
Core24: 29.33        Core25: 19.95        
Core26: 42.59        Core27: 22.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.71
Socket1: 19.43
DDR read Latency(ns)
Socket0: 2954.87
Socket1: 2355.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.76        Core1: 21.70        
Core2: 33.77        Core3: 29.13        
Core4: 34.77        Core5: 34.07        
Core6: 33.71        Core7: 13.31        
Core8: 24.41        Core9: 33.34        
Core10: 35.30        Core11: 23.31        
Core12: 22.63        Core13: 16.83        
Core14: 25.57        Core15: 25.59        
Core16: 30.64        Core17: 13.26        
Core18: 30.26        Core19: 22.25        
Core20: 34.48        Core21: 22.11        
Core22: 32.87        Core23: 19.78        
Core24: 29.59        Core25: 20.03        
Core26: 42.53        Core27: 22.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.72
Socket1: 19.62
DDR read Latency(ns)
Socket0: 2956.81
Socket1: 2332.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.83        Core1: 21.97        
Core2: 35.77        Core3: 29.08        
Core4: 34.92        Core5: 32.83        
Core6: 33.69        Core7: 13.33        
Core8: 24.66        Core9: 33.21        
Core10: 35.36        Core11: 23.35        
Core12: 22.71        Core13: 16.75        
Core14: 25.34        Core15: 25.60        
Core16: 30.77        Core17: 13.29        
Core18: 29.88        Core19: 22.10        
Core20: 34.68        Core21: 22.14        
Core22: 32.72        Core23: 19.64        
Core24: 28.85        Core25: 19.82        
Core26: 42.74        Core27: 22.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.74
Socket1: 19.58
DDR read Latency(ns)
Socket0: 2950.78
Socket1: 2346.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.85        Core1: 21.73        
Core2: 35.82        Core3: 28.94        
Core4: 34.96        Core5: 36.10        
Core6: 33.29        Core7: 13.32        
Core8: 24.65        Core9: 32.94        
Core10: 35.44        Core11: 23.40        
Core12: 22.71        Core13: 16.76        
Core14: 25.82        Core15: 25.54        
Core16: 30.78        Core17: 13.30        
Core18: 29.99        Core19: 22.21        
Core20: 34.77        Core21: 22.35        
Core22: 32.77        Core23: 19.72        
Core24: 28.82        Core25: 19.93        
Core26: 42.78        Core27: 22.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.78
Socket1: 19.62
DDR read Latency(ns)
Socket0: 2945.18
Socket1: 2345.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32466
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411944934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411950358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206037555; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206037555; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206040857; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206040857; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206048035; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206048035; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206050619; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206050619; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005052002; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4829732; Consumed Joules: 294.78; Watts: 49.09; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3266673; Consumed DRAM Joules: 49.98; DRAM Watts: 8.32
S1P0; QPIClocks: 14411998870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412002314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206099910; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206099910; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206111269; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206111269; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206106425; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206106425; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206119466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206119466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005118284; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5122957; Consumed Joules: 312.68; Watts: 52.07; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3649247; Consumed DRAM Joules: 55.83; DRAM Watts: 9.30
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7fa4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.28   0.33    0.80      78 M     86 M    0.09    0.17    0.08    0.09      280      863       22     66
   1    1     0.13   0.99   0.13    0.60    2808 K   7343 K    0.62    0.44    0.00    0.01      448       70        9     63
   2    0     0.03   0.58   0.06    0.60    2714 K   2879 K    0.06    0.11    0.01    0.01      112       36       25     65
   3    1     0.10   0.39   0.25    0.69      52 M     61 M    0.15    0.25    0.05    0.06     7056     3037       10     62
   4    0     0.05   0.22   0.21    0.61      74 M     82 M    0.10    0.17    0.16    0.18     8960     8852        7     66
   5    1     0.00   0.31   0.00    0.60      71 K    121 K    0.41    0.07    0.02    0.03       56       10        6     63
   6    0     0.08   0.68   0.12    0.60    5158 K   5928 K    0.13    0.21    0.01    0.01      112       29       23     65
   7    1     0.21   0.63   0.33    0.78      14 M     20 M    0.29    0.77    0.01    0.01     1064        6      192     62
   8    0     0.06   0.89   0.06    0.60    1182 K   3387 K    0.65    0.42    0.00    0.01      336       39        9     65
   9    1     0.02   0.50   0.04    0.60    1341 K   1842 K    0.27    0.06    0.01    0.01      112        5        4     62
  10    0     0.07   0.46   0.14    0.60      41 M     44 M    0.06    0.27    0.06    0.07     4256        5     4829     64
  11    1     0.13   0.83   0.16    0.60    1649 K   7989 K    0.79    0.39    0.00    0.01      168       29       14     61
  12    0     0.07   0.80   0.09    0.60    1249 K   3784 K    0.67    0.46    0.00    0.01      168       12       14     66
  13    1     0.14   0.53   0.26    0.70      11 M     30 M    0.61    0.50    0.01    0.02      168       10        1     61
  14    0     0.02   0.57   0.03    0.60     395 K   1270 K    0.69    0.11    0.00    0.01        0       57        7     66
  15    1     0.08   0.78   0.10    0.60    1985 K   4675 K    0.58    0.42    0.00    0.01      336       44       20     61
  16    0     0.06   0.47   0.14    0.60      37 M     42 M    0.11    0.28    0.06    0.07     3472     3949        2     66
  17    1     0.18   0.57   0.31    0.75      10 M     21 M    0.52    0.76    0.01    0.01      224       77        1     61
  18    0     0.12   0.53   0.22    0.64      49 M     54 M    0.09    0.31    0.04    0.05     4984     6687       30     66
  19    1     0.02   0.58   0.04    0.60     460 K   1313 K    0.65    0.13    0.00    0.01      168       20        3     62
  20    0     0.06   0.42   0.15    0.60      48 M     51 M    0.06    0.25    0.08    0.08     7056       18     7898     66
  21    1     0.21   0.45   0.47    0.94      30 M     45 M    0.34    0.56    0.01    0.02     2072       26     1838     62
  22    0     0.10   0.48   0.20    0.62      50 M     56 M    0.11    0.25    0.05    0.06     4872     6269        7     66
  23    1     0.25   0.89   0.28    0.73      17 M     28 M    0.40    0.49    0.01    0.01      448      488        2     63
  24    0     0.08   0.86   0.10    0.61    3251 K   4335 K    0.25    0.33    0.00    0.01       56        1       15     67
  25    1     0.12   0.39   0.30    0.75      32 M     46 M    0.31    0.44    0.03    0.04     8904     1039        1     62
  26    0     0.15   0.59   0.25    0.68      12 M     13 M    0.05    0.18    0.01    0.01      336      182       49     65
  27    1     0.06   0.30   0.20    0.61      34 M     44 M    0.23    0.42    0.06    0.07     8960      744        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.49   0.15    0.64     407 M    454 M    0.10    0.24    0.04    0.04    35000    26999    12937     59
 SKT    1     0.12   0.57   0.20    0.72     211 M    322 M    0.34    0.53    0.01    0.02    30184     5605     2104     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.54   0.18    0.69     619 M    776 M    0.20    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.83 %

 C1 core residency: 70.33 %; C3 core residency: 0.48 %; C6 core residency: 3.36 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.54 => corresponds to 13.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       30 G     30 G   |   31%    31%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   87 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    18.73    25.63     246.39      41.20         117.57
 SKT   1    24.42    37.81     264.00      47.27         117.59
---------------------------------------------------------------------------------------------------------------
       *    43.16    63.44     510.39      88.47         117.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1703.59 --||-- Mem Ch  0: Reads (MB/s):   921.59 --|
|--            Writes(MB/s):  1724.31 --||--            Writes(MB/s):  1374.05 --|
|-- Mem Ch  1: Reads (MB/s):  1701.35 --||-- Mem Ch  1: Reads (MB/s):   931.68 --|
|--            Writes(MB/s):  1720.44 --||--            Writes(MB/s):  1374.61 --|
|-- Mem Ch  2: Reads (MB/s):  1713.40 --||-- Mem Ch  2: Reads (MB/s):   952.58 --|
|--            Writes(MB/s):  1723.84 --||--            Writes(MB/s):  1380.25 --|
|-- Mem Ch  3: Reads (MB/s):  1702.36 --||-- Mem Ch  3: Reads (MB/s):   924.99 --|
|--            Writes(MB/s):  1719.37 --||--            Writes(MB/s):  1372.44 --|
|-- NODE 0 Mem Read (MB/s) :  6820.69 --||-- NODE 1 Mem Read (MB/s) :  3730.83 --|
|-- NODE 0 Mem Write(MB/s) :  6887.96 --||-- NODE 1 Mem Write(MB/s) :  5501.34 --|
|-- NODE 0 P. Write (T/s):     148063 --||-- NODE 1 P. Write (T/s):     136267 --|
|-- NODE 0 Memory (MB/s):    13708.64 --||-- NODE 1 Memory (MB/s):     9232.17 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10551.52                --|
            |--                System Write Throughput(MB/s):      12389.30                --|
            |--               System Memory Throughput(MB/s):      22940.81                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 293
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568         144      17 M   120 M     48       0     394 K
 1     783 K      1005 K    18 M   154 M    220 M   372     548 K
-----------------------------------------------------------------------
 *     791 K      1005 K    36 M   274 M    220 M   372     943 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 25.74        
Core2: 38.46        Core3: 25.40        
Core4: 33.77        Core5: 23.45        
Core6: 24.46        Core7: 12.83        
Core8: 38.03        Core9: 33.52        
Core10: 33.53        Core11: 38.84        
Core12: 23.94        Core13: 20.69        
Core14: 32.16        Core15: 36.76        
Core16: 30.82        Core17: 25.08        
Core18: 36.94        Core19: 23.08        
Core20: 36.70        Core21: 31.82        
Core22: 36.97        Core23: 21.90        
Core24: 25.32        Core25: 36.29        
Core26: 42.89        Core27: 22.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.20
Socket1: 24.01
DDR read Latency(ns)
Socket0: 1702.17
Socket1: 3092.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.42        Core1: 25.37        
Core2: 38.66        Core3: 25.09        
Core4: 33.43        Core5: 23.35        
Core6: 24.41        Core7: 12.66        
Core8: 35.41        Core9: 32.80        
Core10: 33.60        Core11: 38.29        
Core12: 23.81        Core13: 20.79        
Core14: 32.12        Core15: 36.87        
Core16: 30.47        Core17: 25.25        
Core18: 36.93        Core19: 22.69        
Core20: 36.66        Core21: 31.79        
Core22: 36.98        Core23: 21.84        
Core24: 25.22        Core25: 36.24        
Core26: 42.31        Core27: 22.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.10
Socket1: 23.91
DDR read Latency(ns)
Socket0: 1703.27
Socket1: 3117.43
irq_total: 196554.708741105
cpu_total: 17.40
cpu_0: 26.73
cpu_1: 2.93
cpu_2: 0.73
cpu_3: 33.71
cpu_4: 31.12
cpu_5: 20.01
cpu_6: 10.44
cpu_7: 35.24
cpu_8: 6.32
cpu_9: 2.73
cpu_10: 34.04
cpu_11: 0.47
cpu_12: 1.93
cpu_13: 14.83
cpu_14: 5.45
cpu_15: 0.60
cpu_16: 22.47
cpu_17: 23.20
cpu_18: 28.66
cpu_19: 1.33
cpu_20: 24.34
cpu_21: 39.89
cpu_22: 23.40
cpu_23: 36.64
cpu_24: 8.31
cpu_25: 23.60
cpu_26: 8.24
cpu_27: 19.68
enp130s0f0_rx_bytes_phy: 7397988876
enp130s0f1_rx_bytes_phy: 6580577215
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13978566091
enp130s0f0_rx_packets_phy: 820359
enp130s0f1_rx_packets_phy: 729716
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1550075
enp130s0f0_tx_packets: 98563
enp130s0f1_tx_packets: 30390
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 128953
enp130s0f0_tx_bytes_phy: 11139432
enp130s0f1_tx_bytes_phy: 6426511
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17565943
enp130s0f0_rx_bytes: 7351580672
enp130s0f1_rx_bytes: 6552302661
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13903883333
enp130s0f0_tx_packets_phy: 164813
enp130s0f1_tx_packets_phy: 97565
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 262378
enp130s0f0_rx_packets: 820353
enp130s0f1_rx_packets: 729710
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1550063
enp130s0f0_tx_bytes: 6505158
enp130s0f1_tx_bytes: 2005800
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8510958


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.70        Core1: 20.12        
Core2: 36.26        Core3: 24.77        
Core4: 34.04        Core5: 23.41        
Core6: 24.38        Core7: 12.81        
Core8: 33.38        Core9: 31.92        
Core10: 33.71        Core11: 35.73        
Core12: 23.81        Core13: 20.86        
Core14: 31.73        Core15: 34.79        
Core16: 31.23        Core17: 25.05        
Core18: 36.95        Core19: 22.49        
Core20: 36.72        Core21: 31.49        
Core22: 36.87        Core23: 21.86        
Core24: 25.19        Core25: 36.30        
Core26: 42.86        Core27: 22.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.30
Socket1: 23.85
DDR read Latency(ns)
Socket0: 1702.75
Socket1: 3124.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 25.25        
Core2: 38.48        Core3: 24.87        
Core4: 33.94        Core5: 23.38        
Core6: 24.51        Core7: 12.82        
Core8: 36.48        Core9: 30.45        
Core10: 34.19        Core11: 36.94        
Core12: 23.59        Core13: 21.73        
Core14: 31.96        Core15: 36.96        
Core16: 31.18        Core17: 25.12        
Core18: 36.95        Core19: 22.71        
Core20: 36.65        Core21: 31.52        
Core22: 36.87        Core23: 21.82        
Core24: 25.40        Core25: 36.30        
Core26: 42.89        Core27: 22.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.39
Socket1: 23.95
DDR read Latency(ns)
Socket0: 1710.67
Socket1: 3115.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 25.93        
Core2: 38.73        Core3: 24.47        
Core4: 34.03        Core5: 23.52        
Core6: 24.43        Core7: 12.88        
Core8: 40.90        Core9: 31.08        
Core10: 34.00        Core11: 38.81        
Core12: 23.90        Core13: 21.28        
Core14: 32.12        Core15: 37.19        
Core16: 31.16        Core17: 24.72        
Core18: 36.97        Core19: 22.53        
Core20: 36.69        Core21: 31.46        
Core22: 37.01        Core23: 21.94        
Core24: 25.33        Core25: 36.19        
Core26: 42.70        Core27: 22.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.36
Socket1: 23.84
DDR read Latency(ns)
Socket0: 1709.33
Socket1: 3139.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 25.72        
Core2: 38.11        Core3: 24.98        
Core4: 33.98        Core5: 23.42        
Core6: 24.51        Core7: 12.87        
Core8: 33.27        Core9: 31.40        
Core10: 33.96        Core11: 38.42        
Core12: 23.26        Core13: 21.34        
Core14: 31.59        Core15: 37.26        
Core16: 30.78        Core17: 25.42        
Core18: 36.97        Core19: 22.88        
Core20: 36.68        Core21: 31.48        
Core22: 36.97        Core23: 21.86        
Core24: 25.13        Core25: 36.35        
Core26: 41.62        Core27: 22.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.30
Socket1: 23.98
DDR read Latency(ns)
Socket0: 1704.83
Socket1: 3116.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1115
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411809802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411812538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206099997; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206099997; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206104045; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206104045; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206075648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206075648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206046517; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206046517; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005005274; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4718522; Consumed Joules: 288.00; Watts: 47.96; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3629386; Consumed DRAM Joules: 55.53; DRAM Watts: 9.25
S1P0; QPIClocks: 14411551590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411554726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205868036; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205868036; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205873680; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205873680; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205880178; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205880178; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205876745; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205876745; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004908383; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4931547; Consumed Joules: 301.00; Watts: 50.12; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3387665; Consumed DRAM Joules: 51.83; DRAM Watts: 8.63
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 530
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.42   0.20    0.61      54 M     60 M    0.10    0.27    0.06    0.07     4144     7965       13     67
   1    1     0.02   0.52   0.04    0.60     527 K   1824 K    0.71    0.12    0.00    0.01      392       41       17     63
   2    0     0.00   0.21   0.01    0.60     203 K    444 K    0.54    0.09    0.01    0.02        0        0        1     65
   3    1     0.12   0.59   0.20    0.62      17 M     25 M    0.32    0.54    0.01    0.02     1624      583        1     63
   4    0     0.13   0.48   0.27    0.71      53 M     62 M    0.14    0.26    0.04    0.05     3976      210    11892     66
   5    1     0.17   0.92   0.18    0.60    2386 K   9372 K    0.75    0.37    0.00    0.01      392      116        1     63
   6    0     0.08   0.80   0.10    0.60    1665 K   4812 K    0.65    0.41    0.00    0.01      112        9       16     65
   7    1     0.18   0.51   0.35    0.80    6569 K     20 M    0.68    0.78    0.00    0.01     9352      128       11     62
   8    0     0.05   0.72   0.07    0.60    2938 K   4121 K    0.29    0.22    0.01    0.01      336       91        9     66
   9    1     0.02   0.42   0.04    0.61    1201 K   2019 K    0.41    0.06    0.01    0.01      112        4      149     62
  10    0     0.04   0.17   0.25    0.68     101 M    110 M    0.08    0.15    0.24    0.26     8848    13854        0     64
  11    1     0.00   0.13   0.01    0.60     128 K    358 K    0.64    0.08    0.01    0.03        0        1        6     62
  12    0     0.02   0.63   0.03    0.60     429 K   1064 K    0.60    0.15    0.00    0.00      112        7        7     66
  13    1     0.05   0.36   0.14    0.60      22 M     29 M    0.23    0.42    0.04    0.06     1064      961        9     62
  14    0     0.04   0.99   0.04    0.60    1278 K   2347 K    0.46    0.12    0.00    0.01      336       53        8     66
  15    1     0.00   0.22   0.01    0.60     157 K    393 K    0.60    0.11    0.01    0.02        0        1        0     61
  16    0     0.11   0.54   0.20    0.62      53 M     60 M    0.12    0.25    0.05    0.06     3584     7446        7     66
  17    1     0.10   0.49   0.20    0.62      27 M     33 M    0.19    0.41    0.03    0.03     2240     4547     1112     62
  18    0     0.06   0.35   0.18    0.60      67 M     72 M    0.07    0.14    0.11    0.12     4200     4191        4     66
  19    1     0.03   0.66   0.04    0.60     426 K   1095 K    0.61    0.12    0.00    0.00        0        7        1     62
  20    0     0.03   0.19   0.16    0.60      66 M     71 M    0.07    0.14    0.22    0.24     4200     4007       17     66
  21    1     0.12   0.31   0.38    0.85      64 M     78 M    0.18    0.27    0.06    0.07     6832       36     2867     62
  22    0     0.02   0.17   0.15    0.60      66 M     70 M    0.06    0.14    0.27    0.28     4144     3905        0     67
  23    1     0.23   0.79   0.29    0.73      29 M     46 M    0.36    0.33    0.01    0.02      280        8        3     63
  24    0     0.06   0.87   0.07    0.60    1657 K   4345 K    0.62    0.26    0.00    0.01       56        1        5     67
  25    1     0.03   0.17   0.15    0.60      65 M     69 M    0.06    0.15    0.26    0.28     7448     3675        1     63
  26    0     0.06   0.77   0.07    0.60    5151 K   5720 K    0.10    0.09    0.01    0.01       56       38       24     66
  27    1     0.09   0.61   0.14    0.60      12 M     21 M    0.40    0.45    0.01    0.02      392       41        1     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.44   0.13    0.63     477 M    531 M    0.10    0.19    0.06    0.07    34104    41777    12003     59
 SKT    1     0.08   0.52   0.16    0.68     251 M    341 M    0.26    0.41    0.02    0.03    30128    10149     4179     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.48   0.14    0.66     728 M    873 M    0.17    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.60 %

 C1 core residency: 56.67 %; C3 core residency: 2.35 %; C6 core residency: 19.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.48 => corresponds to 12.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       31 G     31 G   |   33%    33%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   91 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.76    36.41     241.94      47.06         110.07
 SKT   1    16.44    26.36     251.00      42.32         119.75
---------------------------------------------------------------------------------------------------------------
       *    52.20    62.77     492.94      89.38         113.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",

	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_NUMERIC = "C",
 ($Format:%ci ID=%h$)	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_MEASUREMENT = "he_IL.UTF-8",

	LC_CTYPE = "en_US.UTF-8",

	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 617
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1696.49 --||-- Mem Ch  0: Reads (MB/s):  1708.96 --|
|--            Writes(MB/s):  1577.34 --||--            Writes(MB/s):  1823.59 --|
|-- Mem Ch  1: Reads (MB/s):  1685.18 --||-- Mem Ch  1: Reads (MB/s):  1709.27 --|
|--            Writes(MB/s):  1570.27 --||--            Writes(MB/s):  1819.43 --|
|-- Mem Ch  2: Reads (MB/s):  1694.32 --||-- Mem Ch  2: Reads (MB/s):  1722.82 --|
|--            Writes(MB/s):  1575.11 --||--            Writes(MB/s):  1824.92 --|
|-- Mem Ch  3: Reads (MB/s):  1686.30 --||-- Mem Ch  3: Reads (MB/s):  1723.18 --|
|--            Writes(MB/s):  1570.32 --||--            Writes(MB/s):  1821.46 --|
|-- NODE 0 Mem Read (MB/s) :  6762.29 --||-- NODE 1 Mem Read (MB/s) :  6864.22 --|
|-- NODE 0 Mem Write(MB/s) :  6293.04 --||-- NODE 1 Mem Write(MB/s) :  7289.40 --|
|-- NODE 0 P. Write (T/s):     150292 --||-- NODE 1 P. Write (T/s):     149111 --|
|-- NODE 0 Memory (MB/s):    13055.33 --||-- NODE 1 Memory (MB/s):    14153.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13626.51                --|
            |--                System Write Throughput(MB/s):      13582.44                --|
            |--               System Memory Throughput(MB/s):      27208.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ed
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8616          36      15 M   119 M      0       0     269 K
 1     652 K       994 K    14 M   149 M    221 M     0     260 K
-----------------------------------------------------------------------
 *     660 K       994 K    30 M   269 M    221 M     0     529 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.04        Core1: 24.76        
Core2: 38.03        Core3: 23.01        
Core4: 43.76        Core5: 34.76        
Core6: 41.35        Core7: 39.56        
Core8: 30.85        Core9: 26.27        
Core10: 36.47        Core11: 35.94        
Core12: 23.04        Core13: 24.16        
Core14: 31.46        Core15: 33.84        
Core16: 32.25        Core17: 34.33        
Core18: 37.48        Core19: 23.04        
Core20: 47.18        Core21: 29.05        
Core22: 40.34        Core23: 37.97        
Core24: 32.81        Core25: 45.98        
Core26: 39.28        Core27: 45.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.25
Socket1: 34.37
DDR read Latency(ns)
Socket0: 1730.60
Socket1: 1678.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 24.22        
Core2: 38.22        Core3: 23.00        
Core4: 43.85        Core5: 34.75        
Core6: 41.30        Core7: 39.55        
Core8: 31.02        Core9: 25.62        
Core10: 36.47        Core11: 36.48        
Core12: 22.00        Core13: 25.11        
Core14: 31.51        Core15: 33.51        
Core16: 32.54        Core17: 34.30        
Core18: 37.46        Core19: 22.77        
Core20: 47.19        Core21: 29.25        
Core22: 40.58        Core23: 37.96        
Core24: 31.54        Core25: 45.82        
Core26: 38.71        Core27: 45.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.37
Socket1: 34.48
DDR read Latency(ns)
Socket0: 1743.20
Socket1: 1676.35
irq_total: 119460.252223505
cpu_total: 17.72
cpu_0: 26.33
cpu_1: 7.78
cpu_2: 0.73
cpu_3: 18.55
cpu_4: 36.57
cpu_5: 0.20
cpu_6: 6.45
cpu_7: 34.18
cpu_8: 10.37
cpu_9: 7.11
cpu_10: 29.12
cpu_11: 0.07
cpu_12: 8.38
cpu_13: 18.95
cpu_14: 0.60
cpu_15: 28.19
cpu_16: 20.15
cpu_17: 33.11
cpu_18: 22.54
cpu_19: 1.93
cpu_20: 23.67
cpu_21: 46.34
cpu_22: 35.11
cpu_23: 21.08
cpu_24: 2.59
cpu_25: 25.27
cpu_26: 7.11
cpu_27: 23.67
enp130s0f0_rx_bytes_phy: 7413863997
enp130s0f1_rx_bytes_phy: 6595488148
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14009352145
enp130s0f0_tx_bytes_phy: 7652838
enp130s0f1_tx_bytes_phy: 7043103
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 14695941
enp130s0f0_rx_bytes: 7368695089
enp130s0f1_rx_bytes: 6566926454
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13935621543
enp130s0f0_tx_bytes: 3227429
enp130s0f1_tx_bytes: 2581046
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5808475
enp130s0f0_rx_packets_phy: 822118
enp130s0f1_rx_packets_phy: 731370
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1553488
enp130s0f0_tx_packets_phy: 114991
enp130s0f1_tx_packets_phy: 106382
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 221373
enp130s0f0_rx_packets: 822129
enp130s0f1_rx_packets: 731368
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1553497
enp130s0f0_tx_packets: 48900
enp130s0f1_tx_packets: 39106
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 88006


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.05        Core1: 25.16        
Core2: 38.35        Core3: 22.52        
Core4: 43.81        Core5: 23.77        
Core6: 40.84        Core7: 39.62        
Core8: 31.11        Core9: 25.63        
Core10: 36.49        Core11: 35.75        
Core12: 22.86        Core13: 25.30        
Core14: 30.69        Core15: 32.79        
Core16: 32.85        Core17: 34.44        
Core18: 37.46        Core19: 22.89        
Core20: 47.17        Core21: 29.04        
Core22: 40.25        Core23: 37.95        
Core24: 31.05        Core25: 45.85        
Core26: 38.88        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.44
Socket1: 34.45
DDR read Latency(ns)
Socket0: 1737.96
Socket1: 1686.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.82        Core1: 24.87        
Core2: 38.68        Core3: 24.22        
Core4: 43.74        Core5: 33.53        
Core6: 41.05        Core7: 39.55        
Core8: 30.92        Core9: 26.69        
Core10: 36.51        Core11: 38.94        
Core12: 20.66        Core13: 22.47        
Core14: 31.30        Core15: 34.13        
Core16: 33.60        Core17: 34.53        
Core18: 37.49        Core19: 22.94        
Core20: 47.25        Core21: 29.12        
Core22: 40.48        Core23: 38.00        
Core24: 37.26        Core25: 46.04        
Core26: 39.57        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.32
Socket1: 34.39
DDR read Latency(ns)
Socket0: 1736.47
Socket1: 1685.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.94        Core1: 24.85        
Core2: 38.33        Core3: 25.35        
Core4: 43.83        Core5: 33.50        
Core6: 41.38        Core7: 39.68        
Core8: 30.93        Core9: 25.82        
Core10: 36.55        Core11: 38.69        
Core12: 21.66        Core13: 22.96        
Core14: 31.59        Core15: 34.05        
Core16: 33.24        Core17: 34.60        
Core18: 37.45        Core19: 22.96        
Core20: 47.27        Core21: 29.12        
Core22: 40.77        Core23: 37.98        
Core24: 35.86        Core25: 46.04        
Core26: 39.10        Core27: 45.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 34.59
DDR read Latency(ns)
Socket0: 1734.88
Socket1: 1679.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.71        Core1: 25.32        
Core2: 38.85        Core3: 23.95        
Core4: 43.80        Core5: 36.04        
Core6: 41.12        Core7: 39.56        
Core8: 30.88        Core9: 26.54        
Core10: 36.51        Core11: 38.91        
Core12: 22.99        Core13: 22.32        
Core14: 31.45        Core15: 34.16        
Core16: 33.02        Core17: 34.43        
Core18: 37.42        Core19: 22.89        
Core20: 47.17        Core21: 29.36        
Core22: 40.80        Core23: 37.95        
Core24: 37.29        Core25: 45.89        
Core26: 39.58        Core27: 45.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.31
Socket1: 34.38
DDR read Latency(ns)
Socket0: 1734.94
Socket1: 1686.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2204
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414835662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414841490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207488999; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207488999; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207494334; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207494334; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207499265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207499265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207508399; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207508399; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006277458; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4728909; Consumed Joules: 288.63; Watts: 48.06; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3546234; Consumed DRAM Joules: 54.26; DRAM Watts: 9.03
S1P0; QPIClocks: 14414936278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414939582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207557265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207557265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207557376; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207557376; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207558282; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207558282; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207564648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207564648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006319806; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4941075; Consumed Joules: 301.58; Watts: 50.21; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3798623; Consumed DRAM Joules: 58.12; DRAM Watts: 9.68
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 971
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.41   0.20    0.61      51 M     55 M    0.08    0.24    0.06    0.07     4200      486     6648     67
   1    1     0.06   0.82   0.07    0.60    1301 K   3903 K    0.67    0.40    0.00    0.01      280       46       13     63
   2    0     0.00   0.21   0.01    0.60     193 K    426 K    0.55    0.11    0.01    0.02       56        0        1     65
   3    1     0.06   0.42   0.13    0.60      19 M     25 M    0.23    0.46    0.04    0.05     1624     1001        2     63
   4    0     0.08   0.28   0.29    0.74      83 M     90 M    0.08    0.13    0.10    0.11    10584       82     7885     66
   5    1     0.00   0.23   0.01    0.60     149 K    308 K    0.51    0.08    0.01    0.03       56        6        1     63
   6    0     0.04   0.83   0.05    0.60    2071 K   3025 K    0.32    0.10    0.00    0.01       56       14        3     66
   7    1     0.06   0.26   0.24    0.67      70 M     77 M    0.08    0.17    0.11    0.12    10248       53     5507     63
   8    0     0.07   0.96   0.07    0.60    2016 K   4479 K    0.55    0.13    0.00    0.01      280       29        5     66
   9    1     0.06   0.85   0.07    0.60    1404 K   3682 K    0.62    0.42    0.00    0.01        0        7        2     62
  10    0     0.03   0.18   0.19    0.60      83 M     89 M    0.07    0.14    0.25    0.27     8288     8041        2     65
  11    1     0.00   0.34   0.00    0.60      35 K     60 K    0.41    0.13    0.01    0.02       56        0        1     62
  12    0     0.07   0.81   0.09    0.60    1338 K   3618 K    0.63    0.51    0.00    0.01       56       28       16     66
  13    1     0.06   0.43   0.14    0.60      20 M     25 M    0.23    0.46    0.03    0.04      448      675        1     62
  14    0     0.00   0.31   0.01    0.60     118 K    342 K    0.65    0.11    0.00    0.01        0        9        1     66
  15    1     0.22   1.11   0.20    0.61      10 M     14 M    0.29    0.26    0.00    0.01        0      168       35     61
  16    0     0.05   0.39   0.14    0.60      47 M     52 M    0.09    0.24    0.09    0.09     4312     6356        0     66
  17    1     0.07   0.31   0.24    0.68      79 M     86 M    0.08    0.17    0.11    0.12    10976     8436      704     62
  18    0     0.03   0.21   0.15    0.60      60 M     65 M    0.08    0.14    0.19    0.21     2576     1896       22     66
  19    1     0.02   0.54   0.03    0.60     323 K   1197 K    0.73    0.09    0.00    0.01      112        5        1     63
  20    0     0.02   0.13   0.15    0.60      58 M     61 M    0.06    0.14    0.29    0.31     3416        5     2493     66
  21    1     0.18   0.39   0.46    0.94      80 M     97 M    0.18    0.27    0.05    0.06     2744     3089     1701     62
  22    0     0.13   0.46   0.28    0.73      67 M     73 M    0.09    0.21    0.05    0.06      112       58      162     66
  23    1     0.02   0.16   0.13    0.60      59 M     63 M    0.06    0.14    0.28    0.30     1456     1738        1     64
  24    0     0.02   0.50   0.04    0.61    1378 K   1784 K    0.23    0.05    0.01    0.01       56        7        6     66
  25    1     0.03   0.19   0.17    0.60      60 M     65 M    0.07    0.14    0.19    0.20     1792       32     1799     63
  26    0     0.05   0.71   0.06    0.61    4055 K   5291 K    0.23    0.07    0.01    0.01      224      199     2222     66
  27    1     0.02   0.14   0.15    0.60      58 M     62 M    0.06    0.14    0.28    0.30     2072       26     1729     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.40   0.12    0.64     461 M    507 M    0.09    0.18    0.07    0.07    34216    17210    19466     59
 SKT    1     0.06   0.42   0.15    0.67     463 M    529 M    0.12    0.23    0.05    0.06    31864    15282    11497     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.41   0.13    0.66     925 M   1036 M    0.11    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.41 %

 C1 core residency: 50.26 %; C3 core residency: 4.25 %; C6 core residency: 25.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  122 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.82    31.48     241.35      45.38         126.92
 SKT   1    34.19    36.48     252.45      48.41         128.81
---------------------------------------------------------------------------------------------------------------
       *    68.01    67.95     493.79      93.79         127.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a54
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1676.66 --||-- Mem Ch  0: Reads (MB/s):  1072.23 --|
|--            Writes(MB/s):  2062.81 --||--            Writes(MB/s):  1323.43 --|
|-- Mem Ch  1: Reads (MB/s):  1680.77 --||-- Mem Ch  1: Reads (MB/s):  1073.82 --|
|--            Writes(MB/s):  2057.96 --||--            Writes(MB/s):  1318.23 --|
|-- Mem Ch  2: Reads (MB/s):  1690.13 --||-- Mem Ch  2: Reads (MB/s):  1081.08 --|
|--            Writes(MB/s):  2061.77 --||--            Writes(MB/s):  1322.18 --|
|-- Mem Ch  3: Reads (MB/s):  1681.46 --||-- Mem Ch  3: Reads (MB/s):  1079.20 --|
|--            Writes(MB/s):  2058.54 --||--            Writes(MB/s):  1320.59 --|
|-- NODE 0 Mem Read (MB/s) :  6729.02 --||-- NODE 1 Mem Read (MB/s) :  4306.34 --|
|-- NODE 0 Mem Write(MB/s) :  8241.09 --||-- NODE 1 Mem Write(MB/s) :  5284.43 --|
|-- NODE 0 P. Write (T/s):     145152 --||-- NODE 1 P. Write (T/s):     139257 --|
|-- NODE 0 Memory (MB/s):    14970.11 --||-- NODE 1 Memory (MB/s):     9590.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11035.36                --|
            |--                System Write Throughput(MB/s):      13525.51                --|
            |--               System Memory Throughput(MB/s):      24560.87                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b29
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076          48      15 M   122 M    324       0     769 K
 1     887 K      1128 K    16 M   152 M    219 M     0     398 K
-----------------------------------------------------------------------
 *     895 K      1128 K    31 M   274 M    219 M     0    1167 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.58        Core1: 32.65        
Core2: 25.27        Core3: 23.37        
Core4: 31.80        Core5: 28.17        
Core6: 25.59        Core7: 21.12        
Core8: 24.05        Core9: 26.86        
Core10: 31.50        Core11: 27.35        
Core12: 31.81        Core13: 27.01        
Core14: 27.12        Core15: 23.70        
Core16: 33.22        Core17: 27.97        
Core18: 43.74        Core19: 23.13        
Core20: 25.12        Core21: 34.18        
Core22: 44.68        Core23: 46.21        
Core24: 34.14        Core25: 13.40        
Core26: 31.38        Core27: 46.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.14
Socket1: 28.55
DDR read Latency(ns)
Socket0: 1503.62
Socket1: 2966.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.64        Core1: 32.32        
Core2: 25.45        Core3: 23.20        
Core4: 31.70        Core5: 28.19        
Core6: 25.60        Core7: 20.95        
Core8: 24.23        Core9: 26.71        
Core10: 31.33        Core11: 27.74        
Core12: 37.14        Core13: 27.73        
Core14: 27.40        Core15: 23.53        
Core16: 33.31        Core17: 27.54        
Core18: 43.60        Core19: 23.06        
Core20: 24.74        Core21: 34.38        
Core22: 44.69        Core23: 45.99        
Core24: 32.06        Core25: 13.17        
Core26: 31.99        Core27: 46.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.09
Socket1: 28.47
DDR read Latency(ns)
Socket0: 1507.56
Socket1: 2969.83
irq_total: 263186.152713136
cpu_total: 19.28
cpu_0: 24.14
cpu_1: 1.86
cpu_2: 26.66
cpu_3: 29.12
cpu_4: 29.26
cpu_5: 1.06
cpu_6: 2.99
cpu_7: 31.05
cpu_8: 7.18
cpu_9: 11.10
cpu_10: 28.72
cpu_11: 1.53
cpu_12: 9.18
cpu_13: 25.86
cpu_14: 13.70
cpu_15: 16.42
cpu_16: 37.17
cpu_17: 21.14
cpu_18: 22.47
cpu_19: 2.39
cpu_20: 33.64
cpu_21: 41.42
cpu_22: 32.45
cpu_23: 22.07
cpu_24: 3.86
cpu_25: 34.51
cpu_26: 2.39
cpu_27: 26.60
enp130s0f0_rx_bytes_phy: 7375054507
enp130s0f1_rx_bytes_phy: 6559008282
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13934062789
enp130s0f0_tx_bytes_phy: 11180490
enp130s0f1_tx_bytes_phy: 9711264
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 20891754
enp130s0f0_rx_packets: 817817
enp130s0f1_rx_packets: 727342
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1545159
enp130s0f0_tx_packets_phy: 165388
enp130s0f1_tx_packets_phy: 144505
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 309893
enp130s0f0_tx_bytes: 6551952
enp130s0f1_tx_bytes: 5091601
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11643553
enp130s0f0_tx_packets: 99272
enp130s0f1_tx_packets: 77145
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 176417
enp130s0f0_rx_packets_phy: 817814
enp130s0f1_rx_packets_phy: 727324
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1545138
enp130s0f0_rx_bytes: 7329056169
enp130s0f1_rx_bytes: 6523931001
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13852987170


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.30        Core1: 30.21        
Core2: 25.42        Core3: 24.05        
Core4: 32.43        Core5: 28.06        
Core6: 25.29        Core7: 20.58        
Core8: 24.36        Core9: 26.75        
Core10: 31.47        Core11: 27.41        
Core12: 38.11        Core13: 29.97        
Core14: 27.62        Core15: 23.65        
Core16: 33.97        Core17: 27.03        
Core18: 43.53        Core19: 22.99        
Core20: 25.06        Core21: 34.34        
Core22: 44.70        Core23: 46.15        
Core24: 28.76        Core25: 13.31        
Core26: 32.35        Core27: 46.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.47
Socket1: 28.73
DDR read Latency(ns)
Socket0: 1491.30
Socket1: 2977.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.14        Core1: 31.78        
Core2: 25.47        Core3: 25.31        
Core4: 33.35        Core5: 27.98        
Core6: 25.89        Core7: 21.10        
Core8: 23.57        Core9: 26.83        
Core10: 31.54        Core11: 27.73        
Core12: 35.91        Core13: 29.48        
Core14: 27.62        Core15: 23.67        
Core16: 33.78        Core17: 27.52        
Core18: 43.51        Core19: 22.91        
Core20: 25.26        Core21: 34.35        
Core22: 44.69        Core23: 46.32        
Core24: 30.27        Core25: 13.50        
Core26: 33.00        Core27: 46.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.58
Socket1: 29.01
DDR read Latency(ns)
Socket0: 1490.36
Socket1: 2973.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.26        Core1: 32.02        
Core2: 25.60        Core3: 24.97        
Core4: 33.25        Core5: 27.94        
Core6: 26.21        Core7: 20.88        
Core8: 23.08        Core9: 26.90        
Core10: 31.39        Core11: 27.57        
Core12: 36.40        Core13: 29.34        
Core14: 27.79        Core15: 23.72        
Core16: 33.71        Core17: 27.16        
Core18: 43.50        Core19: 22.84        
Core20: 25.29        Core21: 34.31        
Core22: 44.63        Core23: 46.15        
Core24: 31.05        Core25: 13.47        
Core26: 33.59        Core27: 46.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.54
Socket1: 28.87
DDR read Latency(ns)
Socket0: 1494.67
Socket1: 2978.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.60        Core1: 32.19        
Core2: 25.45        Core3: 24.68        
Core4: 32.65        Core5: 27.79        
Core6: 25.85        Core7: 21.33        
Core8: 24.04        Core9: 26.68        
Core10: 31.91        Core11: 27.54        
Core12: 37.45        Core13: 30.67        
Core14: 27.58        Core15: 23.77        
Core16: 34.07        Core17: 27.77        
Core18: 43.60        Core19: 23.12        
Core20: 25.28        Core21: 34.35        
Core22: 44.78        Core23: 46.35        
Core24: 29.34        Core25: 13.45        
Core26: 31.56        Core27: 46.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.67
Socket1: 29.12
DDR read Latency(ns)
Socket0: 1487.90
Socket1: 2970.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3272
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411841086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411846498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205989304; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205989304; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205994530; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205994530; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205999617; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205999617; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206004575; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206004575; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005024743; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5006221; Consumed Joules: 305.56; Watts: 50.88; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3878114; Consumed DRAM Joules: 59.34; DRAM Watts: 9.88
S1P0; QPIClocks: 14411908670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411912274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206042400; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206042400; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206042830; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206042830; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206044351; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206044351; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206045085; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206045085; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005077640; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4920076; Consumed Joules: 300.30; Watts: 50.01; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3304082; Consumed DRAM Joules: 50.55; DRAM Watts: 8.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d9a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.35   0.16    0.60      53 M     59 M    0.10    0.21    0.09    0.10     4424     7032       17     66
   1    1     0.01   0.28   0.02    0.60     401 K   1040 K    0.61    0.10    0.01    0.02      560       24       20     63
   2    0     0.09   0.93   0.09    0.60    4540 K   6042 K    0.25    0.26    0.01    0.01      392        3      139     65
   3    1     0.12   0.60   0.19    0.61      19 M     26 M    0.24    0.51    0.02    0.02     1344      110      607     63
   4    0     0.12   0.54   0.22    0.64      52 M     61 M    0.14    0.24    0.04    0.05     5096     7455        6     66
   5    1     0.01   0.30   0.03    0.60     483 K   1616 K    0.70    0.05    0.00    0.02       56        6        0     63
   6    0     0.03   0.67   0.05    0.60     673 K   1411 K    0.52    0.13    0.00    0.00      112       15       11     65
   7    1     0.06   0.29   0.22    0.64      33 M     45 M    0.25    0.45    0.05    0.07     7224     1446        0     62
   8    0     0.06   0.88   0.07    0.60    1191 K   3285 K    0.64    0.40    0.00    0.01      280       72       10     65
   9    1     0.08   0.89   0.09    0.60    2511 K   4824 K    0.48    0.37    0.00    0.01      112       10        0     62
  10    0     0.10   0.51   0.20    0.62      54 M     59 M    0.09    0.27    0.05    0.06     4536     7207        8     64
  11    1     0.01   0.26   0.03    0.60     403 K   1485 K    0.73    0.03    0.01    0.02        0        2       61     61
  12    0     0.07   0.75   0.09    0.60    3898 K   4569 K    0.15    0.26    0.01    0.01        0        7       13     66
  13    1     0.07   0.40   0.16    0.60      26 M     31 M    0.17    0.41    0.04    0.05      616       18     1174     62
  14    0     0.05   0.75   0.07    0.60    3238 K   3974 K    0.19    0.26    0.01    0.01       56      227      141     66
  15    1     0.05   1.02   0.05    0.60    1036 K   2115 K    0.51    0.32    0.00    0.00      168        3        8     62
  16    0     0.09   0.30   0.29    0.73     101 M    111 M    0.09    0.15    0.12    0.13     9744    13407        1     65
  17    1     0.05   0.35   0.15    0.60      26 M     31 M    0.17    0.40    0.05    0.06     2744       87     1256     62
  18    0     0.07   0.45   0.15    0.60      36 M     41 M    0.14    0.17    0.05    0.06     2520       17     2194     65
  19    1     0.02   0.64   0.04    0.60     520 K   1174 K    0.56    0.11    0.00    0.00      112       22        0     63
  20    0     0.02   0.16   0.15    0.60      67 M     71 M    0.06    0.14    0.27    0.29     4144     4124        0     66
  21    1     0.09   0.29   0.32    0.78      98 M    108 M    0.09    0.15    0.11    0.12     5712     5372        0     63
  22    0     0.08   0.34   0.23    0.66      69 M     74 M    0.07    0.13    0.09    0.09     3136       24     5077     66
  23    1     0.02   0.14   0.16    0.60      65 M     69 M    0.06    0.14    0.28    0.29     4648        1     3750     64
  24    0     0.02   0.41   0.04    0.60    1056 K   1804 K    0.41    0.05    0.01    0.01       56        5        5     67
  25    1     0.06   0.32   0.18    0.60      67 M     72 M    0.07    0.15    0.12    0.13     3528     3523        0     63
  26    0     0.01   0.39   0.04    0.60    1029 K   1810 K    0.43    0.05    0.01    0.01       56        4        6     66
  27    1     0.02   0.14   0.17    0.60      65 M     69 M    0.06    0.14    0.28    0.29     3360       54     3533     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.47   0.13    0.63     451 M    504 M    0.11    0.19    0.05    0.06    34552    39599     7628     58
 SKT    1     0.05   0.37   0.13    0.63     407 M    465 M    0.13    0.26    0.06    0.07    30184    10678    10409     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.42   0.13    0.63     858 M    970 M    0.12    0.23    0.06    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   36 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.63 %

 C1 core residency: 62.44 %; C3 core residency: 3.67 %; C6 core residency: 13.26 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.36 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    18%   
 SKT    1       39 G     39 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.05    44.18     253.35      49.87         116.40
 SKT   1    24.03    25.44     248.52      43.13         128.53
---------------------------------------------------------------------------------------------------------------
       *    63.07    69.62     501.87      93.00         122.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e7d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1467.25 --||-- Mem Ch  0: Reads (MB/s):  1559.25 --|
|--            Writes(MB/s):  1653.23 --||--            Writes(MB/s):  1687.86 --|
|-- Mem Ch  1: Reads (MB/s):  1453.06 --||-- Mem Ch  1: Reads (MB/s):  1573.60 --|
|--            Writes(MB/s):  1646.83 --||--            Writes(MB/s):  1688.11 --|
|-- Mem Ch  2: Reads (MB/s):  1457.20 --||-- Mem Ch  2: Reads (MB/s):  1586.12 --|
|--            Writes(MB/s):  1649.56 --||--            Writes(MB/s):  1690.89 --|
|-- Mem Ch  3: Reads (MB/s):  1467.85 --||-- Mem Ch  3: Reads (MB/s):  1579.56 --|
|--            Writes(MB/s):  1647.03 --||--            Writes(MB/s):  1688.62 --|
|-- NODE 0 Mem Read (MB/s) :  5845.35 --||-- NODE 1 Mem Read (MB/s) :  6298.53 --|
|-- NODE 0 Mem Write(MB/s) :  6596.65 --||-- NODE 1 Mem Write(MB/s) :  6755.48 --|
|-- NODE 0 P. Write (T/s):     146703 --||-- NODE 1 P. Write (T/s):     146936 --|
|-- NODE 0 Memory (MB/s):    12442.00 --||-- NODE 1 Memory (MB/s):    13054.01 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12143.88                --|
            |--                System Write Throughput(MB/s):      13352.13                --|
            |--               System Memory Throughput(MB/s):      25496.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f59
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8268          84      19 M   127 M    516       0     250 K
 1     758 K       849 K    17 M   148 M    219 M    36     269 K
-----------------------------------------------------------------------
 *     766 K       849 K    36 M   275 M    219 M    36     520 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 27.21        
Core2: 51.80        Core3: 33.21        
Core4: 41.26        Core5: 41.23        
Core6: 37.08        Core7: 20.70        
Core8: 25.11        Core9: 33.74        
Core10: 38.68        Core11: 39.69        
Core12: 24.32        Core13: 22.62        
Core14: 30.95        Core15: 38.58        
Core16: 38.41        Core17: 35.41        
Core18: 47.92        Core19: 25.01        
Core20: 47.94        Core21: 43.02        
Core22: 47.81        Core23: 44.98        
Core24: 43.25        Core25: 37.59        
Core26: 38.93        Core27: 46.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.10
Socket1: 35.89
DDR read Latency(ns)
Socket0: 1661.16
Socket1: 1728.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.94        Core1: 27.10        
Core2: 51.80        Core3: 33.24        
Core4: 41.24        Core5: 41.01        
Core6: 37.21        Core7: 19.67        
Core8: 25.42        Core9: 33.24        
Core10: 38.93        Core11: 39.41        
Core12: 24.86        Core13: 22.76        
Core14: 30.82        Core15: 38.64        
Core16: 38.34        Core17: 35.35        
Core18: 47.86        Core19: 25.23        
Core20: 47.87        Core21: 42.85        
Core22: 47.85        Core23: 45.00        
Core24: 42.50        Core25: 37.61        
Core26: 38.71        Core27: 46.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.17
Socket1: 35.70
DDR read Latency(ns)
Socket0: 1666.83
Socket1: 1737.49
irq_total: 151399.900217672
cpu_total: 18.57
cpu_0: 34.24
cpu_1: 4.45
cpu_2: 6.58
cpu_3: 27.53
cpu_4: 38.10
cpu_5: 0.60
cpu_6: 7.58
cpu_7: 21.28
cpu_8: 22.07
cpu_9: 2.59
cpu_10: 23.67
cpu_11: 6.05
cpu_12: 2.19
cpu_13: 36.84
cpu_14: 1.00
cpu_15: 0.53
cpu_16: 24.47
cpu_17: 31.38
cpu_18: 23.67
cpu_19: 10.17
cpu_20: 29.52
cpu_21: 46.61
cpu_22: 24.40
cpu_23: 31.72
cpu_24: 14.56
cpu_25: 21.48
cpu_26: 0.93
cpu_27: 25.80
enp130s0f0_tx_packets: 78707
enp130s0f1_tx_packets: 39134
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 117841
enp130s0f0_rx_packets: 811919
enp130s0f1_rx_packets: 725452
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1537371
enp130s0f0_rx_bytes: 7292073409
enp130s0f1_rx_bytes: 6507182346
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13799255755
enp130s0f0_tx_packets_phy: 144860
enp130s0f1_tx_packets_phy: 105910
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 250770
enp130s0f0_tx_bytes: 5194687
enp130s0f1_tx_bytes: 2582861
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7777548
enp130s0f0_rx_bytes_phy: 7321856414
enp130s0f1_rx_bytes_phy: 6542041791
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13863898205
enp130s0f0_tx_bytes_phy: 9743282
enp130s0f1_tx_bytes_phy: 7013091
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16756373
enp130s0f0_rx_packets_phy: 811915
enp130s0f1_rx_packets_phy: 725442
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1537357


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 26.82        
Core2: 51.20        Core3: 31.17        
Core4: 41.67        Core5: 26.03        
Core6: 37.32        Core7: 20.47        
Core8: 25.15        Core9: 32.31        
Core10: 38.97        Core11: 36.78        
Core12: 23.45        Core13: 22.57        
Core14: 29.71        Core15: 38.25        
Core16: 38.54        Core17: 33.85        
Core18: 47.79        Core19: 25.21        
Core20: 47.66        Core21: 42.99        
Core22: 47.74        Core23: 45.07        
Core24: 43.32        Core25: 37.56        
Core26: 38.28        Core27: 46.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.21
Socket1: 35.24
DDR read Latency(ns)
Socket0: 1650.96
Socket1: 1810.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.16        Core1: 27.37        
Core2: 51.81        Core3: 27.25        
Core4: 40.96        Core5: 40.49        
Core6: 37.47        Core7: 20.39        
Core8: 25.30        Core9: 31.38        
Core10: 38.80        Core11: 39.15        
Core12: 25.24        Core13: 22.35        
Core14: 29.32        Core15: 38.71        
Core16: 38.18        Core17: 31.93        
Core18: 46.84        Core19: 25.19        
Core20: 46.84        Core21: 43.10        
Core22: 46.90        Core23: 45.14        
Core24: 43.24        Core25: 37.33        
Core26: 37.97        Core27: 46.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.54
Socket1: 34.23
DDR read Latency(ns)
Socket0: 1596.60
Socket1: 2138.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 27.44        
Core2: 51.88        Core3: 32.78        
Core4: 41.16        Core5: 39.63        
Core6: 36.80        Core7: 20.18        
Core8: 25.42        Core9: 33.16        
Core10: 38.86        Core11: 39.36        
Core12: 24.18        Core13: 22.59        
Core14: 30.77        Core15: 38.88        
Core16: 38.13        Core17: 35.21        
Core18: 47.87        Core19: 25.17        
Core20: 47.89        Core21: 42.98        
Core22: 47.85        Core23: 44.90        
Core24: 43.47        Core25: 37.62        
Core26: 39.20        Core27: 46.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.08
Socket1: 35.72
DDR read Latency(ns)
Socket0: 1666.12
Socket1: 1733.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.68        Core1: 27.63        
Core2: 51.77        Core3: 33.08        
Core4: 41.26        Core5: 40.60        
Core6: 37.15        Core7: 20.60        
Core8: 25.30        Core9: 33.19        
Core10: 38.69        Core11: 39.36        
Core12: 24.09        Core13: 22.82        
Core14: 31.08        Core15: 38.29        
Core16: 38.36        Core17: 35.41        
Core18: 47.94        Core19: 25.01        
Core20: 47.88        Core21: 42.95        
Core22: 47.81        Core23: 44.99        
Core24: 43.33        Core25: 37.58        
Core26: 38.72        Core27: 46.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.12
Socket1: 35.89
DDR read Latency(ns)
Socket0: 1666.86
Socket1: 1734.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4384
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414189262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414194166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207160969; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207160969; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207165043; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207165043; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207169125; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207169125; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207173663; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207173663; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006107053; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4750672; Consumed Joules: 289.96; Watts: 48.29; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3559375; Consumed DRAM Joules: 54.46; DRAM Watts: 9.07
S1P0; QPIClocks: 14414515370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414519486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207348710; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207348710; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207348742; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207348742; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207349614; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207349614; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207350796; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207350796; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006162047; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4933830; Consumed Joules: 301.14; Watts: 50.15; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3740891; Consumed DRAM Joules: 57.24; DRAM Watts: 9.53
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11f4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.45   0.20    0.61      58 M     65 M    0.11    0.18    0.06    0.07     1904     1576       15     66
   1    1     0.01   0.53   0.02    0.60     417 K   1096 K    0.62    0.11    0.00    0.01      112       32       15     63
   2    0     0.04   0.83   0.05    0.60    3447 K   4173 K    0.17    0.07    0.01    0.01      280       75       69     65
   3    1     0.09   0.48   0.20    0.61      49 M     59 M    0.16    0.22    0.05    0.06      336       70        4     63
   4    0     0.07   0.21   0.36    0.83     105 M    116 M    0.09    0.14    0.14    0.16     8288       69     6270     65
   5    1     0.00   0.14   0.01    0.60     134 K    381 K    0.65    0.08    0.01    0.03      112        0        2     64
   6    0     0.06   0.84   0.07    0.61    4125 K   5003 K    0.18    0.10    0.01    0.01      336       28       11     65
   7    1     0.07   0.45   0.15    0.60      14 M     21 M    0.32    0.56    0.02    0.03      616      303        5     62
   8    0     0.19   1.22   0.16    0.60    4284 K     11 M    0.62    0.25    0.00    0.01      112        2        5     65
   9    1     0.02   0.49   0.04    0.60    1397 K   1889 K    0.26    0.07    0.01    0.01       56        5        0     62
  10    0     0.04   0.24   0.17    0.60      57 M     64 M    0.11    0.15    0.14    0.16     2576     1580        4     64
  11    1     0.04   0.88   0.04    0.60    2915 K   3624 K    0.20    0.18    0.01    0.01        0       44        0     62
  12    0     0.02   0.55   0.03    0.60     374 K   1124 K    0.67    0.10    0.00    0.01      168        3        9     66
  13    1     0.24   0.78   0.31    0.77      30 M     41 M    0.26    0.36    0.01    0.02      504      553        0     62
  14    0     0.00   0.21   0.02    0.60     126 K    696 K    0.82    0.08    0.00    0.02       56        8        2     66
  15    1     0.00   0.21   0.01    0.60     152 K    379 K    0.60    0.10    0.01    0.02       56        1        0     61
  16    0     0.04   0.25   0.17    0.60      55 M     62 M    0.11    0.15    0.13    0.15     2800     1569        1     66
  17    1     0.03   0.13   0.20    0.61      62 M     67 M    0.08    0.24    0.25    0.27    15736       12     1451     62
  18    0     0.02   0.13   0.15    0.60      58 M     62 M    0.06    0.14    0.29    0.31     6496        7     2581     67
  19    1     0.08   0.80   0.10    0.61    1169 K   4486 K    0.74    0.38    0.00    0.01      168       19        2     63
  20    0     0.06   0.32   0.19    0.60      60 M     64 M    0.07    0.14    0.10    0.11     5880        3     1966     67
  21    1     0.10   0.23   0.45    0.95     109 M    121 M    0.10    0.14    0.11    0.12     6272       22     3243     63
  22    0     0.02   0.14   0.15    0.60      59 M     63 M    0.06    0.13    0.27    0.29     5376       12     1847     67
  23    1     0.07   0.35   0.19    0.61      56 M     61 M    0.09    0.17    0.08    0.09     2520       21     1114     64
  24    0     0.06   0.77   0.08    0.60    5754 K   6185 K    0.07    0.10    0.01    0.01        0        0       30     67
  25    1     0.02   0.16   0.14    0.60      58 M     62 M    0.06    0.14    0.27    0.29     2128     1285        1     63
  26    0     0.00   0.20   0.02    0.60     234 K    556 K    0.58    0.09    0.01    0.02       56        4        2     67
  27    1     0.03   0.20   0.17    0.60      60 M     65 M    0.08    0.14    0.17    0.19     2576       12     1547     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.40   0.13    0.64     473 M    528 M    0.11    0.15    0.07    0.07    34328     4936    12812     58
 SKT    1     0.06   0.40   0.14    0.68     448 M    513 M    0.13    0.22    0.06    0.06    31192     2379     7384     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.40   0.14    0.66     921 M   1041 M    0.12    0.19    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.76 %

 C1 core residency: 47.33 %; C3 core residency: 4.26 %; C6 core residency: 27.65 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  128 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.08    33.05     243.81      45.85         132.16
 SKT   1    33.79    35.68     253.50      47.92         133.53
---------------------------------------------------------------------------------------------------------------
       *    68.87    68.73     497.30      93.77         132.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
