{
  "module_name": "iavf_adminq_cmd.h",
  "hash_id": "d7ace721ca1316f45d175d4b4972df7ec5857a92320b7382f14ba9059951dfa4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/iavf/iavf_adminq_cmd.h",
  "human_readable_source": " \n \n\n#ifndef _IAVF_ADMINQ_CMD_H_\n#define _IAVF_ADMINQ_CMD_H_\n\n \n\n#define IAVF_FW_API_VERSION_MAJOR\t0x0001\n#define IAVF_FW_API_VERSION_MINOR_X722\t0x0005\n#define IAVF_FW_API_VERSION_MINOR_X710\t0x0008\n\n#define IAVF_FW_MINOR_VERSION(_h) ((_h)->mac.type == IAVF_MAC_XL710 ? \\\n\t\t\t\t\tIAVF_FW_API_VERSION_MINOR_X710 : \\\n\t\t\t\t\tIAVF_FW_API_VERSION_MINOR_X722)\n\n \n#define IAVF_MINOR_VER_GET_LINK_INFO_XL710 0x0007\n\nstruct iavf_aq_desc {\n\t__le16 flags;\n\t__le16 opcode;\n\t__le16 datalen;\n\t__le16 retval;\n\t__le32 cookie_high;\n\t__le32 cookie_low;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 param0;\n\t\t\t__le32 param1;\n\t\t\t__le32 param2;\n\t\t\t__le32 param3;\n\t\t} internal;\n\t\tstruct {\n\t\t\t__le32 param0;\n\t\t\t__le32 param1;\n\t\t\t__le32 addr_high;\n\t\t\t__le32 addr_low;\n\t\t} external;\n\t\tu8 raw[16];\n\t} params;\n};\n\n \n\n \n#define IAVF_AQ_FLAG_DD_SHIFT\t0\n#define IAVF_AQ_FLAG_CMP_SHIFT\t1\n#define IAVF_AQ_FLAG_ERR_SHIFT\t2\n#define IAVF_AQ_FLAG_VFE_SHIFT\t3\n#define IAVF_AQ_FLAG_LB_SHIFT\t9\n#define IAVF_AQ_FLAG_RD_SHIFT\t10\n#define IAVF_AQ_FLAG_VFC_SHIFT\t11\n#define IAVF_AQ_FLAG_BUF_SHIFT\t12\n#define IAVF_AQ_FLAG_SI_SHIFT\t13\n#define IAVF_AQ_FLAG_EI_SHIFT\t14\n#define IAVF_AQ_FLAG_FE_SHIFT\t15\n\n#define IAVF_AQ_FLAG_DD\t\tBIT(IAVF_AQ_FLAG_DD_SHIFT)   \n#define IAVF_AQ_FLAG_CMP\tBIT(IAVF_AQ_FLAG_CMP_SHIFT)  \n#define IAVF_AQ_FLAG_ERR\tBIT(IAVF_AQ_FLAG_ERR_SHIFT)  \n#define IAVF_AQ_FLAG_VFE\tBIT(IAVF_AQ_FLAG_VFE_SHIFT)  \n#define IAVF_AQ_FLAG_LB\t\tBIT(IAVF_AQ_FLAG_LB_SHIFT)   \n#define IAVF_AQ_FLAG_RD\t\tBIT(IAVF_AQ_FLAG_RD_SHIFT)   \n#define IAVF_AQ_FLAG_VFC\tBIT(IAVF_AQ_FLAG_VFC_SHIFT)  \n#define IAVF_AQ_FLAG_BUF\tBIT(IAVF_AQ_FLAG_BUF_SHIFT)  \n#define IAVF_AQ_FLAG_SI\t\tBIT(IAVF_AQ_FLAG_SI_SHIFT)   \n#define IAVF_AQ_FLAG_EI\t\tBIT(IAVF_AQ_FLAG_EI_SHIFT)   \n#define IAVF_AQ_FLAG_FE\t\tBIT(IAVF_AQ_FLAG_FE_SHIFT)   \n\n \nenum iavf_admin_queue_err {\n\tIAVF_AQ_RC_OK\t\t= 0,   \n\tIAVF_AQ_RC_EPERM\t= 1,   \n\tIAVF_AQ_RC_ENOENT\t= 2,   \n\tIAVF_AQ_RC_ESRCH\t= 3,   \n\tIAVF_AQ_RC_EINTR\t= 4,   \n\tIAVF_AQ_RC_EIO\t\t= 5,   \n\tIAVF_AQ_RC_ENXIO\t= 6,   \n\tIAVF_AQ_RC_E2BIG\t= 7,   \n\tIAVF_AQ_RC_EAGAIN\t= 8,   \n\tIAVF_AQ_RC_ENOMEM\t= 9,   \n\tIAVF_AQ_RC_EACCES\t= 10,  \n\tIAVF_AQ_RC_EFAULT\t= 11,  \n\tIAVF_AQ_RC_EBUSY\t= 12,  \n\tIAVF_AQ_RC_EEXIST\t= 13,  \n\tIAVF_AQ_RC_EINVAL\t= 14,  \n\tIAVF_AQ_RC_ENOTTY\t= 15,  \n\tIAVF_AQ_RC_ENOSPC\t= 16,  \n\tIAVF_AQ_RC_ENOSYS\t= 17,  \n\tIAVF_AQ_RC_ERANGE\t= 18,  \n\tIAVF_AQ_RC_EFLUSHED\t= 19,  \n\tIAVF_AQ_RC_BAD_ADDR\t= 20,  \n\tIAVF_AQ_RC_EMODE\t= 21,  \n\tIAVF_AQ_RC_EFBIG\t= 22,  \n};\n\n \nenum iavf_admin_queue_opc {\n\t \n\tiavf_aqc_opc_get_version\t= 0x0001,\n\tiavf_aqc_opc_driver_version\t= 0x0002,\n\tiavf_aqc_opc_queue_shutdown\t= 0x0003,\n\tiavf_aqc_opc_set_pf_context\t= 0x0004,\n\n\t \n\tiavf_aqc_opc_request_resource\t= 0x0008,\n\tiavf_aqc_opc_release_resource\t= 0x0009,\n\n\tiavf_aqc_opc_list_func_capabilities\t= 0x000A,\n\tiavf_aqc_opc_list_dev_capabilities\t= 0x000B,\n\n\t \n\tiavf_aqc_opc_set_proxy_config\t\t= 0x0104,\n\tiavf_aqc_opc_set_ns_proxy_table_entry\t= 0x0105,\n\n\t \n\tiavf_aqc_opc_mac_address_read\t= 0x0107,\n\tiavf_aqc_opc_mac_address_write\t= 0x0108,\n\n\t \n\tiavf_aqc_opc_clear_pxe_mode\t= 0x0110,\n\n\t \n\tiavf_aqc_opc_set_wol_filter\t= 0x0120,\n\tiavf_aqc_opc_get_wake_reason\t= 0x0121,\n\n\t \n\tiavf_aqc_opc_get_switch_config\t\t= 0x0200,\n\tiavf_aqc_opc_add_statistics\t\t= 0x0201,\n\tiavf_aqc_opc_remove_statistics\t\t= 0x0202,\n\tiavf_aqc_opc_set_port_parameters\t= 0x0203,\n\tiavf_aqc_opc_get_switch_resource_alloc\t= 0x0204,\n\tiavf_aqc_opc_set_switch_config\t\t= 0x0205,\n\tiavf_aqc_opc_rx_ctl_reg_read\t\t= 0x0206,\n\tiavf_aqc_opc_rx_ctl_reg_write\t\t= 0x0207,\n\n\tiavf_aqc_opc_add_vsi\t\t\t= 0x0210,\n\tiavf_aqc_opc_update_vsi_parameters\t= 0x0211,\n\tiavf_aqc_opc_get_vsi_parameters\t\t= 0x0212,\n\n\tiavf_aqc_opc_add_pv\t\t\t= 0x0220,\n\tiavf_aqc_opc_update_pv_parameters\t= 0x0221,\n\tiavf_aqc_opc_get_pv_parameters\t\t= 0x0222,\n\n\tiavf_aqc_opc_add_veb\t\t\t= 0x0230,\n\tiavf_aqc_opc_update_veb_parameters\t= 0x0231,\n\tiavf_aqc_opc_get_veb_parameters\t\t= 0x0232,\n\n\tiavf_aqc_opc_delete_element\t\t= 0x0243,\n\n\tiavf_aqc_opc_add_macvlan\t\t= 0x0250,\n\tiavf_aqc_opc_remove_macvlan\t\t= 0x0251,\n\tiavf_aqc_opc_add_vlan\t\t\t= 0x0252,\n\tiavf_aqc_opc_remove_vlan\t\t= 0x0253,\n\tiavf_aqc_opc_set_vsi_promiscuous_modes\t= 0x0254,\n\tiavf_aqc_opc_add_tag\t\t\t= 0x0255,\n\tiavf_aqc_opc_remove_tag\t\t\t= 0x0256,\n\tiavf_aqc_opc_add_multicast_etag\t\t= 0x0257,\n\tiavf_aqc_opc_remove_multicast_etag\t= 0x0258,\n\tiavf_aqc_opc_update_tag\t\t\t= 0x0259,\n\tiavf_aqc_opc_add_control_packet_filter\t= 0x025A,\n\tiavf_aqc_opc_remove_control_packet_filter\t= 0x025B,\n\tiavf_aqc_opc_add_cloud_filters\t\t= 0x025C,\n\tiavf_aqc_opc_remove_cloud_filters\t= 0x025D,\n\tiavf_aqc_opc_clear_wol_switch_filters\t= 0x025E,\n\n\tiavf_aqc_opc_add_mirror_rule\t= 0x0260,\n\tiavf_aqc_opc_delete_mirror_rule\t= 0x0261,\n\n\t \n\tiavf_aqc_opc_write_personalization_profile\t= 0x0270,\n\tiavf_aqc_opc_get_personalization_profile_list\t= 0x0271,\n\n\t \n\tiavf_aqc_opc_dcb_ignore_pfc\t= 0x0301,\n\tiavf_aqc_opc_dcb_updated\t= 0x0302,\n\tiavf_aqc_opc_set_dcb_parameters = 0x0303,\n\n\t \n\tiavf_aqc_opc_configure_vsi_bw_limit\t\t= 0x0400,\n\tiavf_aqc_opc_configure_vsi_ets_sla_bw_limit\t= 0x0406,\n\tiavf_aqc_opc_configure_vsi_tc_bw\t\t= 0x0407,\n\tiavf_aqc_opc_query_vsi_bw_config\t\t= 0x0408,\n\tiavf_aqc_opc_query_vsi_ets_sla_config\t\t= 0x040A,\n\tiavf_aqc_opc_configure_switching_comp_bw_limit\t= 0x0410,\n\n\tiavf_aqc_opc_enable_switching_comp_ets\t\t\t= 0x0413,\n\tiavf_aqc_opc_modify_switching_comp_ets\t\t\t= 0x0414,\n\tiavf_aqc_opc_disable_switching_comp_ets\t\t\t= 0x0415,\n\tiavf_aqc_opc_configure_switching_comp_ets_bw_limit\t= 0x0416,\n\tiavf_aqc_opc_configure_switching_comp_bw_config\t\t= 0x0417,\n\tiavf_aqc_opc_query_switching_comp_ets_config\t\t= 0x0418,\n\tiavf_aqc_opc_query_port_ets_config\t\t\t= 0x0419,\n\tiavf_aqc_opc_query_switching_comp_bw_config\t\t= 0x041A,\n\tiavf_aqc_opc_suspend_port_tx\t\t\t\t= 0x041B,\n\tiavf_aqc_opc_resume_port_tx\t\t\t\t= 0x041C,\n\tiavf_aqc_opc_configure_partition_bw\t\t\t= 0x041D,\n\t \n\tiavf_aqc_opc_query_hmc_resource_profile\t= 0x0500,\n\tiavf_aqc_opc_set_hmc_resource_profile\t= 0x0501,\n\n\t \n\tiavf_aqc_opc_get_phy_abilities\t\t= 0x0600,\n\tiavf_aqc_opc_set_phy_config\t\t= 0x0601,\n\tiavf_aqc_opc_set_mac_config\t\t= 0x0603,\n\tiavf_aqc_opc_set_link_restart_an\t= 0x0605,\n\tiavf_aqc_opc_get_link_status\t\t= 0x0607,\n\tiavf_aqc_opc_set_phy_int_mask\t\t= 0x0613,\n\tiavf_aqc_opc_get_local_advt_reg\t\t= 0x0614,\n\tiavf_aqc_opc_set_local_advt_reg\t\t= 0x0615,\n\tiavf_aqc_opc_get_partner_advt\t\t= 0x0616,\n\tiavf_aqc_opc_set_lb_modes\t\t= 0x0618,\n\tiavf_aqc_opc_get_phy_wol_caps\t\t= 0x0621,\n\tiavf_aqc_opc_set_phy_debug\t\t= 0x0622,\n\tiavf_aqc_opc_upload_ext_phy_fm\t\t= 0x0625,\n\tiavf_aqc_opc_run_phy_activity\t\t= 0x0626,\n\tiavf_aqc_opc_set_phy_register\t\t= 0x0628,\n\tiavf_aqc_opc_get_phy_register\t\t= 0x0629,\n\n\t \n\tiavf_aqc_opc_nvm_read\t\t\t= 0x0701,\n\tiavf_aqc_opc_nvm_erase\t\t\t= 0x0702,\n\tiavf_aqc_opc_nvm_update\t\t\t= 0x0703,\n\tiavf_aqc_opc_nvm_config_read\t\t= 0x0704,\n\tiavf_aqc_opc_nvm_config_write\t\t= 0x0705,\n\tiavf_aqc_opc_oem_post_update\t\t= 0x0720,\n\tiavf_aqc_opc_thermal_sensor\t\t= 0x0721,\n\n\t \n\tiavf_aqc_opc_send_msg_to_pf\t\t= 0x0801,\n\tiavf_aqc_opc_send_msg_to_vf\t\t= 0x0802,\n\tiavf_aqc_opc_send_msg_to_peer\t\t= 0x0803,\n\n\t \n\tiavf_aqc_opc_alternate_write\t\t= 0x0900,\n\tiavf_aqc_opc_alternate_write_indirect\t= 0x0901,\n\tiavf_aqc_opc_alternate_read\t\t= 0x0902,\n\tiavf_aqc_opc_alternate_read_indirect\t= 0x0903,\n\tiavf_aqc_opc_alternate_write_done\t= 0x0904,\n\tiavf_aqc_opc_alternate_set_mode\t\t= 0x0905,\n\tiavf_aqc_opc_alternate_clear_port\t= 0x0906,\n\n\t \n\tiavf_aqc_opc_lldp_get_mib\t= 0x0A00,\n\tiavf_aqc_opc_lldp_update_mib\t= 0x0A01,\n\tiavf_aqc_opc_lldp_add_tlv\t= 0x0A02,\n\tiavf_aqc_opc_lldp_update_tlv\t= 0x0A03,\n\tiavf_aqc_opc_lldp_delete_tlv\t= 0x0A04,\n\tiavf_aqc_opc_lldp_stop\t\t= 0x0A05,\n\tiavf_aqc_opc_lldp_start\t\t= 0x0A06,\n\n\t \n\tiavf_aqc_opc_add_udp_tunnel\t= 0x0B00,\n\tiavf_aqc_opc_del_udp_tunnel\t= 0x0B01,\n\tiavf_aqc_opc_set_rss_key\t= 0x0B02,\n\tiavf_aqc_opc_set_rss_lut\t= 0x0B03,\n\tiavf_aqc_opc_get_rss_key\t= 0x0B04,\n\tiavf_aqc_opc_get_rss_lut\t= 0x0B05,\n\n\t \n\tiavf_aqc_opc_event_lan_overflow\t\t= 0x1001,\n\n\t \n\tiavf_aqc_opc_oem_parameter_change\t= 0xFE00,\n\tiavf_aqc_opc_oem_device_status_change\t= 0xFE01,\n\tiavf_aqc_opc_oem_ocsd_initialize\t= 0xFE02,\n\tiavf_aqc_opc_oem_ocbb_initialize\t= 0xFE03,\n\n\t \n\tiavf_aqc_opc_debug_read_reg\t\t= 0xFF03,\n\tiavf_aqc_opc_debug_write_reg\t\t= 0xFF04,\n\tiavf_aqc_opc_debug_modify_reg\t\t= 0xFF07,\n\tiavf_aqc_opc_debug_dump_internals\t= 0xFF08,\n};\n\n \n\n \n\n \n#define IAVF_CHECK_STRUCT_LEN(n, X) enum iavf_static_assert_enum_##X \\\n\t{ iavf_static_assert_##X = (n) / ((sizeof(struct X) == (n)) ? 1 : 0) }\n\n \n#define IAVF_CHECK_CMD_LENGTH(X)\tIAVF_CHECK_STRUCT_LEN(16, X)\n\n \nstruct iavf_aqc_queue_shutdown {\n\t__le32\tdriver_unloading;\n#define IAVF_AQ_DRIVER_UNLOADING\t0x1\n\tu8\treserved[12];\n};\n\nIAVF_CHECK_CMD_LENGTH(iavf_aqc_queue_shutdown);\n\nstruct iavf_aqc_vsi_properties_data {\n\t \n\t__le16\tvalid_sections;\n#define IAVF_AQ_VSI_PROP_SWITCH_VALID\t\t0x0001\n#define IAVF_AQ_VSI_PROP_SECURITY_VALID\t\t0x0002\n#define IAVF_AQ_VSI_PROP_VLAN_VALID\t\t0x0004\n#define IAVF_AQ_VSI_PROP_CAS_PV_VALID\t\t0x0008\n#define IAVF_AQ_VSI_PROP_INGRESS_UP_VALID\t0x0010\n#define IAVF_AQ_VSI_PROP_EGRESS_UP_VALID\t0x0020\n#define IAVF_AQ_VSI_PROP_QUEUE_MAP_VALID\t0x0040\n#define IAVF_AQ_VSI_PROP_QUEUE_OPT_VALID\t0x0080\n#define IAVF_AQ_VSI_PROP_OUTER_UP_VALID\t\t0x0100\n#define IAVF_AQ_VSI_PROP_SCHED_VALID\t\t0x0200\n\t \n\t__le16\tswitch_id;  \n#define IAVF_AQ_VSI_SW_ID_SHIFT\t\t0x0000\n#define IAVF_AQ_VSI_SW_ID_MASK\t\t(0xFFF << IAVF_AQ_VSI_SW_ID_SHIFT)\n#define IAVF_AQ_VSI_SW_ID_FLAG_NOT_STAG\t0x1000\n#define IAVF_AQ_VSI_SW_ID_FLAG_ALLOW_LB\t0x2000\n#define IAVF_AQ_VSI_SW_ID_FLAG_LOCAL_LB\t0x4000\n\tu8\tsw_reserved[2];\n\t \n\tu8\tsec_flags;\n#define IAVF_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD\t0x01\n#define IAVF_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK\t0x02\n#define IAVF_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK\t0x04\n\tu8\tsec_reserved;\n\t \n\t__le16\tpvid;  \n\t__le16\tfcoe_pvid;\n\tu8\tport_vlan_flags;\n#define IAVF_AQ_VSI_PVLAN_MODE_SHIFT\t0x00\n#define IAVF_AQ_VSI_PVLAN_MODE_MASK\t(0x03 << \\\n\t\t\t\t\t IAVF_AQ_VSI_PVLAN_MODE_SHIFT)\n#define IAVF_AQ_VSI_PVLAN_MODE_TAGGED\t0x01\n#define IAVF_AQ_VSI_PVLAN_MODE_UNTAGGED\t0x02\n#define IAVF_AQ_VSI_PVLAN_MODE_ALL\t0x03\n#define IAVF_AQ_VSI_PVLAN_INSERT_PVID\t0x04\n#define IAVF_AQ_VSI_PVLAN_EMOD_SHIFT\t0x03\n#define IAVF_AQ_VSI_PVLAN_EMOD_MASK\t(0x3 << \\\n\t\t\t\t\t IAVF_AQ_VSI_PVLAN_EMOD_SHIFT)\n#define IAVF_AQ_VSI_PVLAN_EMOD_STR_BOTH\t0x0\n#define IAVF_AQ_VSI_PVLAN_EMOD_STR_UP\t0x08\n#define IAVF_AQ_VSI_PVLAN_EMOD_STR\t0x10\n#define IAVF_AQ_VSI_PVLAN_EMOD_NOTHING\t0x18\n\tu8\tpvlan_reserved[3];\n\t \n\t__le32\tingress_table;  \n#define IAVF_AQ_VSI_UP_TABLE_UP0_SHIFT\t0\n#define IAVF_AQ_VSI_UP_TABLE_UP0_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP0_SHIFT)\n#define IAVF_AQ_VSI_UP_TABLE_UP1_SHIFT\t3\n#define IAVF_AQ_VSI_UP_TABLE_UP1_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP1_SHIFT)\n#define IAVF_AQ_VSI_UP_TABLE_UP2_SHIFT\t6\n#define IAVF_AQ_VSI_UP_TABLE_UP2_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP2_SHIFT)\n#define IAVF_AQ_VSI_UP_TABLE_UP3_SHIFT\t9\n#define IAVF_AQ_VSI_UP_TABLE_UP3_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP3_SHIFT)\n#define IAVF_AQ_VSI_UP_TABLE_UP4_SHIFT\t12\n#define IAVF_AQ_VSI_UP_TABLE_UP4_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP4_SHIFT)\n#define IAVF_AQ_VSI_UP_TABLE_UP5_SHIFT\t15\n#define IAVF_AQ_VSI_UP_TABLE_UP5_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP5_SHIFT)\n#define IAVF_AQ_VSI_UP_TABLE_UP6_SHIFT\t18\n#define IAVF_AQ_VSI_UP_TABLE_UP6_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP6_SHIFT)\n#define IAVF_AQ_VSI_UP_TABLE_UP7_SHIFT\t21\n#define IAVF_AQ_VSI_UP_TABLE_UP7_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_UP_TABLE_UP7_SHIFT)\n\t__le32\tegress_table;    \n\t \n\t__le16\tcas_pv_tag;\n\tu8\tcas_pv_flags;\n#define IAVF_AQ_VSI_CAS_PV_TAGX_SHIFT\t\t0x00\n#define IAVF_AQ_VSI_CAS_PV_TAGX_MASK\t\t(0x03 << \\\n\t\t\t\t\t\t IAVF_AQ_VSI_CAS_PV_TAGX_SHIFT)\n#define IAVF_AQ_VSI_CAS_PV_TAGX_LEAVE\t\t0x00\n#define IAVF_AQ_VSI_CAS_PV_TAGX_REMOVE\t\t0x01\n#define IAVF_AQ_VSI_CAS_PV_TAGX_COPY\t\t0x02\n#define IAVF_AQ_VSI_CAS_PV_INSERT_TAG\t\t0x10\n#define IAVF_AQ_VSI_CAS_PV_ETAG_PRUNE\t\t0x20\n#define IAVF_AQ_VSI_CAS_PV_ACCEPT_HOST_TAG\t0x40\n\tu8\tcas_pv_reserved;\n\t \n\t__le16\tmapping_flags;\n#define IAVF_AQ_VSI_QUE_MAP_CONTIG\t0x0\n#define IAVF_AQ_VSI_QUE_MAP_NONCONTIG\t0x1\n\t__le16\tqueue_mapping[16];\n#define IAVF_AQ_VSI_QUEUE_SHIFT\t\t0x0\n#define IAVF_AQ_VSI_QUEUE_MASK\t\t(0x7FF << IAVF_AQ_VSI_QUEUE_SHIFT)\n\t__le16\ttc_mapping[8];\n#define IAVF_AQ_VSI_TC_QUE_OFFSET_SHIFT\t0\n#define IAVF_AQ_VSI_TC_QUE_OFFSET_MASK\t(0x1FF << \\\n\t\t\t\t\t IAVF_AQ_VSI_TC_QUE_OFFSET_SHIFT)\n#define IAVF_AQ_VSI_TC_QUE_NUMBER_SHIFT\t9\n#define IAVF_AQ_VSI_TC_QUE_NUMBER_MASK\t(0x7 << \\\n\t\t\t\t\t IAVF_AQ_VSI_TC_QUE_NUMBER_SHIFT)\n\t \n\tu8\tqueueing_opt_flags;\n#define IAVF_AQ_VSI_QUE_OPT_MULTICAST_UDP_ENA\t0x04\n#define IAVF_AQ_VSI_QUE_OPT_UNICAST_UDP_ENA\t0x08\n#define IAVF_AQ_VSI_QUE_OPT_TCP_ENA\t0x10\n#define IAVF_AQ_VSI_QUE_OPT_FCOE_ENA\t0x20\n#define IAVF_AQ_VSI_QUE_OPT_RSS_LUT_PF\t0x00\n#define IAVF_AQ_VSI_QUE_OPT_RSS_LUT_VSI\t0x40\n\tu8\tqueueing_opt_reserved[3];\n\t \n\tu8\tup_enable_bits;\n\tu8\tsched_reserved;\n\t \n\t__le32\touter_up_table;  \n\tu8\tcmd_reserved[8];\n\t \n\t__le16\tqs_handle[8];\n#define IAVF_AQ_VSI_QS_HANDLE_INVALID\t0xFFFF\n\t__le16\tstat_counter_idx;\n\t__le16\tsched_id;\n\tu8\tresp_reserved[12];\n};\n\nIAVF_CHECK_STRUCT_LEN(128, iavf_aqc_vsi_properties_data);\n\n \nstruct iavf_aqc_get_veb_parameters_completion {\n\t__le16\tseid;\n\t__le16\tswitch_id;\n\t__le16\tveb_flags;  \n\t__le16\tstatistic_index;\n\t__le16\tvebs_used;\n\t__le16\tvebs_free;\n\tu8\treserved[4];\n};\n\nIAVF_CHECK_CMD_LENGTH(iavf_aqc_get_veb_parameters_completion);\n\n#define IAVF_LINK_SPEED_100MB_SHIFT\t0x1\n#define IAVF_LINK_SPEED_1000MB_SHIFT\t0x2\n#define IAVF_LINK_SPEED_10GB_SHIFT\t0x3\n#define IAVF_LINK_SPEED_40GB_SHIFT\t0x4\n#define IAVF_LINK_SPEED_20GB_SHIFT\t0x5\n#define IAVF_LINK_SPEED_25GB_SHIFT\t0x6\n\nenum iavf_aq_link_speed {\n\tIAVF_LINK_SPEED_UNKNOWN\t= 0,\n\tIAVF_LINK_SPEED_100MB\t= BIT(IAVF_LINK_SPEED_100MB_SHIFT),\n\tIAVF_LINK_SPEED_1GB\t= BIT(IAVF_LINK_SPEED_1000MB_SHIFT),\n\tIAVF_LINK_SPEED_10GB\t= BIT(IAVF_LINK_SPEED_10GB_SHIFT),\n\tIAVF_LINK_SPEED_40GB\t= BIT(IAVF_LINK_SPEED_40GB_SHIFT),\n\tIAVF_LINK_SPEED_20GB\t= BIT(IAVF_LINK_SPEED_20GB_SHIFT),\n\tIAVF_LINK_SPEED_25GB\t= BIT(IAVF_LINK_SPEED_25GB_SHIFT),\n};\n\n \nstruct iavf_aqc_pf_vf_message {\n\t__le32\tid;\n\tu8\treserved[4];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nIAVF_CHECK_CMD_LENGTH(iavf_aqc_pf_vf_message);\n\nstruct iavf_aqc_get_set_rss_key {\n#define IAVF_AQC_SET_RSS_KEY_VSI_VALID\t\tBIT(15)\n#define IAVF_AQC_SET_RSS_KEY_VSI_ID_SHIFT\t0\n#define IAVF_AQC_SET_RSS_KEY_VSI_ID_MASK\t(0x3FF << \\\n\t\t\t\t\tIAVF_AQC_SET_RSS_KEY_VSI_ID_SHIFT)\n\t__le16\tvsi_id;\n\tu8\treserved[6];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nIAVF_CHECK_CMD_LENGTH(iavf_aqc_get_set_rss_key);\n\nstruct iavf_aqc_get_set_rss_key_data {\n\tu8 standard_rss_key[0x28];\n\tu8 extended_hash_key[0xc];\n};\n\nIAVF_CHECK_STRUCT_LEN(0x34, iavf_aqc_get_set_rss_key_data);\n\nstruct  iavf_aqc_get_set_rss_lut {\n#define IAVF_AQC_SET_RSS_LUT_VSI_VALID\t\tBIT(15)\n#define IAVF_AQC_SET_RSS_LUT_VSI_ID_SHIFT\t0\n#define IAVF_AQC_SET_RSS_LUT_VSI_ID_MASK\t(0x3FF << \\\n\t\t\t\t\tIAVF_AQC_SET_RSS_LUT_VSI_ID_SHIFT)\n\t__le16\tvsi_id;\n#define IAVF_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT\t0\n#define IAVF_AQC_SET_RSS_LUT_TABLE_TYPE_MASK \\\n\t\t\t\tBIT(IAVF_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT)\n\n#define IAVF_AQC_SET_RSS_LUT_TABLE_TYPE_VSI\t0\n#define IAVF_AQC_SET_RSS_LUT_TABLE_TYPE_PF\t1\n\t__le16\tflags;\n\tu8\treserved[4];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nIAVF_CHECK_CMD_LENGTH(iavf_aqc_get_set_rss_lut);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}