-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Thu Jan  2 21:38:30 2020
-- Host        : LAPTOP-UIMKI226 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Raymond-Ziyue/Desktop/JOJO/Rom/ROM_Gameover/ip/ROM_Gameover_blk_mem_gen_0_0/ROM_Gameover_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : ROM_Gameover_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tffg676-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_bindec : entity is "bindec";
end ROM_Gameover_blk_mem_gen_0_0_bindec;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\ENOUT__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(1)
    );
\ENOUT__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(2),
      O => ena_array(2)
    );
\ENOUT__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      O => ena_array(3)
    );
\ENOUT__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(4)
    );
\ENOUT__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_mux;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_mux is
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[10]\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(7),
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(7),
      I1 => \douta[10]_3\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(7),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[11]\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_0\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_1\(0),
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_2\(0),
      I1 => \douta[11]_3\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_4\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_5\(0),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[10]\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(0),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(0),
      I1 => \douta[10]_3\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(0),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[10]\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(1),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(1),
      I1 => \douta[10]_3\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(1),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[10]\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(2),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(2),
      I1 => \douta[10]_3\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(2),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[10]\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(3),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(3),
      I1 => \douta[10]_3\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(3),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[10]\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(4),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(4),
      I1 => \douta[10]_3\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(4),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[10]\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(5),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(5),
      I1 => \douta[10]_3\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(5),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[10]\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(6),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_2\(6),
      I1 => \douta[10]_3\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_4\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_5\(6),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000001FFFF87FFFF3FC7FFE003E8007FFFF3FFC1FFE00FFF003EFF00000000",
      INIT_0B => X"0000000FFFFFC7FFFF3FE3FFE01FFE007FFFF3FF80FFE03FFE003FFFC0000000",
      INIT_0C => X"0000001FFFFFCFFFFF3FE3FFE03FFE00FFFFF3FFC1FFE01FFE003FFFC0000000",
      INIT_0D => X"0000001FFFFFCFFFFD3FA7FFE0FFFF00FFFFD3FFE1FFC01FFF007FFFF0000000",
      INIT_0E => X"0000007FFBFF07EFFC0F01FFC0FF7FC07EFFC0FFC3FF801FFE007FDFF8000000",
      INIT_0F => X"0000007FE3FF0F8FFC1F83FF01FE3FC0F8FFC0FFE1FFC03FFC003F0FF8000000",
      INIT_10 => X"0000007FE3FF0FCFFC1F83FF81FF1FE0FCFFC0FFE3FF803FFC007E07FC000000",
      INIT_11 => X"0000007FE3FF0F8FFC0FC3FF81FF1FF0F8FFC0FFE7FF803FFE007E07FC000000",
      INIT_12 => X"000000FFE3FF0F8FFC0FC7FF03FF1FE0F8FFC0FFE7FF803FFE00FE07FE000000",
      INIT_13 => X"000000FFE3FF1F8FFC0F87FF07FF1FF1F8FFC0FFF3FF807FFE007C07FE000000",
      INIT_14 => X"000000FFE3FF000FFC0FC3FE07FF1FF000FFC0FFFFFF803FFF007807FE000000",
      INIT_15 => X"000000FFE3FF000FFC0FC3FE0FFF1FF800FFC0FFFFFF803FFF00F807FE000000",
      INIT_16 => X"000000FFE3FF000FFC07C3FF0FFF1FF800FFC0FFFFFF807FFF00F807FF000000",
      INIT_17 => X"000000FFE3FF07CFFC07E7FE0FFF1FFC7CFFC0FFFFFF807FFF000007FF000000",
      INIT_18 => X"0000007FE3FF07CFFC07C7FE0FFF1FF87CFFC0FFFFFF807FFF000007FF000000",
      INIT_19 => X"000000FFE3FF07CFFC07EFFC07FF1FFC7CFFC0FFFFFF80FFFF000007FF000000",
      INIT_1A => X"0000007FF3FF07EFFC07E7FC0FFF1FF87EFFC0FFFFFF80FFCF83FFFFFF800000",
      INIT_1B => X"0000003FF3FF07FFFC03EFFE0FFF1FFC7FFFC0FFFFFF807FFF03FFF7FF000000",
      INIT_1C => X"0000001FFBFF07FFFC03FFFC0FFF1FFC7FFFC0FFFFFF80FFFF03FFF7FF800000",
      INIT_1D => X"0000001FFFFF07FFFC01EFFC0FFF1FFC7FFFC0FFFFFF807FFF01FFFFFF800000",
      INIT_1E => X"0000000FFFFF07FFFC03FFF80FFF1FFC7FFFC0FFFFFF80FFDF81FFC7FF800000",
      INIT_1F => X"00000003FFFF07CFFC03FFFC0FFF1FFC7CFFC0FFFFF781FF9F80FFE7FF800000",
      INIT_20 => X"0000001FFFFF07CFFC01FFFC0FFF1FFC7CFFC0FFFFE781FFCF80FFE7FF800000",
      INIT_21 => X"0000003FFBFF078FFC01FFF80FFF1FFC78FFC0FFDFF781FFCFC0FFE7FF800000",
      INIT_22 => X"0000007FE3FF078FFC00FFF80FFF1FFC78FFC0FFCFE781FFCFC0FFE7FF800000",
      INIT_23 => X"0000003FE3FF000FFC01FFF80FFF1FF800FFC0FFDFC781FFCFC0FFE7FF800000",
      INIT_24 => X"000000FFE3FF000FFC01FFF807FF1FF800FFC0FFCFE781FFCFC0FFE7FF800000",
      INIT_25 => X"0000007FE3FF000FFC00FFF80FFF1FF800FFC0FFCFE781FF8FC0FFE7FF000000",
      INIT_26 => X"000000FFE3FF000FFC00FFF00FFF1FF800FFC0FFC7C783FFFFC0FFE7FE000000",
      INIT_27 => X"000000FFE3FF000FFC007FF007FF1FF000FFC0FFCF8781FFFFE0FFE7FF000000",
      INIT_28 => X"000000FFE3FF0F0FFC00FFF007FF1FF8F0FFC0FFC78783FFFFC0FFE7FF000000",
      INIT_29 => X"000000FFE3FF1F8FFC00FFF003FF1FF1F8FFC0FFC00781FFFFC0FFE7FE000000",
      INIT_2A => X"000000FFE3FF1F8FFC007FF001FF1FF1F8FFC0FFC00783FF07C0FFE7FC000000",
      INIT_2B => X"000000FFE3FF1FCFFC007FE001FF3FE1FCFFC0FFC00783FF87E0FFE7F8000000",
      INIT_2C => X"000000FFE3FF8FCFFC003FE001FE3FE0FCFFC0FFE00783FF87E0FFE7F8000000",
      INIT_2D => X"000000FFE3FF8FCFFE007FC001FF7F80FCFFE3FFE00F87FF03F0FFEFF0000000",
      INIT_2E => X"000001FFEFFFCFFFFF807FE000FFFFC0FFFFFBFFF03FEFFFCFF8FFFFE0000000",
      INIT_2F => X"000001FFCFFFC7FFFF003FC0007FFF807FFFF3FFF03FE7FFCFF8FFFFF0000000",
      INIT_30 => X"000001FFCFFFCFFFFF003FC0000FFE00FFFFF3FFF03FE7FFCFF0FDFFC0000000",
      INIT_31 => X"000000FF87FF8FFFFF801FC00003F800FFFFFBFFF03FE7FF9FF8F07F80000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000007DC0000000000000000000037800000000000000000000000000000",
      INIT_40 => X"0000000007BE000000000000000000003DE00000000000000000000000000000",
      INIT_41 => X"0000000007FE000000000000000000000E700000000000000000000000000000",
      INIT_42 => X"000000000FE8000000000000000000003FE00000000000000000000000000000",
      INIT_43 => X"000000000770000000000000000000003FF00000000000000000000000000000",
      INIT_44 => X"0000000003FC000000010000001FFFFF3FE00000000000000000000000000000",
      INIT_45 => X"0000000001DE000000018000001FFDFF98C00000000000000000000000000000",
      INIT_46 => X"00000000000000000001C000001F03F000000000000000000000000000000000",
      INIT_47 => X"000000000000000000018000001CE1E000000000000000000000000000000000",
      INIT_48 => X"00000000000000000001C0000018C1E000000000000000000000000000000000",
      INIT_49 => X"00000000000000000001E000001CC1E000000000000000000000000000000000",
      INIT_4A => X"00000000000000000001F8000010E1E000000000000000000000000000000000",
      INIT_4B => X"0000000000007BC0F80FFC2FFE10E1E0000003FE1FF07C03DE03EFC000000000",
      INIT_4C => X"000000000000DFF3F61DFC7FFF18F1E0000003FF1FF9FB06FF877FC000000000",
      INIT_4D => X"000000000001EFF98781E078FB80FFE0000003871C38C3CF7FCF1F6000000000",
      INIT_4E => X"000000000001CF87C781E0787C00F5E000000303181BE3CE7C1E1F0000000000",
      INIT_4F => X"000000000001CF838381E0787C30F1E0000003071839C1CE7C1E0F0000000000",
      INIT_50 => X"000000000000C78781C1E0783C20E1E00000027F93FFC0E63C1E1F0000000000",
      INIT_51 => X"0000000000000383FFC1E0783C30C1E0000003FE1FF1FFE01C1E0F0000000000",
      INIT_52 => X"0000000000000387FFD9E0787C30E1E0000003FE1FF3FFE01C1E0F0000000000",
      INIT_53 => X"000000000000038403D9E0787C38E1E000000FFE7FF201E01C3E1F0000000000",
      INIT_54 => X"000000000000038203D1E0787C30C1E0000007C63E3101E01C1E1F0000000000",
      INIT_55 => X"00000000000003820799E0787C3801E0000007823C1103C01C1E0F0000000000",
      INIT_56 => X"00000000000003838399E0787C3C01E000000F0E7871C1C01C1E1F0000000000",
      INIT_57 => X"0000000000000783CF19C07C3C3F81F00000070E3871E7803C0F3F0000000000",
      INIT_58 => X"0000000000003FF1FF0FC3FFFF3FFFFF000005FA2FD0FF81FF83EF0000000000",
      INIT_59 => X"0000000000003FF8780783FFFFFFFFFF800001F90FC83C01FFC1EF0000000000",
      INIT_5A => X"00000000000000000000000000000000000000000000000000000F0000000000",
      INIT_5B => X"00000000000000000000000000000000000000000000000000000F0000000000",
      INIT_5C => X"00000000000000000000000000000000000000000000000000000F0000000000",
      INIT_5D => X"00000000000000000000000000000000000000000000000000000F0000000000",
      INIT_5E => X"00000000000000000000000000000000000000000000000000001E0000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000FFC000000000",
      INIT_60 => X"00000000000000000000000000000000000000000000000000007FE000000000",
      INIT_61 => X"00000000000000000000000000E0100000000000000000000080000000000000",
      INIT_62 => X"00000000000000000000000000E01800000000000000000000C0000000000000",
      INIT_63 => X"00000000000000000000000000E01C00000000000000000000E0000000000000",
      INIT_64 => X"00000000000000000000000001C01800000000000000000000C0000000000000",
      INIT_65 => X"00000000000000000000000000C01C00000000000000000000E0000000000000",
      INIT_66 => X"00000000000000000000000000001E00000000000000000000F0000000000000",
      INIT_67 => X"00000000000000000000000000001F80000000000000000000FC000000000000",
      INIT_68 => X"0000000000001F007F3F0BFF80F8FFC2FFE07F80F80000FF07FE000000000000",
      INIT_69 => X"0000000000007EC07BBF1FFFC0FFDFC7FFF07FC3EF0000FF8EFE000000000000",
      INIT_6A => X"00000000000030F070381E3EE0FC1E078FB9E0E3038003C1C0F0000000000000",
      INIT_6B => X"000000000000F8F070381E1F00E01E0787C1E0F383C003C1E0F0000000000000",
      INIT_6C => X"000000000000707070381E1F00E01E0787C3C0F3C3C00781E0F0000000000000",
      INIT_6D => X"000000000000F03870381E0F00E01E0783C1807181C00300E0F0000000000000",
      INIT_6E => X"0000000000007FF870381E0F00E01E0783C3C0F183C00781E0F0000000000000",
      INIT_6F => X"000000000000FFF870381E1F00E19E0787C3C0F003C00781ECF0000000000000",
      INIT_70 => X"000000000000807870381E1F00E19E0787C380F703C00701ECF0000000000000",
      INIT_71 => X"000000000000407878381E1F00E11E0787C1C0F703C00381E8F0000000000000",
      INIT_72 => X"00000000000040F07C381E1F00E19E0787C1E0F7078003C1ECF0000000000000",
      INIT_73 => X"000000000000707078781E1F00E19E0787C1E1C3838003C38CF0000000000000",
      INIT_74 => X"00000000000079E3FEF81F0F01E19C07C3C073E38F0000E7CCE0000000000000",
      INIT_75 => X"0000000000003FE3F3F0FFFFCFFEFC3FFFF03F80FF00007F07E0000000000000",
      INIT_76 => X"0000000000000F001BC0FFFFEFFC783FFFF81E007800003C03C0000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000002FFFFC7FFFFBFE3FFC007F0007FFFFFFF81FFE00FFE001C7C00000000",
      INIT_0B => X"00000003FFFFC7FFFFBFE7FFC02FFF007FFFFBFF81FFE01FFF001FFFC0000000",
      INIT_0C => X"0000001FFFFFC7FFFFBFE7FFC03FFF007FFFFBFFE0FFE01FFF007FFFE0000000",
      INIT_0D => X"0000001FFFFFEFFFFD7FE3FFE0FFFFC0FFFFD1FFE3FFE03FFE003FFFE0000000",
      INIT_0E => X"0000003FFBFF8FDFFE3FC3FF80FFBF80FDFFE0FFE3FF801FFD003FDFF8000000",
      INIT_0F => X"0000003FE3FF07DFFE0F03FF80FE7FC07DFFE1FFC3FFC01FFE007F8FF8000000",
      INIT_10 => X"000000FFF3FF0F9FFE0FC1FF81FE3FF0F9FFE0FFF3FFC03FFC003F0FFC000000",
      INIT_11 => X"000000FFE3FF0F9FFE1F83FF03FE3FE0F9FFE0FFE3FFC03FFC007F0FFC000000",
      INIT_12 => X"0000007FE3FF1F1FFE0783FF07FE3FF1F1FFE0FFE3FFC07FFE007C07FE000000",
      INIT_13 => X"000000FFE3FF0F1FFE0F87FE07FE3FF8F1FFE0FFF3FFC03FFE007E07FF000000",
      INIT_14 => X"000000FFE3FF001FFE0787FF07FE3FF801FFE0FFF7FFC07FFF00FC07FE000000",
      INIT_15 => X"000000FFE3FF001FFE07E3FE07FE3FF001FFE0FFFFFFC03FFE00F807FE000000",
      INIT_16 => X"000000FFE3FF001FFE0FE7FE07FE3FFC01FFE0FFFFFFC03FFF007007FF000000",
      INIT_17 => X"000000FFE3FF039FFE03CFFE0FFE3FF839FFE0FFFFFFC07FFE000007FF800000",
      INIT_18 => X"000000FFE3FF079FFE07CFFC07FE3FF879FFE0FFFFFFC07FFF000007FF800000",
      INIT_19 => X"000000FFF3FF07DFFE03C7FE0FFE3FF87DFFE0FFFFFFC0FFDF800007FF000000",
      INIT_1A => X"000000FFE3FF07FFFE03FFFC0FFE3FFC7FFFE0FFFFFFC07FFF01FFFFFF000000",
      INIT_1B => X"0000003FE3FF07FFFE07F7FC0FFE3FFC7FFFE0FFFFFFC0FFCF03FFF7FF800000",
      INIT_1C => X"0000007FF3FF07FFFE01EFFC0FFE3FFC7FFFE0FFFFFFC07FFF83FFF7FF800000",
      INIT_1D => X"0000002FFFFF07FFFE03FFF80FFE3FFC7FFFE0FFFFFFC0FFCF01FFF7FF800000",
      INIT_1E => X"00000007FFFF07FFFE01FFFC0FFE3FFC7FFFE0FFDFFFC1FFFF01FFF7FF800000",
      INIT_1F => X"00000007FFFF07FFFE01FFF80FFE3FFC7FFFE0FFDFEFC0FFCF80FFE7FF800000",
      INIT_20 => X"0000002FFFFF07DFFE01FFF81FFE3FFC7DFFE0FFDFFFC1FF9F80FFE7FF800000",
      INIT_21 => X"0000001FE3FF079FFE00FFF80FFE3FFC79FFE0FFCFFFC0FFCFC0FFE7FF000000",
      INIT_22 => X"0000003FF3FF039FFE01FFF00FFE3FF839FFE0FFDFFFC1FF8780FFE7FF000000",
      INIT_23 => X"0000007FE3FF001FFE00FFF807FE3FF801FFE0FFDFCFC0FFCFC0FFE7FF800000",
      INIT_24 => X"0000007FE3FF001FFE00FFF007FE3FFC01FFE0FFDFCFC1FF8780FFE7FF000000",
      INIT_25 => X"0000007FE3FF001FFE00FFF007FE3FFC01FFE0FFC7CFC3FFCFC0FFE7FF000000",
      INIT_26 => X"0000007FE3FF001FFE007FF807FE3FF001FFE0FFCFCFC1FFFFE0FFE7FE000000",
      INIT_27 => X"0000007FE3FF001FFE00FFE007FE3FF801FFE0FFC78FC1FFFFC0FFE7FE000000",
      INIT_28 => X"0000007FE3FF0E9FFE007FF007FE3FF8E9FFE0FFC78FC1FFFFC0FFE7FE000000",
      INIT_29 => X"0000007FE3FF0F1FFE007FE007FE3FF0F1FFE0FFC00FC1FFFFE0FFE7FC000000",
      INIT_2A => X"0000007FE3FF0F1FFE007FE003FE3FE0F1FFE0FFC00FC1FF87C0FFE7FC000000",
      INIT_2B => X"0000007FE3FF1F9FFE003FF001FE3FE1F9FFE0FFC00FC3FF83C0FFE7FC000000",
      INIT_2C => X"0000007FE3FF0FDFFE007FC000FE3FC0FDFFE1FFC00FC7FF07E0FFCFF8000000",
      INIT_2D => X"000000FFE3FF0FFFFC003FC000FF3FC0FFFFC0FFD01FC3FF87E0FFEFF0000000",
      INIT_2E => X"000000FFEFFFC7FFFF003FC0007FFF807FFFF3FFF01FCFFFD7F0FFFFF0000000",
      INIT_2F => X"000000FFC7FFCFFFFF003FE0003FFF00FFFFF3FFF01FCFFF9FF0FDFFE0000000",
      INIT_30 => X"000000FFC7FFC7FFFF001FE0003FFC007FFFF3FFF01FCFFF9FF8F9FF80000000",
      INIT_31 => X"000001FFCFFFC7FFFF803F800007F4007FFFFBFFF01FE7FF8FF078BF80000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"00000000039A0000000000000000000071E00000000000000000000000000000",
      INIT_40 => X"000000000FFE000000000000000000000CC00000000000000000000000000000",
      INIT_41 => X"000000000FFE0000000000000000000004600000000000000000000000000000",
      INIT_42 => X"000000000630000000000000000000005DE00000000000000000000000000000",
      INIT_43 => X"000000000730000000000000000000007FF00000000000000000000000000000",
      INIT_44 => X"0000000007DC000000018000003FFFFF3FF00000000000000000000000000000",
      INIT_45 => X"000000000240000000018000003F83F824000000000000000000000000000000",
      INIT_46 => X"000000000000000000018000003E01F000000000000000000000000000000000",
      INIT_47 => X"00000000000000000001C000003CC1F000000000000000000000000000000000",
      INIT_48 => X"00000000000000000001C0000038C1F000000000000000000000000000000000",
      INIT_49 => X"00000000000000000001D0000038E1F000000000000000000000000000000000",
      INIT_4A => X"00000000000000000001F0000038C1F000000000000000000000000000000000",
      INIT_4B => X"00000000000066017A1FFC0FB030E1F00000023A11D0BD033005DE0000000000",
      INIT_4C => X"000000000000FFF1CF03E43DFF08E1F0000003C61E30E787FF87AFE000000000",
      INIT_4D => X"000000000001CF83C301E038FC00FFF0000003831C19E18E7C1F1F8000000000",
      INIT_4E => X"000000000001EF878781E0787800FBF0000003871C3BC3CF7C0C3E0000000000",
      INIT_4F => X"000000000000C783C7C1E078F820E1F00000038F1C79E3E63C3E1E0000000000",
      INIT_50 => X"00000000000027838381E0783820F1F00000049FA4FDC1C13C3C1E0000000000",
      INIT_51 => X"0000000000000787FFC1E0787820C1F0000001FF0FFBFFE03C1C0E0000000000",
      INIT_52 => X"000000000000078003D9E0783838C1F0000003FC1FE001E03C1C0E0000000000",
      INIT_53 => X"000000000000078603D9E0783830E1F0000007FB3FDB01E03C3C0E0000000000",
      INIT_54 => X"00000000000007870791E0783838A1F0000007873C3B83C03C3E1E0000000000",
      INIT_55 => X"000000000000078207D1E078383C01F000000703381903E03C0C1E0000000000",
      INIT_56 => X"000000000000078703D9E078383E01F000000F07783B81E03C0F3E0000000000",
      INIT_57 => X"0000000000000FC3AF9BC0783C3E43F000000F8F7C79D7C07E065E0000000000",
      INIT_58 => X"0000000000003FF0FC1FC3FFFF3FFFFF000003F91FC87E01FF83EE0000000000",
      INIT_59 => X"00000000000000000408020000000000000001000800020000003E0000000000",
      INIT_5A => X"00000000000000000000000000000000000000000000000000001E0000000000",
      INIT_5B => X"00000000000000000000000000000000000000000000000000001E0000000000",
      INIT_5C => X"00000000000000000000000000000000000000000000000000001E0000000000",
      INIT_5D => X"00000000000000000000000000000000000000000000000000001E0000000000",
      INIT_5E => X"00000000000000000000000000000000000000000000000000000F8000000000",
      INIT_5F => X"00000000000000000000000000000000000000000000000000007FE000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000800000000000",
      INIT_61 => X"00000000000000000000000000C01800000000000000000000C0000000000000",
      INIT_62 => X"00000000000000000000000001F01800000000000000000000C0000000000000",
      INIT_63 => X"00000000000000000000000001E01800000000000000000000C0000000000000",
      INIT_64 => X"00000000000000000000000000E01C00000000000000000000E0000000000000",
      INIT_65 => X"00000000000000000000000001001C00000000000000000000E0000000000000",
      INIT_66 => X"00000000000000000000000000001D00000000000000000000E8000000000000",
      INIT_67 => X"00000000000000000000000000001F00000000000000000000F8000000000000",
      INIT_68 => X"0000000000002F407F7F03EC0181FFC0FB003F017A00007E0FFE000000000000",
      INIT_69 => X"00000000000039E07C7C0F7FC1FC3E43DFF0F3819E0001E701F2000000000000",
      INIT_6A => X"000000000000786078780E3F01E21E038FC0D3C1870001A780F0000000000000",
      INIT_6B => X"000000000000F0F078781E1E01F01E078781E0E3838003C1C0F0000000000000",
      INIT_6C => X"00000000000078F878781E3E01F01E078F83E1F387C007C3E0F0000000000000",
      INIT_6D => X"000000000000707078781E0E01F01E078383C0F383C00781E0F0000000000000",
      INIT_6E => X"000000000000FFF878781E1E01F01E078783807041E00700E0F0000000000000",
      INIT_6F => X"000000000000007878781E0E01F19E078383807001C00700ECF0000000000000",
      INIT_70 => X"000000000000C07878781E0E01F19E078383C07201E00780ECF0000000000000",
      INIT_71 => X"000000000000E0F07C781E0E01F11E078381C0E303C00381C8F0000000000000",
      INIT_72 => X"00000000000040F878781E0E01F11E078381C0E703C00381C8F0000000000000",
      INIT_73 => X"000000000000E0787E7C1E0E01F19E078380E0F7838001C1ECF0000000000000",
      INIT_74 => X"00000000000075F3FC701E0F03E1BC0783C0F1C1EF8001E38DE0000000000000",
      INIT_75 => X"0000000000001F80FBE0FFFFCFFDFC3FFFF0BF00FC00017E0FE0000000000000",
      INIT_76 => X"0000000000000080200080001002802000002000040000400400000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000002FFFFC3FFFFFFC7FFC003F4003FFFFBFF81FFE01FFF001D7E00000000",
      INIT_0B => X"0000000FFFFFE7FFFFFFC7FFC03FFC007FFFFFFFC0FFE03FFF003FFFC0000000",
      INIT_0C => X"0000001FFFFFEFFFFFFFC7FFC03FFF80FFFFFFFFC1FFE01FFF003FFFC0000000",
      INIT_0D => X"0000001FFFFFCFFFFF3FE3FFE0FFFF80FFFFF3FFE1FFE01FFF007FFFE0000000",
      INIT_0E => X"0000007FFBFF07DFFE1F81FFC1FFFFC07DFFE0FFC3FFC03FFE003F8FF8000000",
      INIT_0F => X"0000007FE3FF8FDFFE0F81FF01FF3FC0FDFFE0FFE1FFC03FFC003F07FC000000",
      INIT_10 => X"000000FFE3FF8F9FFE1F83FF81FE3FE0F9FFE0FFE3FFC03FFE007F0FF8000000",
      INIT_11 => X"0000007FE3FF9FDFFE0FC3FF83FE3FE1FDFFE0FFE7FFC07FFE007F07FE000000",
      INIT_12 => X"000000FFE3FF9F9FFE0F87FF07FE3FF1F9FFE0FFF3FFC07FFE00FE07FC000000",
      INIT_13 => X"000000FFE3FF9F9FFE07C7FF03FE3FF9F9FFE0FFF7FFC03FFF007E07FE000000",
      INIT_14 => X"000001FFE3FF801FFE07C3FE07FE3FF001FFE0FFFFFFC03FFF007C07FE000000",
      INIT_15 => X"000001FFE3FF801FFE0FC7FE0FFE3FF801FFE0FFF7FFC07FFE007807FF000000",
      INIT_16 => X"000001FFE3FF801FFE07E7FF07FE3FF801FFE0FFFFFFC07FFE007807FF000000",
      INIT_17 => X"000000FFE3FF879FFE07C7FE07FE3FFC79FFE0FFFFFFC07FFF000007FF000000",
      INIT_18 => X"000000FFE3FF87DFFE03EFFE0FFE3FF87DFFE0FFFFFFC0FFFF000007FF800000",
      INIT_19 => X"0000007FE3FF87DFFE03E7FC0FFE3FF87DFFE0FFFFFFC0FFFF000007FF000000",
      INIT_1A => X"000000FFF3FF87FFFE07E7FC0FFE3FF87FFFE0FFFFFFC07FDF83FFFFFF000000",
      INIT_1B => X"0000007FE3FF87FFFE03FFFE0FFE3FF87FFFE0FFFFFFC07FDF03FFF7FF000000",
      INIT_1C => X"0000003FFBFF87FFFE03EFFC1FFE3FF87FFFE0FFFFFFC0FFEF03FFF7FF000000",
      INIT_1D => X"0000001FFFFF87FFFE01FFFC1FFE3FF87FFFE0FFFFFFC0FFEF83FFFFFF000000",
      INIT_1E => X"00000007FFFF87FFFE01FFF81FFE3FF87FFFE0FFFFFFC0FFDF81FFE7FF000000",
      INIT_1F => X"00000007FFFF87FFFE03FFF81FFE3FF87FFFE0FFDFFFC1FFDF80FFC7FF000000",
      INIT_20 => X"0000001FFFFF87DFFE01FFFC0FFE3FF87DFFE0FFFFEFC1FFCFC0FFC7FF000000",
      INIT_21 => X"0000003FFBFF87DFFE01FFF80FFE3FF87DFFE0FFFFFFC0FF8FC0FFC7FF000000",
      INIT_22 => X"0000003FF3FF879FFE00FFF80FFE3FF879FFE0FFEFEFC0FF8F80FFC7FF000000",
      INIT_23 => X"0000007FE3FF801FFE00FFF00FFE3FF801FFE0FFFFEFC1FFC780FFC7FF800000",
      INIT_24 => X"000000FFE3FF801FFE01FFF00FFE3FFC01FFE0FFEFCFC1FFC7C0FFC7FF800000",
      INIT_25 => X"0000007FE3FF801FFE00FFF807FE3FF801FFE0FFEFEFC1FF8FC0FFC7FF000000",
      INIT_26 => X"0000007FE3FF801FFE00FFF00FFE3FF801FFE0FFE7CFC3FFFFC0FFC7FF000000",
      INIT_27 => X"0000007FE3FF801FFE007FF007FE3FF001FFE0FFEFCFC1FFFFE0FFC7FE000000",
      INIT_28 => X"0000007FE3FF8F1FFE007FE003FE3FF8F1FFE0FFE78FC1FFFFC0FFC7FF000000",
      INIT_29 => X"0000007FE3FF8F1FFE00FFE007FE3FF0F1FFE0FFE00FC3FFFFC0FFC7FE000000",
      INIT_2A => X"0000007FE3FF8F9FFE007FF003FE3FE0F9FFE0FFE00FC3FF03E0FFC7FC000000",
      INIT_2B => X"0000007FE3FF9FDFFE007FE001FE3FF1FDFFE0FFE00FC3FF83E0FFC7FC000000",
      INIT_2C => X"0000007FE3FF9F9FFE003FE001FF7FC1F9FFE0FFE00FC7FF87E0FFE7F8000000",
      INIT_2D => X"0000007FE7FF8FFFFE003FE001FF7FC0FFFFE3FFF00F87FF83E0FFE7F8000000",
      INIT_2E => X"000000FFE7FFCFFFFF807FC0007FFFC0FFFFFBFFF01FC7FFCFF0FFFFF8000000",
      INIT_2F => X"000001FFEFFFC7FFFF003FE0003FFF807FFFF3FFF03FEFFFDFF8FFFFF0000000",
      INIT_30 => X"000001FFCFFFC7FFFF003FC0003FFF007FFFF3FFF03FEFFFDFF8F9FFE0000000",
      INIT_31 => X"000000FF87FFCFFFFF801FC00003F400FFFFFBFFF01FCFFFDFF8F83E80000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000003FC000000000000000000007D800000000000000000000000000000",
      INIT_40 => X"0000000007FE000000000000000000005CE00000000000000000000000000000",
      INIT_41 => X"000000000FFE000000000000000000000CF00000000000000000000000000000",
      INIT_42 => X"000000000E30000000000000000000003FE00000000000000000000000000000",
      INIT_43 => X"000000000670000000000000000000007FF00000000000000000000000000000",
      INIT_44 => X"00000000079C000000038000003FFFFF7DE00000000000000000000000000000",
      INIT_45 => X"000000000052000000038000003F83F8A4200000000000000000000000000000",
      INIT_46 => X"00000000000000000003C000003E03F000000000000000000000000000000000",
      INIT_47 => X"000000000000000000038000003C63F000000000000000000000000000000000",
      INIT_48 => X"00000000000000000003E000003C43F000000000000000000000000000000000",
      INIT_49 => X"00000000000000000003E000003C43F000000000000000000000000000000000",
      INIT_4A => X"00000000000000000003F000003863F000000000000000000000000000000000",
      INIT_4B => X"000000000001FF007E1FF83FB03873F00000067E33F03F0FF807DC4000000000",
      INIT_4C => X"000000000001FFF3EE01E47DBF2873F0000007EE3F71F70FFF877FE000000000",
      INIT_4D => X"000000000001EFCBC703E079FC807FF000000787BC3DE38F7E5F3F0000000000",
      INIT_4E => X"000000000001E7C787C3E07C780079F000000703381BC3EF3E1E1F0000000000",
      INIT_4F => X"000000000001EFC7C383E078782063F000000707383BE1CF7E1C0F0000000000",
      INIT_50 => X"00000000000107C7C3C3E078783063F0000000BF85FFE1E83E3C1F0000000000",
      INIT_51 => X"00000000000007C7FFC3E078383063F0000001FF0FFBFFE03E1C1F0000000000",
      INIT_52 => X"00000000000007C003F3E078383043F0000007FF3FF801E03E1C1F0000000000",
      INIT_53 => X"00000000000007C603F3E078383063F000000FF37F9B01E03E3C1F0000000000",
      INIT_54 => X"00000000000007C603FBE078383883F0000007A73D3B01E03E1C1F0000000000",
      INIT_55 => X"00000000000007C607BBE078383803F0000007873C3B03C03E1E0F0000000000",
      INIT_56 => X"00000000000007C787BBE078383C03F000000F0F787BC3C03E1E1F0000000000",
      INIT_57 => X"00000000000007C18799E07C783F01F00000070F3878C3C03E07BF0000000000",
      INIT_58 => X"0000000000003FF0FF0FE1FFFF3FFFFF000007FF3FF87F81FF83FF0000000000",
      INIT_59 => X"00000000000000080408020000C000008000010A0850020000403F0000000000",
      INIT_5A => X"00000000000000000000000000000000000000000000000000001F0000000000",
      INIT_5B => X"00000000000000000000000000000000000000000000000000001F0000000000",
      INIT_5C => X"00000000000000000000000000000000000000000000000000001F0000000000",
      INIT_5D => X"00000000000000000000000000000000000000000000000000001F0000000000",
      INIT_5E => X"00000000000000000000000000000000000000000000000000000F0000000000",
      INIT_5F => X"00000000000000000000000000000000000000000000000000007FE000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000800000000000",
      INIT_61 => X"00000000000000000000000000C03800000000000000000001C0000000000000",
      INIT_62 => X"00000000000000000000000001E03800000000000000000001C0000000000000",
      INIT_63 => X"00000000000000000000000001F03C00000000000000000001E0000000000000",
      INIT_64 => X"00000000000000000000000001E03800000000000000000001C0000000000000",
      INIT_65 => X"00000000000000000000000000203E00000000000000000001F0000000000000",
      INIT_66 => X"00000000000000000000000000003E00000000000000000001F0000000000000",
      INIT_67 => X"00000000000000000000000000003F00000000000000000001F8000000000000",
      INIT_68 => X"0000000000000FC0FF7F0FEC01C1FF83FB005E807E0000BD0FFC000000000000",
      INIT_69 => X"0000000000007DC0F8F81F6FC1FC1E47DBF07383CE0000E700F2000000000000",
      INIT_6A => X"00000000000078E0F87C1E7F21F23E079FC8E1C30F0001C381F0000000000000",
      INIT_6B => X"000000000000F0F8F87C1F1E01F03E07C783E0F383C007C1E1F0000000000000",
      INIT_6C => X"000000000000F870F87C1E1E01F03E078781C0E3C3800381C1F0000000000000",
      INIT_6D => X"000000000000F878F87C1E1E01F03E078783C0F3C3C00781E1F0000000000000",
      INIT_6E => X"000000000000FFF8F87C1E0E01F03E078383C0F203C00781E1F0000000000000",
      INIT_6F => X"0000000000000078F87C1E0E01F33E078383C0F003E00781F9F0000000000000",
      INIT_70 => X"000000000000C078F87C1E0E01F33E078383C0F303C00781F9F0000000000000",
      INIT_71 => X"000000000000C078F87C1E0E01F3BE078383C0F303C00781FDF0000000000000",
      INIT_72 => X"000000000000C0F0F87C1E0E01F3BE078381E1E6078003C3DDF0000000000000",
      INIT_73 => X"000000000000F0F07C781E0E01F3BE078381C0E387C00381DDF0000000000000",
      INIT_74 => X"00000000000030F3FF781F1E01E19E07C781E1E1878003C3CCF0000000000000",
      INIT_75 => X"0000000000001FE1FBF87FFFDFFCFE1FFFF07FC0FF0000FF87F0000000000000",
      INIT_76 => X"0000000000000080220080002002802000080100040000020400000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_04 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_05 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_12 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_13 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_14 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_15 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_16 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_20 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_22 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_23 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_24 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_25 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_26 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_28 => X"F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"E0E0E0E0E0E0E0E6ECF4FEFEFEFEFEFEFCEEE6E0E0E0E6EEE8E2E0E0E0E0E6EE",
      INIT_2A => X"E0E6EEFCFEFCEEE6E0E0E0E0E0E0E0E0E0E0E2E8F0FEFEFEFEF8EEE6E0E0E0E0",
      INIT_2B => X"EEE6E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E6E6E0E0E0E0E0E0E0E0E0E0",
      INIT_2C => X"E0E0E6EEFCFEFEFEFEFEFEFAEEE6E0E0E0E0E0E4EAF2FEFEFEFEFEFEFEFEFEFA",
      INIT_2D => X"E0E0E0E0E0E0E0E0E6E6E0E0E0E0E0E0E0E0E6EEECE6E0E0E0E0E0E0E0E0E0E0",
      INIT_2E => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E4EAF2EEE6E0E0E0E0E0E0E0E0E0E0",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCEEE6",
      INIT_30 => X"E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"E0E0E0E0E0E0E0E0E0E0E8FAFEFEFEF2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_32 => X"E0E0E0E0F2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E4F6FEECE0E0E0E0E0E0E0",
      INIT_33 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_34 => X"E0E0E0E0E0F2FEFEFEF4E2E0E0E0E0E0E0E0E0E0E0E0E0EAFAFEFEFEFEFEEEE0",
      INIT_35 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_36 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6E6E0E0E0",
      INIT_38 => X"E0E0E0E4F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"E0E0E0E0E0E0E0E0E0E0E0E8FEFEF2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_3A => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E4ECE0E0E0E0E0E0E0E0",
      INIT_3B => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_3C => X"E0E0E0E0E0E0F2F8E6E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0ECFEFEFEEEE0E0",
      INIT_3D => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_3E => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFAE8E0E0E0E0E0",
      INIT_40 => X"E0E0E0E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"E0E0E0E0E0E0E0E0E0E0E0E0F4FEE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_42 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_43 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_44 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E4F8FAE0E0E0",
      INIT_45 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_46 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF4E0E0E0E0E0E0E0",
      INIT_48 => X"E0E0E0E0E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"E0E0E0E0E0E0E0E0E0E0E0E0ECF4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_4A => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_4B => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_4C => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2F0E0E0E0",
      INIT_4D => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_4E => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF4E0E0E0E0E0E0E0E0",
      INIT_50 => X"E0E0E0E0E0E0E0F2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"FFFFFFFFFFFFFFFBE0E0E0E0E6ECE0E0E0E0F3FFFFFFF3E8F3FFFFFFFFFFFBF3",
      INIT_52 => X"FFF3E0E0E0E0E0EEFFFFFFFFFFFFFFFFFFFFFFE0E0E0E0E0E0E0E0F9FFFFFFFF",
      INIT_53 => X"E0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE4FFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFF3E0E0E0E0E0E0E0E0E0F1F5FFFFFFFFFFFDF3E8E0E0E0E0E0E0E4E0E0E0",
      INIT_55 => X"FFFFFFFFFFFFFFFFECE8FFFFFFFFFFFFFFFFF5E0E0FBFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0E0E0F7FFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF4E0E0E0E0E0E0E0ECF3",
      INIT_58 => X"FFEEE0E0E0E0E0E0F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"FFFFFFFFFFFFFFFDE0E0E0E0E4E4E0E0E0E0FBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFF9E0E0E0E0E0F5FFFFFFFFFFFFFFFFFFFFFFE0E0E0E0E0E0E0EAFFFFFFFFFF",
      INIT_5B => X"E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE8FFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFF3E0E0E0E0E0E0E0ECFBFFFFFFFFFFFFFFFFFFFFF7E4E0E0E0E0E0E0E0E0",
      INIT_5D => X"FFFFFFFFFFFFFFFFECE8FFFFFFFFFFFFFFFFF7E0E0FDFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8E0E0FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFAE0E0E0E0E0E0EAFBFFFF",
      INIT_60 => X"FFFFF5E0E0E0E0E0E2FCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"FFFFFFFFFFFFFFFDE0E0E0E0E4E0E0E0E0E4FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFE4E0E0E0E0FBFFFFFFFFFFFFFFFFFFFFFFE0E0E0E0E0E0E0F1FFFFFFFFFF",
      INIT_63 => X"EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE8FFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFF3E0E0E0E0E0E0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFDE8E0E0E0E0E0E0E0",
      INIT_65 => X"FFFFFFFFFFFFFFFFECE8FFFFFFFFFFFFFFFFF7E0E0FDFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8E0EAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE8E0E0E0E0E0EEFFFFFFFF",
      INIT_68 => X"FFFFFFF3E0E0E0E0E0EAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FFFFFFFFFFFFFFFBE0E0E0E0E6E0E0E0E0EAFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFEEE0E0E0E4FFFFFFFFFFFFFFFFFFFFFFFDE0E0E0E0E0E0E0F5FFFFFFFFFF",
      INIT_6B => X"EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EEE0E0FBFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFEEE0E0E0E0E0EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE4E0E0E0E0E0E0",
      INIT_6D => X"FFFFFFFFFFFFF9EEE0E4FFFFFFFFFFFFFFFDEEE0E0F3FFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4E0EEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6E0E0E0E0E0F1FFFFFFFFFF",
      INIT_70 => X"FFFFFFFFEEE0E0E0E0E0FAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FFFFFFFFFFFFFBE4E0E0E0E0ECE0E0E0E0F3FFFFFFFFFFFFFFF7E0F7FFFFFFFF",
      INIT_72 => X"FFFFF5E0E0E0EEFFFFFFFFFFFFFFFFFFFFF9E0E0E0E0E0E0E0E0F9FFFFFFFFFF",
      INIT_73 => X"F5FFFFFFFFFFF3ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0F1FFFFFFFFFFFFFFFF",
      INIT_74 => X"FFEAE0E0E0E0E0E8FFFFFFFFFFFFFFFFECFBFFFFFFFFFFFFFFFBE0E0E0E0E0E0",
      INIT_75 => X"FFFFFFFFFFFFECE0E0E0E4FDFFFFFFFFFDE4E0E0E0E0F5FFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFEEF1FFFFFFFFFFFFFFFFFFFFF5E0E0E0F5FFFFFFFFFFF3ECFFFFFFFF",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE6E0E0E0E0EAFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFE8E0E0E0E0EAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"FFFFFFFFFFFFF5E0E0E0E0E0ECE0E0E0E0F5FFFFFFFFFFFFF5E0E0E0F7FFFFFF",
      INIT_7A => X"FFFFFBE0E0E0F5FFFFFFFFFFFFFFFFFFFFEEE0E0E0E0E0E0E0E0FBFFFFFFFFFF",
      INIT_7B => X"FBFFFFFFFFFDE0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E4FFFFFFFFFFFFFFFF",
      INIT_7C => X"F5E0E0E0E0E0E0FBFFFFFFFFFFFFFFF9E0E4FFFFFFFFFFFFFFFFF1E0E0E0E0E0",
      INIT_7D => X"FFFFFFFFFFFFECE0E0E0E0F3FFFFFFFFFBE0E0E0E0E0F7FFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFF1E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0FBFFFFFFFFFDE0ECFFFFFFFF",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCE0E0E0E0E0FBFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFF7E0E0E0E0E0FAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FFFFFFFFFFFFF9E0E0E0E0E8E6E0E0E0E0FBFFFFFFFFFFFDE0E0E0E0ECFFFFFF",
      INIT_02 => X"FFFFFFE4E0E0FFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0E0FFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFF3E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_04 => X"EEE0E0E0E0E0F1FFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFE4E0E0E0E0",
      INIT_05 => X"FFFFFFFFFFFFECE0E0E0E0EAFFFFFFFFFFE4E0E0E0E0FBFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFE4E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0FFFFFFFFFFF3E0ECFFFFFFFF",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF4E0E0E0E0ECFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFE8E0E0E0E0ECFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"FFFFFFFFFFFFFBE0E0E0E0E6E0E0E0E0E0FFFFFFFFFFFFECE0E0E0E0E4FFFFFF",
      INIT_0A => X"FFFFFFF1E0EAFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0E8FFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFE8E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_0C => X"EAE0E0E0E0E0FDFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFF3E0E0E0E8",
      INIT_0D => X"FFFFFFFFFFFFECE0E0E0E0E4FFFFFFFFFFEAE0E0E0E0FFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E8FFFFFFFFFFE8E0ECFFFFFFFF",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEECE0E0E0E0F5FFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFF7E0E0E0E0E2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"FFFFFFFFFFFFFFE0E0E0E0E0E0E0E0E0EAFFFFFFFFFFFBE0E0E0E0E0E0FFFFFF",
      INIT_12 => X"FFFFFFF9E0F3FFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0ECFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFBE0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_14 => X"E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFDE0E0E0EC",
      INIT_15 => X"FFFFFFFFFFFFECE0E0E0E0E0FBFFFFFFFFF3E0E0E0EAFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0ECFFFFFFFFFBE0E0ECFFFFFFFF",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE6E0E0E0E0FBFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFE4E0E0E0E0F8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0F1FFFFFFFFFFECE0E0E0E0E0E0FFFFFF",
      INIT_1A => X"FFFFFFFFE0F9FFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0F3FFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFEAE0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_1C => X"E0E0E0E0E0F7FFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFECE0E0EA",
      INIT_1D => X"FFFFFFFFFFFFECE0E0E0E0E0F7FFFFFFFFF9E0E0E0EEFFFFFFFFFFFFFFFFFFFB",
      INIT_1E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0EAFFFFFFFFEAE0E0ECFFFFFFFF",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFF1E0E0E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"FFFFFFFFFFFFFFEEE0E0E0E0E0E0E0E0F5FFFFFFFFFDE0E0E0E0E0E0E0FFFFFF",
      INIT_22 => X"FFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0F5FFFFFFFFFFFF",
      INIT_23 => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_24 => X"E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFF5E0E0E0",
      INIT_25 => X"FFFFFFFFFFFFECE0E0E0E0E0F3FFFFFFFFFBE0E0E0F5FFFFFFFFFFFFFFFFFFF5",
      INIT_26 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFAE0E0E0E0E8FFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFF9E0E0E0E0E8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"FFFFFFFFFFFFFFF3E0E0E0E0E0E0E0E0F7FFFFFFFFF1E0E0E0E0E0E0E0FFFFFF",
      INIT_2A => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0F9FFFFFFFFFFFF",
      INIT_2B => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_2C => X"E0E0E0E0EAFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFBE0E0E0",
      INIT_2D => X"FFFFFFFFFFFFECE0E0E0E0E0EAFFFFFFFFFFE4E0E0F9FFFFFFFFFFFFFFFFFFF1",
      INIT_2E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFAE0E0E0E0E8FFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFE0E0E0E0E2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"FFFFFFFFFFFFFFF7E0E0E0E0E0E0E0E0F3FFFFFFFBE0E0E0E0E0E0E0E0FFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0FBFFFFFFFFFFFF",
      INIT_33 => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_34 => X"E0E0E0E0F3FFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFE4E0E0",
      INIT_35 => X"FFFFFFFFFFFFECE0E0E0E0E0E4FFFFFFFFFFECE0E0FDFFFFFFFFFFFFFFFFFFEA",
      INIT_36 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFAE0E0E0E0E8FFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFE4E0E0E0E0FCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"FFFFFFFFFFFFFFFBE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0FFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E0FFFFFFFFFFFFFF",
      INIT_3B => X"E0FBFFFFFFF3E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_3C => X"E0E0E0E0F7FFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFEAE0E0",
      INIT_3D => X"FFFFFFFFFFFFECE0E0E0E0E0E0FBFFFFFFFFF3E0E4FFFFFFFFFFFFFFFFFFFFE0",
      INIT_3E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FBFFFFFFF3E0ECFFFFFFFF",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFECE0E0E0E0F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0FFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0E8FFFFFFFFFFFFFF",
      INIT_43 => X"E0FFFFFFFFFBE0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_44 => X"E0E0E0E0FBFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF1E0E0",
      INIT_45 => X"FFFFFFFFFFFFECE0E0E0E0E0E0F7FFFFFFFFF9E0ECFFFFFFFFFFFFFFFFFFFBE0",
      INIT_46 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFBE0ECFFFFFFFF",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE4E0E0E0E0FDFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFF1E0E0E0E0F2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"FFFFFBFFFFFFFFFFE4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0FFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0EEFFFFFFFFFFFFFF",
      INIT_4B => X"E0FFFFFFFFFFE0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_4C => X"E0E0E0E0FDFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF3E0E0",
      INIT_4D => X"FFFFFFFFFFFFECE0E0E0E0E0E0F3FFFFFFFFFBE0F3FFFFFFFFFFFFFFFFFFF5E0",
      INIT_4E => X"FFFFFFE4E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFE0ECFFFFFFFF",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEAE0E0E0E0F7FFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFF3E0E0E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"FFFFF5FDFFFFFFFFEAE0E0E0E0E0FBFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_53 => X"E0FFFFFFFFFFEEECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_54 => X"E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF5E0E0",
      INIT_55 => X"FFFFFFFFFFFFECE0E0E0E0E0E0EAFFFFFFFFFFE4F5FFFFFFFFFFFFFFFFFFF1E0",
      INIT_56 => X"FFFFFFEAE0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFEEECFFFFFFFF",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF2E0E0E0E0ECFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFF5E0E0E0E0EEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"FFFFF3FBFFFFFFFFF1E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0F5FFFFFFFFFFFFFF",
      INIT_5B => X"E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_5C => X"E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF7E0E0",
      INIT_5D => X"FFFFFFFFFFFFECE0E0E0E0E0E0E4FFFFFFFFFFECFBFFFFFFFFFFFFFFFFFFEAE0",
      INIT_5E => X"FFFFFFF3E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFAE0E0E0E0E0F9FFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFF7E0E0E0E0ECFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"FFFFEEF7FFFFFFFFF5E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0FBFFFFFFFFFFFFFF",
      INIT_63 => X"E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_64 => X"E0E0E0E8FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF7E0E0",
      INIT_65 => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0FBFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFE0E0",
      INIT_66 => X"FFFFFFFFEAF1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE6E0E0E0E0E4FDFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFF7E0E0E0E0ECFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FFFFEAF3FFFFFFFFF9E0E0E0E0E0F9FFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E0FDFFFFFFFFFFFFFF",
      INIT_6B => X"E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_6C => X"E0E0E0E8FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF7E0E0",
      INIT_6D => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0F5FFFFFFFFFDFFFFFFFFFFFFFFFFFFFBE0E0",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF8E0E0E0E0E0E4FBFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFF7E0E0E0E0ECFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FFFFE4EEFFFFFFFFFBE0E0E0E0E0E0EEFFFFFFFFFFFFFFFFFFFFFDE4E0FFFFFF",
      INIT_72 => X"FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0E4FFFFFFFFFFFFFFFF",
      INIT_73 => X"E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_74 => X"E0E0E0E8FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF7E0E0",
      INIT_75 => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E0E0",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEECE0E0E0E0E0E0F3FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFF7E0E0E0E0ECFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"FFFDE0EAFFFFFFFFFFE0E0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_7A => X"FFFFF3FFFFFFFFFFFFFFFFFBFDFFFFFFFFECE0E0E0E0E0EAFFFFFFFFFFFFFFFF",
      INIT_7B => X"E0FFFFFFFFFFECECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_7C => X"E0E0E0E8FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF7E0E0",
      INIT_7D => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E0E0",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFECECFFFFFFFF",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF2E0E0E0E0E0E0F1FDFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFF7E0E0E0E0ECFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FFFBE0E4FFFFFFFFFFE8E0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_02 => X"FFFFEAFFFFFFFFFFFFFFFFF5FDFFFFFFFFECE0E0E0E0E0EEFFFFFFFFFFFFFFFF",
      INIT_03 => X"E0FFFFFFFFFFE0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_04 => X"E0E0E0E4FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF7E0E0",
      INIT_05 => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAE0E0",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFFFE0ECFFFFFFFF",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE0E0E0E0E0E4FBFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFF3E0E0E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"FFF7E0E0FFFFFFFFFFEEE0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_0A => X"FFFFE8FBFFFFFFFFFFFFFFEEFDFFFFFFFFECE0E0E0E0E0F3FFFFFFFFFFFFFFFF",
      INIT_0B => X"E0FFFFFFFFF9E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_0C => X"E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF7E0E0",
      INIT_0D => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0E0FBFFFFFFFFFFFFFFFFFFFFFFFFFFE0E0E0",
      INIT_0E => X"FFFFFFFBEAF1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FFFFFFFFF9E0ECFFFFFFFF",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF2E0E0E0E0E0FBFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFF3E0E0E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"FFF3E0E0FBFFFFFFFFF3E0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_12 => X"FFFFE8F5FFFFFFFFFFFFFFE4FDFFFFFFFFECE0E0E0E0E0F7FFFFFFFFFFFFFFFF",
      INIT_13 => X"E0FBFFFFFFF1E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_14 => X"E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF3E0E0",
      INIT_15 => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0E0F5FFFFFFFFFFFFFFFFFFFFFFFFFBE0E0E0",
      INIT_16 => X"FFFFFFECE0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0FBFFFFFFF1E0ECFFFFFFFF",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE8E0E0E0E0F3FFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFEEE0E0E0E0F4FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FFEEE0E0F7FFFFFFFFF7E0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_1A => X"FFFFE8EEFFFFFFFFFFFFF9E0FDFFFFFFFFECE0E0E0E0E0FBFFFFFFFFFFFFFFFF",
      INIT_1B => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_1C => X"E0E0E0E0FBFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFF1E0E0",
      INIT_1D => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0E0F3FFFFFFFFFFFFFFFFFFFFFFFFF7E0E0E0",
      INIT_1E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE0E0E0E0E0FDFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFEAE0E0E0E0F8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"FFEAE0E0F3FFFFFFFFFBE0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_22 => X"FFFFE8E4FFFFFFFFFFFFF3E0FDFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFFFF",
      INIT_23 => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_24 => X"E0E0E0E0F9FFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFECE0E0",
      INIT_25 => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0E0EAFFFFFFFFFFFFFFFFFFFFFFFFF3E0E0E0",
      INIT_26 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF8E0E0E0E0EAFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFE0E0E0E0E0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"FFE4E0E0EEFFFFFFFFFFE0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_2A => X"FFFFE8E0FBFFFFFFFFFFEAE0FDFFFFFFFFECE0E0E0E0E4FFFFFFFFFFFFFFFFFF",
      INIT_2B => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_2C => X"E0E0E0E0F3FFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFFE4E0E0",
      INIT_2D => X"FFFFFFFFFFFFECE0E0E0E0E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFFFEAE0E0E0",
      INIT_2E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF2E0E0E0E0F1FFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFF9E0E0E0E0E8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFE4E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_32 => X"FFFFE8E0F5FFFFFFFFFFE0E0FDFFFFFFFFECE0E0E0E0EAFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_34 => X"E0E0E0E0EAFFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFFBE0E0E0",
      INIT_35 => X"FFFFFFFFFFFFECE0E0E0E0E6E0E0E0E0FBFFFFFFFFFFFFFFFFFFFFFFE4E0E0E0",
      INIT_36 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFF3E0E0E0E0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFEAE0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_3A => X"FFFFE8E0EAFFFFFFFFF9E0E0FDFFFFFFFFECE0E0E0E0F1FFFFFFFFFFFFFFFFFF",
      INIT_3B => X"E0E0E0E0E0E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_3C => X"E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFF5E0E0E0",
      INIT_3D => X"FFFFFFFFFFFFECE0E0E0E0ECE0E0E0E0F5FFFFFFFFFFFFFFFFFFFFFBE0E0E0E0",
      INIT_3E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0E0E0E0E0E0E0E0E0ECFFFFFFFF",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFEAE0E0E0E0F8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFF1E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_42 => X"FFFFE8E0E0FFFFFFFFF1E0E0FDFFFFFFFFECE0E0E0E0F3FFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFBE4E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_44 => X"E8E0E0E0E0F7FFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFEEE0E0F1",
      INIT_45 => X"FFFFFFFFFFFFECE0E0E0E0F0E0E0E0E0F3FFFFFFFFFFFFFFFFFFFFF7E0E0E0E0",
      INIT_46 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0F1FFFFFFFBE4E0E0ECFFFFFFFF",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFBE0E0E0E0E0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFF5E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_4A => X"FFFFE8E0E0E0E0E0E0E0E0E0FDFFFFFFFFECE0E0E0E0F9FFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFF3E0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_4C => X"F0E0E0E0E0ECFFFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFFFE0E0E0F3",
      INIT_4D => X"FFFFFFFFFFFFECE0E0E0E0F6E0E0E0E0EAFFFFFFFFFFFFFFFFFFFFF3E0E0E0E0",
      INIT_4E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0F3FFFFFFFFF3E0E0ECFFFFFFFF",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFF1E0E0E0E0E8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"F5E0E0E0E0F7FFFFFFFFF9E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_52 => X"FFFFE8E0E0E0E0E0E0E0E0E0FDFFFFFFFFECE0E0E0E0FBFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFBE0E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_54 => X"F8E0E0E0E0E0FDFFFFFFFFFFFFFFFFF3E0E0FDFFFFFFFFFFFFFFFFF3E0E0E0F3",
      INIT_55 => X"FFFFFFFFFFFFECE0E0E0E0F4E0E0E0E0E0FFFFFFFFFFFFFFFFFFFFEAE0E0E0E0",
      INIT_56 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0F3FFFFFFFFFBE0E0ECFFFFFFFF",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFDE0E0E0E0E0F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"EEE0E0E0E0F3FFFFFFFFFBE0E0E0E0E0FFFFFFFFFFFFFFFFFFFFF7E0E0FFFFFF",
      INIT_5A => X"FFFFE8E0E0E0E0E0E0E0E0E0FDFFFFFFFFECE0E0E0E0FFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFEAE0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E0FFFFFFFFFFFFFFFF",
      INIT_5C => X"FCE6E0E0E0E0F1FFFFFFFFFFFFFFFFF3E0E0FFFFFFFFFFFFFFFFFFE8E0E0E0EE",
      INIT_5D => X"FFFFFFFFFFFFECE0E0E0E0E0E6E0E0E0E0FBFFFFFFFFFFFFFFFFFFE4E0E0E0E0",
      INIT_5E => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFE8E0E0EEFFFFFFFFFFEAE0ECFFFFFFFF",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFF1E0E0E0E0E2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"EAE0E0E0E0EEFFFFFFFFFFE0E0E0E0E0FFFFFFFFFFFFFFFFFFFFFBE0E4FFFFFF",
      INIT_62 => X"FFFFEAE0E0E0E0E0E0E0E0E0FDFFFFFFFFECE0E0E0ECFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFF7E0ECFFFFFFFFFFFFFFFFFFFFECE0E0E0E0E4FFFFFFFFFFFFFFFF",
      INIT_64 => X"FEF2E0E0E0E0E0FBFFFFFFFFFFFFFFF9E0E8FFFFFFFFFFFFFFFFF3E0E0E0E0E8",
      INIT_65 => X"FFFFFFFFFFFFECE0E0E0E0E0E8E0E0E0E0F5FFFFFFFFFFFFFFFFFBE0E0E0E0E4",
      INIT_66 => X"FFFFFFE0E0F1FFFFFFFFFFFFFFFFFFFFEAE0E0E8FFFFFFFFFFF7E0ECFFFFFFFF",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE0E0E0E0E0F3FFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFF9E0E0E0E0E0F2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"ECE0E0E0E0F5FFFFFFFFFFF3E0E0E0E0FFFFFFFFFFFFFFFFFFFFFFF1F7FFFFFF",
      INIT_6A => X"FFFFFBECE0E0E0E0E0E0E0F5FFFFFFFFFFF5E0E0E0FBFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFECECFFFFFFFFFFFFFFFFFFFFFBE0E0E0EAFBFFFFFFFFFFFFFFFF",
      INIT_6C => X"FEFEE2E0E0E0E0EAFFFFFFFFFFFFFFFFF1FBFFFFFFFFFFFFFFFDE0E0E0E0E0E0",
      INIT_6D => X"FFFFFFFFFFFFFBE0E0E0E0E0E0E0E0E0E0F3FFFFFFFFFFFFFFFFF9E0E0E0E0EA",
      INIT_6E => X"FFFFFFE0E0F9FFFFFFFFFFFFFFFFFFFFFBE0E0E0FFFFFFFFFFFFECECFFFFFFFF",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6E0E0E0E0E0F7FFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFDE8E0E0E0E0E2FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FFEEE0E4FBFFFFFFFFFFFFFFF3E0E0E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFE0E0E0E0E0E0F3FFFFFFFFFFFFFFF3E0F7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAE0FFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FEFEF4E0E0E0E0E0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAE0E0E0E0E0E0",
      INIT_75 => X"FFFFFFFFFFFFFFFFEAE0E0E0E0E0E0E0E0EAFFFFFFFFFFFFFFFFF3E0E0E0E0F0",
      INIT_76 => X"FFFFFFE0F7FFFFFFFFFFFFFFFFFFFFFFFFFFE0E0FBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0F3FFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFEAE0E0E0E0E0F4FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"FFFBE0ECFFFFFFFFFFFFFFFFFBE0E0E0FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFE0E0E0E0E0E0FBFFFFFFFFFFFFFFFBE0FDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0FFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FEFEFEE8E0E0E0E0E0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAE0E0E0E0E0E0E0",
      INIT_7D => X"FFFFFFFFFFFFFFFFF1E0E0E0E0E0E0E0E0E0FFFFFFFFFFFFFFFFECE0E0E0E0F6",
      INIT_7E => X"FFFFF9E0FBFFFFFFFFFFFFFFFFFFFFFFFFFFE0E0F5FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE8E0E0E0E0FBFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFF801FFFFFFFFFFFFFFFFFFFF843FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFE000FFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFE0007FFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFC7BC7FFFFFFFFFFFFFFFFFFE3BC3FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFBE8E0E0E0E0E0EAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FFFBE0ECFFFFFFFFFFFFFFFFFDE0E0E0FFFFFFFFFFF3E0EEFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFE0E0E0E0E0E0FBFFFFFFFFFFFFFFFBE0FDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0FFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FEFEFEFAE0E0E0E0E0E0ECFDFFFFFFFFFFFFFFFFFFFFFBE8E0E0E0E0E0E0E0E0",
      INIT_05 => X"FFFFFFFFFFFFFFFFF1E0E0E0E0E6E0E0E0E0FBFFFFFFFFFFFFFFE4E0E0E0E0FC",
      INIT_06 => X"FFFFF1E0FBFFFFFFFFFFFFFFFFFFFFFFFFFFE0E0F3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEE8E0E0E0E0FBFFFFFFFFFFFFFFFF",
      INIT_08 => X"EEE0E0E0E0E0E0E2FCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"FFF9E0EAFFFFFFFFFFFFFFFFFBE0E0E0FBFFFFFFECE0E0E0E4F3FFFFFFFFFFF7",
      INIT_0A => X"FFFFFFFFE0E0E0E0E0E0F3FFFFFFFFFFFFFFF7E0F9FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEE0FFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FEFEFEFEF2E0E0E0E0E0E0E0F1F5FFFFFFFFFFFFF3ECE0E0E0E0E0E0E0E0E0E0",
      INIT_0D => X"FFFFFFFFFFFFFFFFEEE0E0E0E0ECE0E0E0E0F5FFFFFFFFFFFFFBE0E0E0E0E4FE",
      INIT_0E => X"FFF5E0E0F5FFFFFFFFFFFFFFFFFFFFFFFFFDE0E0EAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEE0E0E0E0F5FFFFFFFFFFFFFFFF",
      INIT_10 => X"E0E0E0E0E0E0E0F8FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_12 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_13 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_14 => X"FEFEFEFEFEF2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_15 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0F4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0ECFE",
      INIT_16 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_18 => X"E0E0E0E0E0E2F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_1A => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_1B => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_1C => X"FEFEFEFEFEFEF2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2F6E8E0E0E0",
      INIT_1D => X"E0E0E0E0E0E0E0E0E0E0E0E0E4FCE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F6FE",
      INIT_1E => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCE0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_20 => X"E0E0E0E0EAFCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_22 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_23 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_24 => X"FEFEFEFEFEFEFEF8E6E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0EAFCFEFAE0E0E0",
      INIT_25 => X"E0E0E0E0E0E0E0E0E0E0E0E0F6FEF0E0E0E0E0E0E0E0E0E0E0E0E0E0E0EAFEFE",
      INIT_26 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_28 => X"E0E0E4F6FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E4E0E0E0E0E0E0E0E0E0",
      INIT_2A => X"E0E0E0E0E0E0E4F2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_2B => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_2C => X"FEFEFEFEFEFEFEFEFEF2E2E0E0E0E0E0E0E0E0E0E0E0E0E6F6FEFEFEFEF4E2E0",
      INIT_2D => X"E0E0E0E0E0E0E0E0E0E0E2F4FEFEFEF0E0E0E0E0E0E0E0E0E0E0E0E0EAFCFEFE",
      INIT_2E => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_30 => X"EEFAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"E0E6EEE6E0E0E0E0E0E0E0E0E6ECF4ECE6E0E0E2E8F0FEFCEEE6E0E0E0E0E0E6",
      INIT_32 => X"E0E0E0E2E8F0FEFEFCEEE6E0E0E0E0E0E0E0E6EEE6E0E0E0E0E0E0E0E0E0E0E0",
      INIT_33 => X"E6E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E6E8E2E0E0E0E0E0E0E0E0E0",
      INIT_34 => X"FEFEFEFEFEFEFEFEFEFEFEFAEEE6E0E0E0E0E0E2E8F0FEFEFEFEFEFEFEFEFCEE",
      INIT_35 => X"E0E0E0E0E0E0E0E0E6EEFCFEFEFEFEFEFCEEE6E0E0E0E0E0E0E6EEF6FEFEFEFE",
      INIT_36 => X"E0E6EEEEE6E0E0E0E0E0E0E0E0E0E0E0E0E4EAEEE6E0E0E0E0E0E0E0E0E0E0E0",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCEEE6E0E0E0E0E0E0E0E0",
      INIT_38 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_40 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_42 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_43 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_44 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_45 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_46 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_52 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_53 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_54 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_55 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_56 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_58 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_60 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_62 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_63 => X"5466000066126600006654FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_64 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_66 => X"FEFEFEFE54660000228866000066CCBAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6B => X"00000000000000000000004498FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE10",
      INIT_6D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6E => X"FEFEFEAA00000000000000000000000098FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_70 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_72 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_73 => X"00000000000000000000000000BAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_74 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE00",
      INIT_75 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_76 => X"FEFE540000000000000000000000000044FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_78 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7B => X"00CCFFFF99AA33FFFF55440000CCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE7600",
      INIT_7D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7E => X"FEFE44000033FFFFFFAA99FFFFBB440000DCFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFC7FC7FFFFFFFFFFFFFFFFFFE3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFC7FC7FFFFFFC3FFFFFC000000E63FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFC7FC7FFFFFF81FFFFF8000003FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFC7387FFFFFF00FFFFF0000003FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFC3FE7FFFFFF18FFFFF1FFFFFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFE18C7FFFFFF18FFFFF1FFFFF19C3FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFF0007FFFFFF18FFFFF1F01F00007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFF800FFFFFFF1C7FFFF1EC1F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFF007F03C1C1E0071CE1F1FFFFF801C00F81F803F801FFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFC00040081E0800018E1F1FFFFF000000200600030000FFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFF800000001F8000018E1F1FFFFE0000000000000000007FFFFFFFF",
      INITP_0B => X"FFFFFFFFFFF8F7E0FC1FFC1F7E18E1F1FFFFE3FC1FE07E07BF03EF83FFFFFFFF",
      INITP_0C => X"FFFFFFFFFFF1FFF9FF1FF83FFF90F9F1FFFFE3FF1FF8FF8FFFCFFFE3FFFFFFFF",
      INITP_0D => X"FFFFFFFFFFF1FFF3C781E07CFF00FFF1FFFFE3C71E39E3CFFF8E3FE3FFFFFFFF",
      INITP_0E => X"FFFFFFFFFFF1EF83C381E078FC00FFF1FFFFE3879C3DE1CF7C1E1F07FFFFFFFF",
      INITP_0F => X"FFFFFFFFFFF1E78783C1E0787C70F1F1FFFFE30F987FC1EF3C1E1F07FFFFFFFF",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"008833BBFFFF1133FFFFBB000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_04 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBA00",
      INIT_05 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"FEDC000044FFFFFFFFDDFFFFFFFFEE000054FEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0B => X"00000000BBFF330088FFFFAA000098FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0C => X"FEFEFEFEFEFEFEFEFE5466000000000000000000000000000000000000000000",
      INIT_0D => X"FEFEFEFEFEFEFEFEFEFEFEFEFE54660044AA98FEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0E => X"FE760000CCFFFFFFFFFFFFFFFFFFEE000054FEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_12 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_13 => X"0044BBFFFFFFBBFFFFFFFF11000032FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_14 => X"FEFEFEFEFEFEFEFE100000000000000000000000000000000000000000000000",
      INIT_15 => X"FEFEFEFEFEFEFEFEFEFEFEFE5400000000000098FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_16 => X"FE980000AAFFFF333333FFDD3311000000DCFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"00CCFFFFFFFFFFFFFFFFFFEE000054FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1C => X"FEFEFEFEFEFEFEFE000000000000000000000000000000000000000000000000",
      INIT_1D => X"FEFEFEFEFEFEFEFEFEFEFEFE22000000000000AAFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1E => X"FEFE000000FFFF7700AAFFFF1100000000BAFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_20 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_22 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_23 => X"1188FFFFFFFF77FFFFFFFF440000DCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_24 => X"FEFEFEFEFEFEFE760000CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FEFEFEFEFEFEFEFEFEFEFEBA000088FFDD000044FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_26 => X"FEFE880000CCFFFFFF7733FFFFFF11000032FEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_28 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2B => X"AA00CC3333CC0011333388000044FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2C => X"FEFEFEFEFEFEFE760000CCFFFFFFFFFFFF3333333333DDFFFFFFFFFFFF333333",
      INIT_2D => X"FEFEFEFEFEFEFEFEFEFEFEBA000088FFFF000000FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2E => X"FEFE76000000443333EE00AA3333AA000098FEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_30 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_32 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_33 => X"0000000000000000000000000076FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_34 => X"FEFEFEFEFEFEFE760000CCFFFFFFFF33000000000000AAFFFFFFFFFF00000000",
      INIT_35 => X"FEFEFEFEFEFEFEFEFEFEFEBA000088FFFFAA000054FEFEFEFEFEFEFEFEFEFEFE",
      INIT_36 => X"FEFEFE1000000000000000000000000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3B => X"00000000000000000000002256FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3C => X"FEFEFEFEFEFEFE760000CCFFFFFF110077FFAA00000088FFFFFFFFDD00000000",
      INIT_3D => X"FEFEFEFEFEFEFEFEFEFEFEBA000088FFFF5500000076FEFEFEFEFEFEFEFEFEFE",
      INIT_3E => X"FEFEFEFE54440000000000000000000034FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_40 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"66AA440066CC1032BAFEFEFEDCF0660000006666000066101098FEFEFEFEFEFE",
      INIT_42 => X"FE54660066CC6600000066CCBAFEFEFE5466000000006612FEFEFEFE12660000",
      INIT_43 => X"98FE76101076BA32101098FEFEFEFEFEFEFEFEFE54660066CC6600000066CCBA",
      INIT_44 => X"88660022881010760000CCFFFF99000077FF1100000088FFFFFFFFDD00004410",
      INIT_45 => X"66000000006612FEFE98AA44000088FFFFFF88000000AAFEFEFE126600000022",
      INIT_46 => X"FEFEFEFEFEFE98101054DC981010981266000066AA440066CC1032BAFEFEFE54",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"000000000000000000665410000000000000000000000000000000AA98FEFEFE",
      INIT_4A => X"EE000000000000000000000000EE764400000000000000000010562200000000",
      INIT_4B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE54000000000000000000000000",
      INIT_4C => X"00000000000000000000CCFFFFAA000077FF5500000088FFFFFFFFDD000044FE",
      INIT_4D => X"000000000000000010000000000088FFFFFFBB44000000663400000000000000",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFE56220000000000000000000000000066544400",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"000000000000000000000000000000000000000000000000000000000098FEFE",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000220000000000",
      INIT_53 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE22000000000000000000000000",
      INIT_54 => X"00000000000000000000CCFFDD00000077FFBB00000088FFFFFFFFDD000044FE",
      INIT_55 => X"000000000000000000000000000088FFFFFFFFFF330000000000000000000000",
      INIT_56 => X"FEFEFEFEFEFEFEFEFEFEFEFEFE22000000000000000000000000000000000000",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_58 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"BBAADDFFBB3333110000000000CCBBFFFFFF33CCFFFF773333AA000000AAFEFE",
      INIT_5A => X"000088FF3333BBFFFFFFBBEE000000004433FFFFFFFF99CC000000008899FFFF",
      INIT_5B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBA000088FF3333BBFFFFFFBBEE00",
      INIT_5C => X"EE33FFFF333333000000CCFF9900000077FFFF88000088FFFFFFFFDD000044FE",
      INIT_5D => X"33FFFFFFFF99CC00000000DDFFFFFFFFFFFFFFFFFF7700000000AA99FFFFFFFF",
      INIT_5E => X"FEFEFEFEFEFEFEFEFEFEFEFE1200008899FFFFBBAADDFFBB3333110000000044",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_60 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"FFFFFFFFFFFFFFFFFF11000011FFFFFF55BBFFBBFFFFFFFFFFFFDD000044FEFE",
      INIT_62 => X"000088FFFFFFFFBB33BBFFFF330000AAFFFFFFBB33DDFFFF5500000099FFFFDD",
      INIT_63 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBA000088FFFFFFFFBB33BBFFFF33",
      INIT_64 => X"FF77FFFFFFFFFFFF11008833EE00000077FFFFBB110088FFFFFFFFDD000044FE",
      INIT_65 => X"FFFFBB33DDFFFF5500000033333355FFFFFFFF3333EE000000AAFFFFFFFF33FF",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFE66000099FFFFDDFFFFFFFFFFFFFFFFFF1100AAFF",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"11FFFFFFFFFFBB3333AA00CCFFFFFFEE000099FFFFFFFFFF5533330000AAFEFE",
      INIT_6A => X"880088FFFFFF11000000BBFFFF8800DDFFFFDD000000BBFFFF330000FFFFFFBB",
      INIT_6B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBA000088FFFFFF11000000BBFFFF",
      INIT_6C => X"FFFFFFFFFFDD3333AA0000000000000077FFFFFFFFFFFFFFFFFFFFDD000044FE",
      INIT_6D => X"FFDD000000BBFFFF33000000000088FFFFFFFF000000000000BBFFFFFF110088",
      INIT_6E => X"FEFEFEFEFEFEFEFEFEFEFEFE000000FFFFFFBB11FFFFFFFFFFBB3333AA00DDFF",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_70 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"0077FFFFFFFF8800000000BBFFFFBB00000044FFFFFFFFBB000000000098FEFE",
      INIT_72 => X"110088FFFF550000000055FFFF11EEFFFFFF33000000EEFFFFFF8800FFFFFFDD",
      INIT_73 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBA000088FFFF550000000055FFFF",
      INIT_74 => X"11FFFFFFFF330000000000000000000077FFFFFFDD3355FFFFFFFFDD000044FE",
      INIT_75 => X"FF33000000EEFFFFFF880000000088FFFFFFFF000000000000FFFFFFFF880000",
      INIT_76 => X"FEFEFEFEFEFEFEFEFEFEFEFE000000FFFFFFDD0077FFFFFFFF88000000EEFFFF",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_78 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"00AAFFFFFFFF8800000044FFFFFF770000000055FFFFFFBB00000000AAFEFEFE",
      INIT_7A => X"110088FFFF4400000055FFFFFF1199FFFFFFCC00000044FFFFFF5500BBFFFF99",
      INIT_7B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBA000088FFFF4400000055FFFFFF",
      INIT_7C => X"44FFFFFFFF3300000011FF330000000077FFFF33000088FFFFFFFFDD000044FE",
      INIT_7D => X"FFCC00000044FFFFFF550000000088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFE660000BBFFFF9900AAFFFFFFFF8800000099FFFF",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFF0C78783C1E0787C70E1F1FFFFE37F1BFBC1E63C1E0F1FFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFF80787FFC1E0787C70E1F1FFFFE3FF1FFBFFE03C3E0F1FFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFC0787FFD9E0787C70E1F1FFFFC7FE3FF3FFE03C3E0F1FFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFC78603D9E0787C78C1F1FFFFC7FF3FFB01E23C1E0F1FFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFC78603D9E0787C7841F1FFFFCFC37E1B01E23C1E0F1FFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFF878703D9E0787C7C01F07FFFCF07783B81E03C1E1F1FFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFF07830799E0787C7E01F01FFFC707383983C03C0E1F1FFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFE0783CF1FE0787C7F83F81FFFC79F3CF9E7803C0F3F1FFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFE3FF9FE1FC3FFFFFFFFFF9FFFC3FF1FF8FF01FFC7FF1FFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFE3FF0780781FFFF3FFFFF1FFFE0F107883C11FF81CF1FFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFF000000000000000000001FFFF0000000003800000F1FFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFF000200E01000000000003FFFF8000001007800180F1FFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0FFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F07FFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFE1FC3FFFFFFFFFFFFFFFFFFFE1C1F03FFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFF80781FFFFFFFFFFFFFFFFFFFC0CFFE3FFFFFFFF",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"0000FFFFFFFF88000000CCFFFFFF3300000000EEFFFFFFBB00008898FEFEFEFE",
      INIT_02 => X"EE00443311CC33BBFFFFFFFFFFEEBBFFFFFF8800000000DDFFFFBB0088333344",
      INIT_03 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEDC0000443311CC33BBFFFFFFFFFF",
      INIT_04 => X"0099FFFFFF3300000011FF990000000077FFFF44000088FFFFFFFFDD000044FE",
      INIT_05 => X"FF8800000000DDFFFFBB0000000088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_06 => X"FEFEFEFEFEFEFEFEFEFEFEFEF00000883333440000FFFFFFFF88000000BBFFFF",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"0000DDFFFFFF8800000011FFFFFF330000000088FFFFFFBB000088FEFEFEFEFE",
      INIT_0A => X"00000033FFFFFFFFFFFFFFFFDD00DDFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_0B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE1200000033FFFFFFFFFFFFFFFFDD",
      INIT_0C => X"0055FFFFFF3300000011FFBB0000000077FF9900000088FFFFFFFFDD000044FE",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFF0000000088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_0E => X"FEFEFEFEFEFEFEFEFEFEFEFEDC2200000000000000DDFFFFFF88000000DDFFFF",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"0000DDFFFFFF8800000011FFFFFF330000000088FFFFFFBB000088FEFEFEFEFE",
      INIT_12 => X"000099FFFFFFFFFFFFFFFFBB8800333333333333333333FFFFFFFF0000000000",
      INIT_13 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE00000099FFFFFFFFFFFFFFFFBB88",
      INIT_14 => X"0033FFFFFF3300000011FFFF4400000077FF3300000088FFFFFFFFDD000044FE",
      INIT_15 => X"333333333333FFFFFFFF88FF770088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_16 => X"FEFEFEFEFEFEFEFEFEFEFEFEFE5622000000000000DDFFFFFF88000000333333",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"0000DDFFFFFF88000000EEFFFFFF3300000000AAFFFFFFBB000088FEFEFEFEFE",
      INIT_1A => X"00AAFFFFFFFFFFFFFF7733FFDD00FFDD00000000000000FFFFFFFF0000001044",
      INIT_1B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE980000AAFFFFFFFFFFFFFF7733FFDD",
      INIT_1C => X"0033FFFFFF3300000011FFFF3300000077FFEE00000088FFFFFFFFDD000044FE",
      INIT_1D => X"000000000000FFFFFFFF88FF770088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_1E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE981010440000DDFFFFFF88000000FFDD00",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_20 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"0000DDFFFFFF8800000044FFFFFF7700000000EEFFFFFFBB000088FEFEFEFEFE",
      INIT_22 => X"0011FFFFFFFF33880000EEFFDD00DDFF44000000000044FFFFFFBB000066FE44",
      INIT_23 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE32000011FFFFFFFF33880000EEFFDD",
      INIT_24 => X"0033FFFFFF3300000011FFFFDD000000EE334400000088FFFFFFFFDD000044FE",
      INIT_25 => X"000000000044FFFFFFBB88FF990088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_26 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE440000DDFFFFFF88000000DDFF44",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_28 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"0000DDFFFFFF8800000000BBFFFFBB0000000055FFFFFFBB000088FEFEFEFEFE",
      INIT_2A => X"0011FFFFFFAA0000000099FFDD0099FF110000000000EEFFFFFF550000CC6600",
      INIT_2B => X"6654FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE32000011FFFFFFAA0000000099FFDD",
      INIT_2C => X"0033FFFFFF3300000011FFFFFF55000000000000000088FFFFFFFFDD00000000",
      INIT_2D => X"0000000000EEFFFFFF5588FFBB0088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_2E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5466000000DDFFFFFF8800000099FF11",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_30 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"0000DDFFFFFF8800000000AAFFFFFF44000044FFFFFFFFBB000088FEFEFEFEFE",
      INIT_32 => X"00EEFFFFFF00000000AAFFFFDD00CCFFFFAA0000000099FFFFFF440000000000",
      INIT_33 => X"0000CCFEFEFEFEFEFEFEFEFEFEFEFEFEFE540000EEFFFFFF00000000AAFFFFDD",
      INIT_34 => X"0033FFFFFF3300000011FFFFFFFF550000000000000088FFFFFFFFDD00000000",
      INIT_35 => X"AA0000000099FFFFFF4488FFFF0088FFFFFFFF000000000000FFFFFFFF000000",
      INIT_36 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE540000000000DDFFFFFF88000000CCFFFF",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"0044FFFFFFFFCC000000000033FFFFBB8844BBFFFFFFFFBB000088FEFEFEFEFE",
      INIT_3A => X"0044FFFFFF55000011FFFFFFDD000077FFFF33440077FFFFFFCC000044000000",
      INIT_3B => X"000000BAFEFEFEFEFEFEFEFEFEFEFEFEFEDC000044FFFFFF55000011FFFFFFDD",
      INIT_3C => X"0099FFFFFF7700000011FFFFFFFFFFBB33440000000055FFFFFFFFFF11000000",
      INIT_3D => X"FF33440077FFFFFFCC0000FFFF1155FFFFFF99000000000000FFFFFFFFAA0000",
      INIT_3E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE660000000044FFFFFFFFCC0000000077FF",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_40 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFF1100000011FFFFFFFFFF99FFFFFFBB000088FEFEFEFEFE",
      INIT_42 => X"0000AADDFFFFFFFFFFFF99BBDD00000033FFFFFFFFFFFFBBAA000000000000FF",
      INIT_43 => X"11000032FEFEFEFEFEFEFEFEFEFEFEFEFEFE440000AADDFFFFFFFFFFFF99BBDD",
      INIT_44 => X"FFFFFFFFFFFFFFFF1111FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFBBAA00000055FFFFFFFFFFFF8800000077FFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE000000FFFFFFFFFFFFFFFFFFFF11000033",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"333333333333333333AA0000000000333333EECCFFFFFFBB000088FEFEFEFEFE",
      INIT_4A => X"00000000EE33333333AA008833000000000033333333CC000000001066000033",
      INIT_4B => X"AA000098FEFEFEFEFEFEFEFEFEFEFEFEFEFE7600000000EE33333333AA008833",
      INIT_4C => X"3333333333333333AAAA33333333333333333333333333333333333333333333",
      INIT_4D => X"0033333333CC000000000000CC333333330000000000EE333333333333333333",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE66000033333333333333333333AA000000",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"00000000000000000000000000000000000000CCFFFFFFBB000088FEFEFEFEFE",
      INIT_52 => X"000000000000000000000000000000000000000000000000000034FE54000000",
      INIT_53 => X"000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE34000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000008800000000000000000000000000000000000000000000",
      INIT_56 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5400000000000000000000000000000000",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_58 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"00000000000000000000003454660000000000CCFFFFFFBB000088FEFEFEFEFE",
      INIT_5A => X"00AAAA0000000000000000000000AA546600000000000000CCBAFEFEFEAA0000",
      INIT_5B => X"000034FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE98AA00000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"00000000000000CCBAFE10000000000000008876EE0000000000000000000000",
      INIT_5E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEAA000000000000000000000000003466",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_60 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"10101010101010101098FEFEFEFE9810660000CCFFFFFFBB000044AA98FEFEFE",
      INIT_62 => X"98FEFEDC541010101098FE981098FEFEFE981010101076FEFEFEFEFEFEFE9810",
      INIT_63 => X"98FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEDC541010101098FE9810",
      INIT_64 => X"1010101010101010989810101010101010101010101010101010101010101010",
      INIT_65 => X"981010101076FEFEFEFEFEFE761010101098FEFEFEDC54101010101010101010",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE981010101010101010101098FEFEFE",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEAA00000000CCFFFFFFBB000000000098FEFE",
      INIT_6A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_70 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FEFEFEFEFEFE54660044AA98FE98000000000033FFFFFFDD4400000000AAFEFE",
      INIT_72 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_73 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_74 => X"FEFEFEFEFEFE546600006654FEFEFEFEFE54660044AA98FEFEFEFEFEFEFEFEFE",
      INIT_75 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_76 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_78 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"FEFEFEFEFE540000000000009810000033FFFFFFFFFFFFFFFFFFDD000044FEFE",
      INIT_7A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7C => X"FEFEFEFEFECC000000000000AAFEFEFE5400000000000098FEFEFEFEFEFEFEFE",
      INIT_7D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFF80700FFFFFFFFFFFFFFFFFFF8047FE3FFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFF1E318FFFFFFFFFFFFFFFFFFF8C40007FFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFF1E318FFFFFFFFFFFFFFFFFFF8C60007FFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFF1E318FFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFF1E31C7FFFFFFFFFFFFFFFFFF8E3FFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFE07F00007801F0C01C1E007FC0FF03FFFF81E0E0FFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFF801E0000200018001E080007003C00FFFE0040F07FFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFF00040000000000001F8000000008003FF80000FC7FFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFE1F807FFF07DF81F9FFC1F7E03F00FC1FF07E0FFE3FFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFC3FE07F7F0FFFE1FFFF83FFF8FFC1FF1FF1FF8FFC7FFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFC78F078781F3FC1FC1E07CFF1E1E3878FE3C3C0F07FFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFC787078781E3F01E01E078FC1C1E3C78FE383C0F07FFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFF8F07878781E1F01E01E0787C3C0F3C3C7C781E0F1FFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFF8F07878781E1F31E01E0787C3C0F3C3C7C781E0F1FFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFF8FFF878781E1F31E01E0787C3C0F183C7C781E0F1FFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFF8FFF878781E1F31E19E0787C3C0F003C7C781ECF1FFFFFFFFFFFF",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FEFEFEFEFE22000000000000AA760000CC333333333333333333330000AAFEFE",
      INIT_02 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_04 => X"FEFEFEFE98000000000000000054FEFE22000000000000AAFEFEFEFEFEFEFEFE",
      INIT_05 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"FEFEFEFEBA000088FFDD000044FE00000000000000000000000000000098FEFE",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0C => X"FEFEFEFEAA000011FFFF33000044FEBA000088FFDD000044FEFEFEFEFEFEFEFE",
      INIT_0D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"FEFEFEFEBA000088FFFF000000FE1000000000000000000000000000AAFEFEFE",
      INIT_12 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_13 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_14 => X"FEFEFEFE440000DDFFFFFF440000DCBA000088FFFF000000FEFEFEFEFEFEFEFE",
      INIT_15 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_16 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FEFEFEFEBA000088FFFFAA000054FEFE761010101010101010101098FEFEFEFE",
      INIT_1A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1C => X"FEFEFEFE440000DDFFFFFF880000BABA000088FFFFAA000054FEFEFEFEFEFEFE",
      INIT_1D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_20 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"FEFEFEFEBA000088FFFF5500000076FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_22 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_23 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_24 => X"FEFEFEFE880000BBFFFFDD000022FEBA000088FFFF5500000076FEFEFEFEFEFE",
      INIT_25 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_26 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_28 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"FEFE98AA44000088FFFFFF88000000AAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2A => X"88220000006612FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5466000000006654",
      INIT_2B => X"000000228866002288101098FEFEFEFEFE5466000000006654FEFEFEFEFEFE76",
      INIT_2C => X"1098FEFEF00000443333880000AAAA44000088FFFFFF88000000AAFEFEFE1266",
      INIT_2D => X"660000000000000066440000000000006654FEFE126600000022886600228810",
      INIT_2E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE5466000000006612FEFEFEFEFE54",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_30 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"0034000000000088FFFFFFBB4400000066FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_32 => X"000000000000000010FEFEFEFEFEFEFEFEFEFEFEFEFE34000000000000000000",
      INIT_33 => X"0000000000000000000000006654FE340000000000000000000034FEFE764400",
      INIT_34 => X"00006654980000000000000000000000000088FFFFFFBB440000006634000000",
      INIT_35 => X"0000000000000000000000000000000000003400000000000000000000000000",
      INIT_36 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE764400000000000000000010FEFE5400",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"0000000000000088FFFFFFFFFF3300000054FEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3A => X"000000000000000000AAFEFEFEFEFEFEFEFEFEFEFE8800000000000000000000",
      INIT_3B => X"000000000000000000000000000088000000000000000000000000AA34000000",
      INIT_3C => X"00000000AA0000000000000000000000000088FFFFFFFFFF3300000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE3400000000000000000000000088FE2200",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_40 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"00000000DDFFFFFFFFFFFFFFFFFF770000CCFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_42 => X"33FFFFFFFF99CC000000AAFEFEFEFEFEFEFEFEFEAA000000AA77FFFFFFFF77AA",
      INIT_43 => X"FFFFFFFFEE33FFFF333333000000000000AA77FFFFFFFF77AA00000000000044",
      INIT_44 => X"33000000000000DDFFBB3333330000DDFFFFFFFFFFFFFFFFFF7700000000AA99",
      INIT_45 => X"88FFFFFFFFFFFFFF11DDFFFFFFFFFFFF00000000AA99FFFFFFFFEE33FFFF3333",
      INIT_46 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFE980000004433FFFFFFFF99CC000000AA0000",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"3300000033333355FFFFFFFF3333EE000054FEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4A => X"FFBB3355FFFFFF3300000034FEFEFEFEFEFEFE5400000055FFFFFF3333FFFFFF",
      INIT_4B => X"FFFF33FFFF77FFFFFFFFFFFF1100000055FFFFFF3333FFFFFF3300000000AAFF",
      INIT_4C => X"FFFF1100000000DDFFFFFFFFFFFF3333333355FFFFFFFF3333EE000000AAFFFF",
      INIT_4D => X"88FFFFFFFF553333AADDFFFFFF773333000000AAFFFFFFFF33FFFF77FFFFFFFF",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEAA0000AAFFFFFFBB33DDFFFF550000000000",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"FF33000000000088FFFFFFFF0000000000DCFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_52 => X"5500000088DDFFFF33000000FEFEFEFEFEFEFE22000033FFFFBB44000044DDFF",
      INIT_53 => X"FF110088FFFFFFFFFFDD3333AA000033FFFFBB44000044DDFFFF33000000BBFF",
      INIT_54 => X"3333AA00000000DDFFFFFFBB3333CC00000088FFFFFFFF000000000000BBFFFF",
      INIT_55 => X"88FFFFFFDD00000000DDFFFFFF880000000000BBFFFFFF110088FFFFFFFFFFDD",
      INIT_56 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEDC000000DDFFFFDD000000BBFFFF3300000000",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_58 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"FFFFAA0000000088FFFFFFFF00000000EEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5A => X"FF1100000011FFFFFFAA000054FEFEFEFEFE54000088FFFFFFEE0000000011FF",
      INIT_5B => X"FF88000011FFFFFFFF330000000088FFFFFFEE0000000011FFFFFFAA0000FFFF",
      INIT_5C => X"00000000000000DDFFFFFFCC00000000000088FFFFFFFF000000000000FFFFFF",
      INIT_5D => X"88FFFFFFDD00000000DDFFFFFF880000000000FFFFFFFF88000011FFFFFFFF33",
      INIT_5E => X"FEFEFEFEFEFEFEFEFEFEFEFEFE120000EEFFFFFF33000000EEFFFFFF88000000",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_60 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"FFFF770000000088FFFFFFFF000000DCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_62 => X"FFBB00000044FFFFFF77000088FEFEFEFEFEAA000077FFFFFF440000000044FF",
      INIT_63 => X"FF00000044FFFFFFFF330000000077FFFFFF440000000044FFFFFF770000FFFF",
      INIT_64 => X"00000000440000DDFFFFFFCC00000000000088FFFFFFFF000000000000FFFFFF",
      INIT_65 => X"88FFFFFFDD00000000DDFFFFFF880000000000FFFFFFFF00000044FFFFFFFF33",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEAA000099FFFFFFCC00000044FFFFFF55000000",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FFFFFF0000000088FFFFFFFF000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6A => X"FF9900000000DDFFFFFF000022FEFEFEFEFE440000DDFFFFDD000044440000DD",
      INIT_6B => X"FF0000000099FFFFFF3300000000DDFFFFDD000044440000DDFFFFFF0000DDFF",
      INIT_6C => X"000010FE440000DDFFFFFFCC00000000000088FFFFFFFF000000000000FFFFFF",
      INIT_6D => X"88FFFFFFDD00000000DDFFFFFF880000000000FFFFFFFF0000000099FFFFFF33",
      INIT_6E => X"FEFEFEFEFEFEFEFEFEFEFEFEFE660000BBFFFFFF8800000000DDFFFFBB000000",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_70 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FFFFFF0000000088FFFFFFFF000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_72 => X"334400000000BBFFFFFF440000DCFEFEFEFE000000FFFFFFBB000066880000BB",
      INIT_73 => X"FF0000000055FFFFFF3300000000FFFFFFBB000066880000BBFFFFFF00008833",
      INIT_74 => X"000010FE440000DDFFFFFFCC00000000000088FFFFFFFF000000000000FFFFFF",
      INIT_75 => X"88FFFFFFDD00000000DDFFFFFF880000000000FFFFFFFF0000000055FFFFFF33",
      INIT_76 => X"FEFEFEFEFEFEFEFEFEFEFEFEFE440000DDFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_78 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"FFFFFF88FF770088FFFFFFFF000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7A => X"000000440000BBFFFFFF880000BAFEFEFEFE000000FFFFFFBB000088880000BB",
      INIT_7B => X"FF0000000033FFFFFF3300000000FFFFFFBB000088880000BBFFFFFF00000000",
      INIT_7C => X"000010FE440000DDFFFFFFCC000088FF770088FFFFFFFF000000000000FFFFFF",
      INIT_7D => X"88FFFFFFDD00000000DDFFFFFF880000000000FFFFFFFF0000000033FFFFFF33",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFE660000333333333333333333FFFFFFFF000000",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFF8C07878781E1F31E19E0787C3C0F603C7C781ECF1FFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFF8C07878781E1F31E19E0787C3C0F603C7C781ECF1FFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFF8E0787C781E1F01E19E0787C3C0F303C7E781ECF1FFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFC60F0FC781E1F01E19E0787C1E1E3078FE3C3CCF1FFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFC79E3FEF81E1F01F1FE0787C0F3C3CF0FE1E78FF1FFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFE3FC3FFF0FFFFEFFFFC3FFFF87F81FE1FF0FF0FE3FFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFE0F0019E07FFFCFFC781FFFF01E00783FF83C03C3FFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFF0000000000000000000000000018007FFC000007FFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFC01C00040000000001000003803E00FFFF00700FFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_01 => X"FFFFFF88FF770088FFFFFFFF000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"000044660000BBFFFFFF440000DCFEFEFEFE220000FFFFFFDD000044660000BB",
      INIT_03 => X"FF0000000033FFFFFF3300000000FFFFFFDD000044660000BBFFFFFF0033FFAA",
      INIT_04 => X"000010FE440000DDFFFFFFCC000088FF770088FFFFFFFF000000000000FFFFFF",
      INIT_05 => X"88FFFFFFDD00000000DDFFFFFF880000000000FFFFFFFF0000000033FFFFFF33",
      INIT_06 => X"FEFEFEFEFEFEFEFEFEFEFEFEFE000000FFDD00000000000000FFFFFFFF000000",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_09 => X"FFFFBB88FF990088FFFFFFFF000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0A => X"0000EE000000FFFFFFFF000022FEFEFEFEFE88000099FFFFFF000000220000FF",
      INIT_0B => X"FF0000000033FFFFFF330000000099FFFFFF000000220000FFFFFFBB0033FFEE",
      INIT_0C => X"000010FE440000DDFFFFFFCC000088FF990088FFFFFFFF000000000000FFFFFF",
      INIT_0D => X"88FFFFFFFF44000000DDFFFFFF880000000000FFFFFFFF0000000033FFFFFF33",
      INIT_0E => X"FEFEFEFEFEFEFEFEFEFEFEFEFE440000DDFF44000000000044FFFFFFBB000000",
      INIT_0F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"FFFF3388FFBB0088FFFFFFFF000000FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_12 => X"0000000000AAFFFFFF55000088FEFEFEFEFE12000011FFFFFFAA0000000088FF",
      INIT_13 => X"FF0000000033FFFFFF330000000011FFFFFFAA0000000088FFFFFF3300EEFF77",
      INIT_14 => X"00006666000000DDFFFFFFCC000088FFBB0088FFFFFFFF000000000000FFFFFF",
      INIT_15 => X"88FFFFFFFF33000000DDFFFFFF880000000000FFFFFFFF0000000033FFFFFF33",
      INIT_16 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEAA000099FF110000000000EEFFFFFF55000000",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_19 => X"FFDD4488FFFF0088FFFFFFFF000022FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1A => X"EE0000000099FFFFFF88000076FEFEFEFEFEBA000000BBFFFF770000000033FF",
      INIT_1B => X"FF0000000033FFFFFF330000000000BBFFFF770000000033FFFFDD440044FFFF",
      INIT_1C => X"00000000000000DDFFFFFFCC000088FFFF0088FFFFFFFF000000000000FFFFFF",
      INIT_1D => X"11FFFFFFFFDD440000FFFFFFFF440000000000FFFFFFFF0000000033FFFFFF33",
      INIT_1E => X"FEFEFEFEFEFEFEFEFEFEFEFEFE120000CCFFFFAA0000000099FFFFFF44000000",
      INIT_1F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_20 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"FFAA0000FFFF1155FFFFFF99000088FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_22 => X"FF55440077FFFFFFCC000022FEFEFEFEFEFEFECC000088DDFFFF77000033FFFF",
      INIT_23 => X"FFAA00000099FFFFFF77000000000088DDFFFF77000033FFFFFFAA00000033FF",
      INIT_24 => X"00000000000044FFFFFFFF11000000FFFF1155FFFFFF99000000000000FFFFFF",
      INIT_25 => X"FFFFFFFFFFFFBB8833FFFFFFBB000000000000FFFFFFFFAA00000099FFFFFF77",
      INIT_26 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFE00000077FFFF33440077FFFFFFCC0000FFFF",
      INIT_27 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_28 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_29 => X"8800000055FFFFFFFFFFFF88000012FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_2A => X"FFFFFFFFFFFFBBAA00000056FEFEFEFEFEFEFEBA0000004499FFFFFFFFFFFFBB",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFF110000004499FFFFFFFFFFFFBB88000000000011",
      INIT_2C => X"FFFF1188FFFFFFFFFFFFFFFFFFFF3355FFFFFFFFFFFF8800000077FFFFFFFFFF",
      INIT_2D => X"FFFFFFFFDD11FFFFFFFFFFBB8800000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFE1000000033FFFFFFFFFFFFBBAA00000033BB",
      INIT_2F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_30 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"0000000000CC3333333300000022FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_32 => X"0033333333CC0000000010FEFEFEFEFEFEFEFEFE560000000044333333338800",
      INIT_33 => X"333333333333333333333333AA000000000044333333338800000000AA000000",
      INIT_34 => X"3333AA4433333333333333333333CC00CC333333330000000000EE3333333333",
      INIT_35 => X"0000CC333300AA333333110000000000EE333333333333333333333333333333",
      INIT_36 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE660000000033333333CC00000000000000",
      INIT_37 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_39 => X"0022880000000000000000000056FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_3A => X"00000000000000000034FEFEFEFEFEFEFEFEFEFEFE9844000000000000000000",
      INIT_3B => X"00000000000000000000000000000044000000000000000000002256FECC0000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEAA0000000000000000000000AA000000",
      INIT_3F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_40 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_41 => X"F0DCFE10000000000000008876FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_42 => X"00000000000000CCBAFEFEFEFEFEFEFEFEFEFEFEFEFEFE124400000000000022",
      INIT_43 => X"000000000000000000000000000034FE124400000000000022F0DCFEFEFE5466",
      INIT_44 => X"000000000000000000000000000000000000000000008876EE00000000000000",
      INIT_45 => X"000000000000000000000000CCBAEE0000000000000000000000000000000000",
      INIT_46 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE546600000000000000CCBAFE98F066",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_49 => X"FEFEFEFEFE761010101098FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4A => X"981010101076FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE981010101098FE",
      INIT_4B => X"10101010101010101010101098FEFEFEFEFE981010101098FEFEFEFEFEFEFEFE",
      INIT_4C => X"101098981010101010101010101076FE761010101098FEFEFEDC541010101010",
      INIT_4D => X"FEFE761010989810101032BAFEFEFEDC54101010101010101010101010101010",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE981010101076FEFEFEFEFEFEFE",
      INIT_4F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_51 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_52 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_53 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_54 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_55 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_56 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_57 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_58 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_59 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_5F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_60 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_61 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_62 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_63 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_64 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_66 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_68 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_70 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_71 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_72 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_73 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_74 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_75 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_76 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_77 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_78 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_7F => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      O => ena_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.ROM_Gameover_blk_mem_gen_0_0_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena_array(5) => ena_array(6),
      ena_array(4 downto 0) => ena_array(4 downto 0)
    );
\has_mux_a.A\: entity work.ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3),
      \douta[10]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[10]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[10]_2\(7) => \ramloop[10].ram.r_n_0\,
      \douta[10]_2\(6) => \ramloop[10].ram.r_n_1\,
      \douta[10]_2\(5) => \ramloop[10].ram.r_n_2\,
      \douta[10]_2\(4) => \ramloop[10].ram.r_n_3\,
      \douta[10]_2\(3) => \ramloop[10].ram.r_n_4\,
      \douta[10]_2\(2) => \ramloop[10].ram.r_n_5\,
      \douta[10]_2\(1) => \ramloop[10].ram.r_n_6\,
      \douta[10]_2\(0) => \ramloop[10].ram.r_n_7\,
      \douta[10]_3\(7) => \ramloop[9].ram.r_n_0\,
      \douta[10]_3\(6) => \ramloop[9].ram.r_n_1\,
      \douta[10]_3\(5) => \ramloop[9].ram.r_n_2\,
      \douta[10]_3\(4) => \ramloop[9].ram.r_n_3\,
      \douta[10]_3\(3) => \ramloop[9].ram.r_n_4\,
      \douta[10]_3\(2) => \ramloop[9].ram.r_n_5\,
      \douta[10]_3\(1) => \ramloop[9].ram.r_n_6\,
      \douta[10]_3\(0) => \ramloop[9].ram.r_n_7\,
      \douta[10]_4\(7) => \ramloop[8].ram.r_n_0\,
      \douta[10]_4\(6) => \ramloop[8].ram.r_n_1\,
      \douta[10]_4\(5) => \ramloop[8].ram.r_n_2\,
      \douta[10]_4\(4) => \ramloop[8].ram.r_n_3\,
      \douta[10]_4\(3) => \ramloop[8].ram.r_n_4\,
      \douta[10]_4\(2) => \ramloop[8].ram.r_n_5\,
      \douta[10]_4\(1) => \ramloop[8].ram.r_n_6\,
      \douta[10]_4\(0) => \ramloop[8].ram.r_n_7\,
      \douta[10]_5\(7) => \ramloop[7].ram.r_n_0\,
      \douta[10]_5\(6) => \ramloop[7].ram.r_n_1\,
      \douta[10]_5\(5) => \ramloop[7].ram.r_n_2\,
      \douta[10]_5\(4) => \ramloop[7].ram.r_n_3\,
      \douta[10]_5\(3) => \ramloop[7].ram.r_n_4\,
      \douta[10]_5\(2) => \ramloop[7].ram.r_n_5\,
      \douta[10]_5\(1) => \ramloop[7].ram.r_n_6\,
      \douta[10]_5\(0) => \ramloop[7].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[11]_1\(0) => \ramloop[3].ram.r_n_8\,
      \douta[11]_2\(0) => \ramloop[10].ram.r_n_8\,
      \douta[11]_3\(0) => \ramloop[9].ram.r_n_8\,
      \douta[11]_4\(0) => \ramloop[8].ram.r_n_8\,
      \douta[11]_5\(0) => \ramloop[7].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[10].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(1)
    );
\ramloop[2].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[3].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[4].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(1)
    );
\ramloop[5].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[6].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(3)
    );
\ramloop[7].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[8].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_top;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     8.997251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "ROM_Gameover_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "kintex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "yes";
end ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_Gameover_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ROM_Gameover_blk_mem_gen_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_Gameover_blk_mem_gen_0_0 : entity is "ROM_Gameover_blk_mem_gen_0_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_Gameover_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_Gameover_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end ROM_Gameover_blk_mem_gen_0_0;

architecture STRUCTURE of ROM_Gameover_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.997251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_Gameover_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.ROM_Gameover_blk_mem_gen_0_0_blk_mem_gen_v8_4_4
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
