

================================================================
== Vivado HLS Report for 'Conv2d_b5'
================================================================
* Date:           Wed Oct 26 23:36:23 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  387|  387|        43|          -|          -|     9|    no    |
        | + Conv2d_b5_label8  |   40|   40|        17|         12|          1|     3|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    316|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    284|    -|
|Register         |        -|      -|     429|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     784|    952|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U77  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U78  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln138_1_fu_275_p2     |     +    |      0|  0|  12|           4|           1|
    |add_ln138_fu_287_p2       |     +    |      0|  0|  11|           3|           1|
    |add_ln139_fu_547_p2       |     +    |      0|  0|  11|           3|           1|
    |add_ln140_fu_369_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln143_1_fu_487_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln143_2_fu_518_p2     |     +    |      0|  0|  23|           9|           9|
    |add_ln143_3_fu_512_p2     |     +    |      0|  0|  23|           9|           2|
    |add_ln143_fu_468_p2       |     +    |      0|  0|  16|           9|           9|
    |i_fu_281_p2               |     +    |      0|  0|   9|           2|           1|
    |j_fu_384_p2               |     +    |      0|  0|   9|           2|           1|
    |row_1_fu_541_p2           |     +    |      0|  0|  11|           3|           1|
    |sub_ln140_1_fu_339_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln140_fu_263_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln143_1_fu_427_p2     |     -    |      0|  0|  16|           9|           9|
    |sub_ln143_2_fu_458_p2     |     -    |      0|  0|  16|           9|           9|
    |sub_ln143_fu_433_p2       |     -    |      0|  0|  12|           4|           4|
    |icmp_ln138_fu_269_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln139_fu_293_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln141_fu_394_p2      |   icmp   |      0|  0|   9|           3|           3|
    |or_ln143_1_fu_531_p2      |    or    |      0|  0|   9|           9|           2|
    |or_ln143_fu_501_p2        |    or    |      0|  0|  32|          32|           1|
    |select_ln138_1_fu_307_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln138_2_fu_345_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln138_3_fu_353_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln138_fu_299_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln139_fu_553_p3    |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 316|         147|         102|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_row_0_phi_fu_225_p4  |   9|          2|    3|          6|
    |col_reg_199                     |   9|          2|    2|          4|
    |empty_reg_210                   |   9|          2|   32|         64|
    |grp_fu_232_p0                   |  15|          3|   32|         96|
    |grp_fu_232_p1                   |  21|          4|   32|        128|
    |grp_fu_238_p0                   |  21|          4|   32|        128|
    |grp_fu_238_p1                   |  21|          4|   32|        128|
    |indvar_flatten_reg_154          |   9|          2|    4|          8|
    |indvars_iv1_reg_165             |   9|          2|    3|          6|
    |indvars_iv_reg_187              |   9|          2|    3|          6|
    |input_matrix_address0           |  15|          3|   10|         30|
    |kernel_address0                 |  15|          3|   10|         30|
    |out_matrix_address0             |  15|          3|    4|         12|
    |out_matrix_d0                   |  15|          3|   32|         96|
    |row_0_reg_222                   |   9|          2|    3|          6|
    |row_reg_176                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 284|         61|  238|        770|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln138_1_reg_564               |   4|   0|    4|          0|
    |add_ln143_2_reg_645               |   9|   0|    9|          0|
    |ap_CS_fsm                         |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |col_reg_199                       |   2|   0|    2|          0|
    |empty_reg_210                     |  32|   0|   32|          0|
    |icmp_ln139_reg_569                |   1|   0|    1|          0|
    |icmp_ln141_reg_616                |   1|   0|    1|          0|
    |icmp_ln141_reg_616_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_154            |   4|   0|    4|          0|
    |indvars_iv1_reg_165               |   3|   0|    3|          0|
    |indvars_iv_reg_187                |   3|   0|    3|          0|
    |input_matrix_load_1_reg_660       |  32|   0|   32|          0|
    |input_matrix_load_2_reg_680       |  32|   0|   32|          0|
    |input_matrix_load_reg_650         |  32|   0|   32|          0|
    |j_reg_606                         |   2|   0|    2|          0|
    |kernel_load_1_reg_665             |  32|   0|   32|          0|
    |kernel_load_2_reg_685             |  32|   0|   32|          0|
    |kernel_load_reg_655               |  32|   0|   32|          0|
    |out_matrix_addr_reg_601           |   4|   0|    4|          0|
    |reg_242                           |  32|   0|   32|          0|
    |row_0_reg_222                     |   3|   0|    3|          0|
    |row_1_reg_705                     |   3|   0|    3|          0|
    |row_reg_176                       |   2|   0|    2|          0|
    |select_ln138_1_reg_574            |   2|   0|    2|          0|
    |select_ln138_3_reg_589            |   3|   0|    3|          0|
    |sub_ln143_2_reg_620               |   7|   0|    9|          2|
    |tmp1_reg_690                      |  32|   0|   32|          0|
    |tmp_1_reg_695                     |  32|   0|   32|          0|
    |tmp_2_reg_700                     |  32|   0|   32|          0|
    |zext_ln138_3_reg_584              |   2|   0|    4|          2|
    |zext_ln139_reg_595                |   2|   0|    9|          7|
    |zext_ln142_reg_611                |   2|   0|    9|          7|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 429|   0|  447|         18|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Conv2d_b5  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Conv2d_b5  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Conv2d_b5  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Conv2d_b5  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Conv2d_b5  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Conv2d_b5  | return value |
|input_matrix_address0  | out |   10|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|input_matrix_address1  | out |   10|  ap_memory | input_matrix |     array    |
|input_matrix_ce1       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q1        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |   10|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|kernel_address1        | out |   10|  ap_memory |    kernel    |     array    |
|kernel_ce1             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q1              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |    4|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

