
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000206e0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017a0  08020820  08020820  00021820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  08021fc0  08021fc0  00022fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08022098  08022098  00024324  2**0
                  CONTENTS
  5 .ARM          00000008  08022098  08022098  00023098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080220a0  080220a0  00024324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080220a0  080220a0  000230a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  080220a4  080220a4  000230a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000324  20000000  080220a8  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000025d8  20000324  080223cc  00024324  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200028fc  080223cc  000248fc  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00024324  2**0
                  CONTENTS, READONLY
 13 .debug_info   000420af  00000000  00000000  0002434e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a5e7  00000000  00000000  000663fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003408  00000000  00000000  000709e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000279e  00000000  00000000  00073df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029c7d  00000000  00000000  0007658e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000415f6  00000000  00000000  000a020b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdce9  00000000  00000000  000e1801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001af4ea  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e828  00000000  00000000  001af530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001bdd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000324 	.word	0x20000324
 800015c:	00000000 	.word	0x00000000
 8000160:	08020808 	.word	0x08020808

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000328 	.word	0x20000328
 800017c:	08020808 	.word	0x08020808

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2iz>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae4:	d215      	bcs.n	8000b12 <__aeabi_d2iz+0x36>
 8000ae6:	d511      	bpl.n	8000b0c <__aeabi_d2iz+0x30>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d912      	bls.n	8000b18 <__aeabi_d2iz+0x3c>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b16:	d105      	bne.n	8000b24 <__aeabi_d2iz+0x48>
 8000b18:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	bf08      	it	eq
 8000b1e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_frsub>:
 8000c0c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c10:	e002      	b.n	8000c18 <__addsf3>
 8000c12:	bf00      	nop

08000c14 <__aeabi_fsub>:
 8000c14:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c18 <__addsf3>:
 8000c18:	0042      	lsls	r2, r0, #1
 8000c1a:	bf1f      	itttt	ne
 8000c1c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c20:	ea92 0f03 	teqne	r2, r3
 8000c24:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c28:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2c:	d06a      	beq.n	8000d04 <__addsf3+0xec>
 8000c2e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c32:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c36:	bfc1      	itttt	gt
 8000c38:	18d2      	addgt	r2, r2, r3
 8000c3a:	4041      	eorgt	r1, r0
 8000c3c:	4048      	eorgt	r0, r1
 8000c3e:	4041      	eorgt	r1, r0
 8000c40:	bfb8      	it	lt
 8000c42:	425b      	neglt	r3, r3
 8000c44:	2b19      	cmp	r3, #25
 8000c46:	bf88      	it	hi
 8000c48:	4770      	bxhi	lr
 8000c4a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c52:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c56:	bf18      	it	ne
 8000c58:	4240      	negne	r0, r0
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c62:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c66:	bf18      	it	ne
 8000c68:	4249      	negne	r1, r1
 8000c6a:	ea92 0f03 	teq	r2, r3
 8000c6e:	d03f      	beq.n	8000cf0 <__addsf3+0xd8>
 8000c70:	f1a2 0201 	sub.w	r2, r2, #1
 8000c74:	fa41 fc03 	asr.w	ip, r1, r3
 8000c78:	eb10 000c 	adds.w	r0, r0, ip
 8000c7c:	f1c3 0320 	rsb	r3, r3, #32
 8000c80:	fa01 f103 	lsl.w	r1, r1, r3
 8000c84:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c88:	d502      	bpl.n	8000c90 <__addsf3+0x78>
 8000c8a:	4249      	negs	r1, r1
 8000c8c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c90:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c94:	d313      	bcc.n	8000cbe <__addsf3+0xa6>
 8000c96:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c9a:	d306      	bcc.n	8000caa <__addsf3+0x92>
 8000c9c:	0840      	lsrs	r0, r0, #1
 8000c9e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ca2:	f102 0201 	add.w	r2, r2, #1
 8000ca6:	2afe      	cmp	r2, #254	@ 0xfe
 8000ca8:	d251      	bcs.n	8000d4e <__addsf3+0x136>
 8000caa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cb2:	bf08      	it	eq
 8000cb4:	f020 0001 	biceq.w	r0, r0, #1
 8000cb8:	ea40 0003 	orr.w	r0, r0, r3
 8000cbc:	4770      	bx	lr
 8000cbe:	0049      	lsls	r1, r1, #1
 8000cc0:	eb40 0000 	adc.w	r0, r0, r0
 8000cc4:	3a01      	subs	r2, #1
 8000cc6:	bf28      	it	cs
 8000cc8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ccc:	d2ed      	bcs.n	8000caa <__addsf3+0x92>
 8000cce:	fab0 fc80 	clz	ip, r0
 8000cd2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cd6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cda:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cde:	bfaa      	itet	ge
 8000ce0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ce4:	4252      	neglt	r2, r2
 8000ce6:	4318      	orrge	r0, r3
 8000ce8:	bfbc      	itt	lt
 8000cea:	40d0      	lsrlt	r0, r2
 8000cec:	4318      	orrlt	r0, r3
 8000cee:	4770      	bx	lr
 8000cf0:	f092 0f00 	teq	r2, #0
 8000cf4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cf8:	bf06      	itte	eq
 8000cfa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cfe:	3201      	addeq	r2, #1
 8000d00:	3b01      	subne	r3, #1
 8000d02:	e7b5      	b.n	8000c70 <__addsf3+0x58>
 8000d04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d0c:	bf18      	it	ne
 8000d0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d12:	d021      	beq.n	8000d58 <__addsf3+0x140>
 8000d14:	ea92 0f03 	teq	r2, r3
 8000d18:	d004      	beq.n	8000d24 <__addsf3+0x10c>
 8000d1a:	f092 0f00 	teq	r2, #0
 8000d1e:	bf08      	it	eq
 8000d20:	4608      	moveq	r0, r1
 8000d22:	4770      	bx	lr
 8000d24:	ea90 0f01 	teq	r0, r1
 8000d28:	bf1c      	itt	ne
 8000d2a:	2000      	movne	r0, #0
 8000d2c:	4770      	bxne	lr
 8000d2e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d32:	d104      	bne.n	8000d3e <__addsf3+0x126>
 8000d34:	0040      	lsls	r0, r0, #1
 8000d36:	bf28      	it	cs
 8000d38:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d3c:	4770      	bx	lr
 8000d3e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d42:	bf3c      	itt	cc
 8000d44:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d48:	4770      	bxcc	lr
 8000d4a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d56:	4770      	bx	lr
 8000d58:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d5c:	bf16      	itet	ne
 8000d5e:	4608      	movne	r0, r1
 8000d60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d64:	4601      	movne	r1, r0
 8000d66:	0242      	lsls	r2, r0, #9
 8000d68:	bf06      	itte	eq
 8000d6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d6e:	ea90 0f01 	teqeq	r0, r1
 8000d72:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_ui2f>:
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e004      	b.n	8000d88 <__aeabi_i2f+0x8>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_i2f>:
 8000d80:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d84:	bf48      	it	mi
 8000d86:	4240      	negmi	r0, r0
 8000d88:	ea5f 0c00 	movs.w	ip, r0
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d94:	4601      	mov	r1, r0
 8000d96:	f04f 0000 	mov.w	r0, #0
 8000d9a:	e01c      	b.n	8000dd6 <__aeabi_l2f+0x2a>

08000d9c <__aeabi_ul2f>:
 8000d9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000da0:	bf08      	it	eq
 8000da2:	4770      	bxeq	lr
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e00a      	b.n	8000dc0 <__aeabi_l2f+0x14>
 8000daa:	bf00      	nop

08000dac <__aeabi_l2f>:
 8000dac:	ea50 0201 	orrs.w	r2, r0, r1
 8000db0:	bf08      	it	eq
 8000db2:	4770      	bxeq	lr
 8000db4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000db8:	d502      	bpl.n	8000dc0 <__aeabi_l2f+0x14>
 8000dba:	4240      	negs	r0, r0
 8000dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc0:	ea5f 0c01 	movs.w	ip, r1
 8000dc4:	bf02      	ittt	eq
 8000dc6:	4684      	moveq	ip, r0
 8000dc8:	4601      	moveq	r1, r0
 8000dca:	2000      	moveq	r0, #0
 8000dcc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dd0:	bf08      	it	eq
 8000dd2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dd6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dda:	fabc f28c 	clz	r2, ip
 8000dde:	3a08      	subs	r2, #8
 8000de0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000de4:	db10      	blt.n	8000e08 <__aeabi_l2f+0x5c>
 8000de6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dea:	4463      	add	r3, ip
 8000dec:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df0:	f1c2 0220 	rsb	r2, r2, #32
 8000df4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000df8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dfc:	eb43 0002 	adc.w	r0, r3, r2
 8000e00:	bf08      	it	eq
 8000e02:	f020 0001 	biceq.w	r0, r0, #1
 8000e06:	4770      	bx	lr
 8000e08:	f102 0220 	add.w	r2, r2, #32
 8000e0c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e10:	f1c2 0220 	rsb	r2, r2, #32
 8000e14:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e18:	fa21 f202 	lsr.w	r2, r1, r2
 8000e1c:	eb43 0002 	adc.w	r0, r3, r2
 8000e20:	bf08      	it	eq
 8000e22:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e26:	4770      	bx	lr

08000e28 <__gesf2>:
 8000e28:	f04f 3cff 	mov.w	ip, #4294967295
 8000e2c:	e006      	b.n	8000e3c <__cmpsf2+0x4>
 8000e2e:	bf00      	nop

08000e30 <__lesf2>:
 8000e30:	f04f 0c01 	mov.w	ip, #1
 8000e34:	e002      	b.n	8000e3c <__cmpsf2+0x4>
 8000e36:	bf00      	nop

08000e38 <__cmpsf2>:
 8000e38:	f04f 0c01 	mov.w	ip, #1
 8000e3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e4c:	bf18      	it	ne
 8000e4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e52:	d011      	beq.n	8000e78 <__cmpsf2+0x40>
 8000e54:	b001      	add	sp, #4
 8000e56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e5a:	bf18      	it	ne
 8000e5c:	ea90 0f01 	teqne	r0, r1
 8000e60:	bf58      	it	pl
 8000e62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e66:	bf88      	it	hi
 8000e68:	17c8      	asrhi	r0, r1, #31
 8000e6a:	bf38      	it	cc
 8000e6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e70:	bf18      	it	ne
 8000e72:	f040 0001 	orrne.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	d102      	bne.n	8000e84 <__cmpsf2+0x4c>
 8000e7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e82:	d105      	bne.n	8000e90 <__cmpsf2+0x58>
 8000e84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e88:	d1e4      	bne.n	8000e54 <__cmpsf2+0x1c>
 8000e8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e8e:	d0e1      	beq.n	8000e54 <__cmpsf2+0x1c>
 8000e90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__aeabi_cfrcmple>:
 8000e98:	4684      	mov	ip, r0
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	4661      	mov	r1, ip
 8000e9e:	e7ff      	b.n	8000ea0 <__aeabi_cfcmpeq>

08000ea0 <__aeabi_cfcmpeq>:
 8000ea0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ea2:	f7ff ffc9 	bl	8000e38 <__cmpsf2>
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	bf48      	it	mi
 8000eaa:	f110 0f00 	cmnmi.w	r0, #0
 8000eae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000eb0 <__aeabi_fcmpeq>:
 8000eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb4:	f7ff fff4 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000eb8:	bf0c      	ite	eq
 8000eba:	2001      	moveq	r0, #1
 8000ebc:	2000      	movne	r0, #0
 8000ebe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_fcmplt>:
 8000ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec8:	f7ff ffea 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ecc:	bf34      	ite	cc
 8000ece:	2001      	movcc	r0, #1
 8000ed0:	2000      	movcs	r0, #0
 8000ed2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed6:	bf00      	nop

08000ed8 <__aeabi_fcmple>:
 8000ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000edc:	f7ff ffe0 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ee0:	bf94      	ite	ls
 8000ee2:	2001      	movls	r0, #1
 8000ee4:	2000      	movhi	r0, #0
 8000ee6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eea:	bf00      	nop

08000eec <__aeabi_fcmpge>:
 8000eec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef0:	f7ff ffd2 	bl	8000e98 <__aeabi_cfrcmple>
 8000ef4:	bf94      	ite	ls
 8000ef6:	2001      	movls	r0, #1
 8000ef8:	2000      	movhi	r0, #0
 8000efa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efe:	bf00      	nop

08000f00 <__aeabi_fcmpgt>:
 8000f00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f04:	f7ff ffc8 	bl	8000e98 <__aeabi_cfrcmple>
 8000f08:	bf34      	ite	cc
 8000f0a:	2001      	movcc	r0, #1
 8000f0c:	2000      	movcs	r0, #0
 8000f0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f12:	bf00      	nop

08000f14 <__aeabi_f2iz>:
 8000f14:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f18:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f1c:	d30f      	bcc.n	8000f3e <__aeabi_f2iz+0x2a>
 8000f1e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f22:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f26:	d90d      	bls.n	8000f44 <__aeabi_f2iz+0x30>
 8000f28:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f30:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f34:	fa23 f002 	lsr.w	r0, r3, r2
 8000f38:	bf18      	it	ne
 8000f3a:	4240      	negne	r0, r0
 8000f3c:	4770      	bx	lr
 8000f3e:	f04f 0000 	mov.w	r0, #0
 8000f42:	4770      	bx	lr
 8000f44:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f48:	d101      	bne.n	8000f4e <__aeabi_f2iz+0x3a>
 8000f4a:	0242      	lsls	r2, r0, #9
 8000f4c:	d105      	bne.n	8000f5a <__aeabi_f2iz+0x46>
 8000f4e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f52:	bf08      	it	eq
 8000f54:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0000 	mov.w	r0, #0
 8000f5e:	4770      	bx	lr

08000f60 <__aeabi_f2uiz>:
 8000f60:	0042      	lsls	r2, r0, #1
 8000f62:	d20e      	bcs.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f64:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f68:	d30b      	bcc.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f6a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f72:	d409      	bmi.n	8000f88 <__aeabi_f2uiz+0x28>
 8000f74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f7c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f80:	4770      	bx	lr
 8000f82:	f04f 0000 	mov.w	r0, #0
 8000f86:	4770      	bx	lr
 8000f88:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_f2uiz+0x32>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d102      	bne.n	8000f98 <__aeabi_f2uiz+0x38>
 8000f92:	f04f 30ff 	mov.w	r0, #4294967295
 8000f96:	4770      	bx	lr
 8000f98:	f04f 0000 	mov.w	r0, #0
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_uldivmod>:
 8000fa0:	b953      	cbnz	r3, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa2:	b94a      	cbnz	r2, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	bf08      	it	eq
 8000fa8:	2800      	cmpeq	r0, #0
 8000faa:	bf1c      	itt	ne
 8000fac:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb4:	f000 b9be 	b.w	8001334 <__aeabi_idiv0>
 8000fb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc0:	f000 f83c 	bl	800103c <__udivmoddi4>
 8000fc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fcc:	b004      	add	sp, #16
 8000fce:	4770      	bx	lr

08000fd0 <__aeabi_d2lz>:
 8000fd0:	b538      	push	{r3, r4, r5, lr}
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	460d      	mov	r5, r1
 8000fda:	f7ff fd57 	bl	8000a8c <__aeabi_dcmplt>
 8000fde:	b928      	cbnz	r0, 8000fec <__aeabi_d2lz+0x1c>
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	4629      	mov	r1, r5
 8000fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fe8:	f000 b80a 	b.w	8001000 <__aeabi_d2ulz>
 8000fec:	4620      	mov	r0, r4
 8000fee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff2:	f000 f805 	bl	8001000 <__aeabi_d2ulz>
 8000ff6:	4240      	negs	r0, r0
 8000ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ffc:	bd38      	pop	{r3, r4, r5, pc}
 8000ffe:	bf00      	nop

08001000 <__aeabi_d2ulz>:
 8001000:	b5d0      	push	{r4, r6, r7, lr}
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <__aeabi_d2ulz+0x34>)
 8001004:	2200      	movs	r2, #0
 8001006:	4606      	mov	r6, r0
 8001008:	460f      	mov	r7, r1
 800100a:	f7ff facd 	bl	80005a8 <__aeabi_dmul>
 800100e:	f7ff fd8d 	bl	8000b2c <__aeabi_d2uiz>
 8001012:	4604      	mov	r4, r0
 8001014:	f7ff fa4e 	bl	80004b4 <__aeabi_ui2d>
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <__aeabi_d2ulz+0x38>)
 800101a:	2200      	movs	r2, #0
 800101c:	f7ff fac4 	bl	80005a8 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4630      	mov	r0, r6
 8001026:	4639      	mov	r1, r7
 8001028:	f7ff f906 	bl	8000238 <__aeabi_dsub>
 800102c:	f7ff fd7e 	bl	8000b2c <__aeabi_d2uiz>
 8001030:	4621      	mov	r1, r4
 8001032:	bdd0      	pop	{r4, r6, r7, pc}
 8001034:	3df00000 	.word	0x3df00000
 8001038:	41f00000 	.word	0x41f00000

0800103c <__udivmoddi4>:
 800103c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001040:	9d08      	ldr	r5, [sp, #32]
 8001042:	468e      	mov	lr, r1
 8001044:	4604      	mov	r4, r0
 8001046:	4688      	mov	r8, r1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d14a      	bne.n	80010e2 <__udivmoddi4+0xa6>
 800104c:	428a      	cmp	r2, r1
 800104e:	4617      	mov	r7, r2
 8001050:	d962      	bls.n	8001118 <__udivmoddi4+0xdc>
 8001052:	fab2 f682 	clz	r6, r2
 8001056:	b14e      	cbz	r6, 800106c <__udivmoddi4+0x30>
 8001058:	f1c6 0320 	rsb	r3, r6, #32
 800105c:	fa01 f806 	lsl.w	r8, r1, r6
 8001060:	fa20 f303 	lsr.w	r3, r0, r3
 8001064:	40b7      	lsls	r7, r6
 8001066:	ea43 0808 	orr.w	r8, r3, r8
 800106a:	40b4      	lsls	r4, r6
 800106c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001070:	fa1f fc87 	uxth.w	ip, r7
 8001074:	fbb8 f1fe 	udiv	r1, r8, lr
 8001078:	0c23      	lsrs	r3, r4, #16
 800107a:	fb0e 8811 	mls	r8, lr, r1, r8
 800107e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001082:	fb01 f20c 	mul.w	r2, r1, ip
 8001086:	429a      	cmp	r2, r3
 8001088:	d909      	bls.n	800109e <__udivmoddi4+0x62>
 800108a:	18fb      	adds	r3, r7, r3
 800108c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001090:	f080 80ea 	bcs.w	8001268 <__udivmoddi4+0x22c>
 8001094:	429a      	cmp	r2, r3
 8001096:	f240 80e7 	bls.w	8001268 <__udivmoddi4+0x22c>
 800109a:	3902      	subs	r1, #2
 800109c:	443b      	add	r3, r7
 800109e:	1a9a      	subs	r2, r3, r2
 80010a0:	b2a3      	uxth	r3, r4
 80010a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80010a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80010aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010ae:	fb00 fc0c 	mul.w	ip, r0, ip
 80010b2:	459c      	cmp	ip, r3
 80010b4:	d909      	bls.n	80010ca <__udivmoddi4+0x8e>
 80010b6:	18fb      	adds	r3, r7, r3
 80010b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80010bc:	f080 80d6 	bcs.w	800126c <__udivmoddi4+0x230>
 80010c0:	459c      	cmp	ip, r3
 80010c2:	f240 80d3 	bls.w	800126c <__udivmoddi4+0x230>
 80010c6:	443b      	add	r3, r7
 80010c8:	3802      	subs	r0, #2
 80010ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010ce:	eba3 030c 	sub.w	r3, r3, ip
 80010d2:	2100      	movs	r1, #0
 80010d4:	b11d      	cbz	r5, 80010de <__udivmoddi4+0xa2>
 80010d6:	40f3      	lsrs	r3, r6
 80010d8:	2200      	movs	r2, #0
 80010da:	e9c5 3200 	strd	r3, r2, [r5]
 80010de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e2:	428b      	cmp	r3, r1
 80010e4:	d905      	bls.n	80010f2 <__udivmoddi4+0xb6>
 80010e6:	b10d      	cbz	r5, 80010ec <__udivmoddi4+0xb0>
 80010e8:	e9c5 0100 	strd	r0, r1, [r5]
 80010ec:	2100      	movs	r1, #0
 80010ee:	4608      	mov	r0, r1
 80010f0:	e7f5      	b.n	80010de <__udivmoddi4+0xa2>
 80010f2:	fab3 f183 	clz	r1, r3
 80010f6:	2900      	cmp	r1, #0
 80010f8:	d146      	bne.n	8001188 <__udivmoddi4+0x14c>
 80010fa:	4573      	cmp	r3, lr
 80010fc:	d302      	bcc.n	8001104 <__udivmoddi4+0xc8>
 80010fe:	4282      	cmp	r2, r0
 8001100:	f200 8105 	bhi.w	800130e <__udivmoddi4+0x2d2>
 8001104:	1a84      	subs	r4, r0, r2
 8001106:	eb6e 0203 	sbc.w	r2, lr, r3
 800110a:	2001      	movs	r0, #1
 800110c:	4690      	mov	r8, r2
 800110e:	2d00      	cmp	r5, #0
 8001110:	d0e5      	beq.n	80010de <__udivmoddi4+0xa2>
 8001112:	e9c5 4800 	strd	r4, r8, [r5]
 8001116:	e7e2      	b.n	80010de <__udivmoddi4+0xa2>
 8001118:	2a00      	cmp	r2, #0
 800111a:	f000 8090 	beq.w	800123e <__udivmoddi4+0x202>
 800111e:	fab2 f682 	clz	r6, r2
 8001122:	2e00      	cmp	r6, #0
 8001124:	f040 80a4 	bne.w	8001270 <__udivmoddi4+0x234>
 8001128:	1a8a      	subs	r2, r1, r2
 800112a:	0c03      	lsrs	r3, r0, #16
 800112c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001130:	b280      	uxth	r0, r0
 8001132:	b2bc      	uxth	r4, r7
 8001134:	2101      	movs	r1, #1
 8001136:	fbb2 fcfe 	udiv	ip, r2, lr
 800113a:	fb0e 221c 	mls	r2, lr, ip, r2
 800113e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001142:	fb04 f20c 	mul.w	r2, r4, ip
 8001146:	429a      	cmp	r2, r3
 8001148:	d907      	bls.n	800115a <__udivmoddi4+0x11e>
 800114a:	18fb      	adds	r3, r7, r3
 800114c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001150:	d202      	bcs.n	8001158 <__udivmoddi4+0x11c>
 8001152:	429a      	cmp	r2, r3
 8001154:	f200 80e0 	bhi.w	8001318 <__udivmoddi4+0x2dc>
 8001158:	46c4      	mov	ip, r8
 800115a:	1a9b      	subs	r3, r3, r2
 800115c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001160:	fb0e 3312 	mls	r3, lr, r2, r3
 8001164:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001168:	fb02 f404 	mul.w	r4, r2, r4
 800116c:	429c      	cmp	r4, r3
 800116e:	d907      	bls.n	8001180 <__udivmoddi4+0x144>
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	f102 30ff 	add.w	r0, r2, #4294967295
 8001176:	d202      	bcs.n	800117e <__udivmoddi4+0x142>
 8001178:	429c      	cmp	r4, r3
 800117a:	f200 80ca 	bhi.w	8001312 <__udivmoddi4+0x2d6>
 800117e:	4602      	mov	r2, r0
 8001180:	1b1b      	subs	r3, r3, r4
 8001182:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001186:	e7a5      	b.n	80010d4 <__udivmoddi4+0x98>
 8001188:	f1c1 0620 	rsb	r6, r1, #32
 800118c:	408b      	lsls	r3, r1
 800118e:	fa22 f706 	lsr.w	r7, r2, r6
 8001192:	431f      	orrs	r7, r3
 8001194:	fa0e f401 	lsl.w	r4, lr, r1
 8001198:	fa20 f306 	lsr.w	r3, r0, r6
 800119c:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011a4:	4323      	orrs	r3, r4
 80011a6:	fa00 f801 	lsl.w	r8, r0, r1
 80011aa:	fa1f fc87 	uxth.w	ip, r7
 80011ae:	fbbe f0f9 	udiv	r0, lr, r9
 80011b2:	0c1c      	lsrs	r4, r3, #16
 80011b4:	fb09 ee10 	mls	lr, r9, r0, lr
 80011b8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011bc:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c0:	45a6      	cmp	lr, r4
 80011c2:	fa02 f201 	lsl.w	r2, r2, r1
 80011c6:	d909      	bls.n	80011dc <__udivmoddi4+0x1a0>
 80011c8:	193c      	adds	r4, r7, r4
 80011ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80011ce:	f080 809c 	bcs.w	800130a <__udivmoddi4+0x2ce>
 80011d2:	45a6      	cmp	lr, r4
 80011d4:	f240 8099 	bls.w	800130a <__udivmoddi4+0x2ce>
 80011d8:	3802      	subs	r0, #2
 80011da:	443c      	add	r4, r7
 80011dc:	eba4 040e 	sub.w	r4, r4, lr
 80011e0:	fa1f fe83 	uxth.w	lr, r3
 80011e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80011e8:	fb09 4413 	mls	r4, r9, r3, r4
 80011ec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f0:	fb03 fc0c 	mul.w	ip, r3, ip
 80011f4:	45a4      	cmp	ip, r4
 80011f6:	d908      	bls.n	800120a <__udivmoddi4+0x1ce>
 80011f8:	193c      	adds	r4, r7, r4
 80011fa:	f103 3eff 	add.w	lr, r3, #4294967295
 80011fe:	f080 8082 	bcs.w	8001306 <__udivmoddi4+0x2ca>
 8001202:	45a4      	cmp	ip, r4
 8001204:	d97f      	bls.n	8001306 <__udivmoddi4+0x2ca>
 8001206:	3b02      	subs	r3, #2
 8001208:	443c      	add	r4, r7
 800120a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800120e:	eba4 040c 	sub.w	r4, r4, ip
 8001212:	fba0 ec02 	umull	lr, ip, r0, r2
 8001216:	4564      	cmp	r4, ip
 8001218:	4673      	mov	r3, lr
 800121a:	46e1      	mov	r9, ip
 800121c:	d362      	bcc.n	80012e4 <__udivmoddi4+0x2a8>
 800121e:	d05f      	beq.n	80012e0 <__udivmoddi4+0x2a4>
 8001220:	b15d      	cbz	r5, 800123a <__udivmoddi4+0x1fe>
 8001222:	ebb8 0203 	subs.w	r2, r8, r3
 8001226:	eb64 0409 	sbc.w	r4, r4, r9
 800122a:	fa04 f606 	lsl.w	r6, r4, r6
 800122e:	fa22 f301 	lsr.w	r3, r2, r1
 8001232:	431e      	orrs	r6, r3
 8001234:	40cc      	lsrs	r4, r1
 8001236:	e9c5 6400 	strd	r6, r4, [r5]
 800123a:	2100      	movs	r1, #0
 800123c:	e74f      	b.n	80010de <__udivmoddi4+0xa2>
 800123e:	fbb1 fcf2 	udiv	ip, r1, r2
 8001242:	0c01      	lsrs	r1, r0, #16
 8001244:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001248:	b280      	uxth	r0, r0
 800124a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800124e:	463b      	mov	r3, r7
 8001250:	4638      	mov	r0, r7
 8001252:	463c      	mov	r4, r7
 8001254:	46b8      	mov	r8, r7
 8001256:	46be      	mov	lr, r7
 8001258:	2620      	movs	r6, #32
 800125a:	fbb1 f1f7 	udiv	r1, r1, r7
 800125e:	eba2 0208 	sub.w	r2, r2, r8
 8001262:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001266:	e766      	b.n	8001136 <__udivmoddi4+0xfa>
 8001268:	4601      	mov	r1, r0
 800126a:	e718      	b.n	800109e <__udivmoddi4+0x62>
 800126c:	4610      	mov	r0, r2
 800126e:	e72c      	b.n	80010ca <__udivmoddi4+0x8e>
 8001270:	f1c6 0220 	rsb	r2, r6, #32
 8001274:	fa2e f302 	lsr.w	r3, lr, r2
 8001278:	40b7      	lsls	r7, r6
 800127a:	40b1      	lsls	r1, r6
 800127c:	fa20 f202 	lsr.w	r2, r0, r2
 8001280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001284:	430a      	orrs	r2, r1
 8001286:	fbb3 f8fe 	udiv	r8, r3, lr
 800128a:	b2bc      	uxth	r4, r7
 800128c:	fb0e 3318 	mls	r3, lr, r8, r3
 8001290:	0c11      	lsrs	r1, r2, #16
 8001292:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001296:	fb08 f904 	mul.w	r9, r8, r4
 800129a:	40b0      	lsls	r0, r6
 800129c:	4589      	cmp	r9, r1
 800129e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012a2:	b280      	uxth	r0, r0
 80012a4:	d93e      	bls.n	8001324 <__udivmoddi4+0x2e8>
 80012a6:	1879      	adds	r1, r7, r1
 80012a8:	f108 3cff 	add.w	ip, r8, #4294967295
 80012ac:	d201      	bcs.n	80012b2 <__udivmoddi4+0x276>
 80012ae:	4589      	cmp	r9, r1
 80012b0:	d81f      	bhi.n	80012f2 <__udivmoddi4+0x2b6>
 80012b2:	eba1 0109 	sub.w	r1, r1, r9
 80012b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80012ba:	fb09 f804 	mul.w	r8, r9, r4
 80012be:	fb0e 1119 	mls	r1, lr, r9, r1
 80012c2:	b292      	uxth	r2, r2
 80012c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012c8:	4542      	cmp	r2, r8
 80012ca:	d229      	bcs.n	8001320 <__udivmoddi4+0x2e4>
 80012cc:	18ba      	adds	r2, r7, r2
 80012ce:	f109 31ff 	add.w	r1, r9, #4294967295
 80012d2:	d2c4      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d4:	4542      	cmp	r2, r8
 80012d6:	d2c2      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d8:	f1a9 0102 	sub.w	r1, r9, #2
 80012dc:	443a      	add	r2, r7
 80012de:	e7be      	b.n	800125e <__udivmoddi4+0x222>
 80012e0:	45f0      	cmp	r8, lr
 80012e2:	d29d      	bcs.n	8001220 <__udivmoddi4+0x1e4>
 80012e4:	ebbe 0302 	subs.w	r3, lr, r2
 80012e8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012ec:	3801      	subs	r0, #1
 80012ee:	46e1      	mov	r9, ip
 80012f0:	e796      	b.n	8001220 <__udivmoddi4+0x1e4>
 80012f2:	eba7 0909 	sub.w	r9, r7, r9
 80012f6:	4449      	add	r1, r9
 80012f8:	f1a8 0c02 	sub.w	ip, r8, #2
 80012fc:	fbb1 f9fe 	udiv	r9, r1, lr
 8001300:	fb09 f804 	mul.w	r8, r9, r4
 8001304:	e7db      	b.n	80012be <__udivmoddi4+0x282>
 8001306:	4673      	mov	r3, lr
 8001308:	e77f      	b.n	800120a <__udivmoddi4+0x1ce>
 800130a:	4650      	mov	r0, sl
 800130c:	e766      	b.n	80011dc <__udivmoddi4+0x1a0>
 800130e:	4608      	mov	r0, r1
 8001310:	e6fd      	b.n	800110e <__udivmoddi4+0xd2>
 8001312:	443b      	add	r3, r7
 8001314:	3a02      	subs	r2, #2
 8001316:	e733      	b.n	8001180 <__udivmoddi4+0x144>
 8001318:	f1ac 0c02 	sub.w	ip, ip, #2
 800131c:	443b      	add	r3, r7
 800131e:	e71c      	b.n	800115a <__udivmoddi4+0x11e>
 8001320:	4649      	mov	r1, r9
 8001322:	e79c      	b.n	800125e <__udivmoddi4+0x222>
 8001324:	eba1 0109 	sub.w	r1, r1, r9
 8001328:	46c4      	mov	ip, r8
 800132a:	fbb1 f9fe 	udiv	r9, r1, lr
 800132e:	fb09 f804 	mul.w	r8, r9, r4
 8001332:	e7c4      	b.n	80012be <__udivmoddi4+0x282>

08001334 <__aeabi_idiv0>:
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop

08001338 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001344:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001346:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001354:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4013      	ands	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001370:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001374:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001376:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4313      	orrs	r3, r2
 800137e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001384:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4013      	ands	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800138c:	68fb      	ldr	r3, [r7, #12]
}
 800138e:	bf00      	nop
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80013a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	43db      	mvns	r3, r3
 80013aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013ae:	4013      	ands	r3, r2
 80013b0:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80013c0:	4b23      	ldr	r3, [pc, #140]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c2:	4a24      	ldr	r2, [pc, #144]	@ (8001454 <MX_ADC_Init+0x98>)
 80013c4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013c6:	4b22      	ldr	r3, [pc, #136]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80013cc:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80013ce:	4b20      	ldr	r3, [pc, #128]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013da:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <MX_ADC_Init+0x94>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e2:	2204      	movs	r2, #4
 80013e4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80013ec:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <MX_ADC_Init+0x94>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <MX_ADC_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80013f8:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <MX_ADC_Init+0x94>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80013fe:	4b14      	ldr	r3, [pc, #80]	@ (8001450 <MX_ADC_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <MX_ADC_Init+0x94>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800140c:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <MX_ADC_Init+0x94>)
 800140e:	2200      	movs	r2, #0
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <MX_ADC_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800141a:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <MX_ADC_Init+0x94>)
 800141c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001420:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <MX_ADC_Init+0x94>)
 8001424:	2207      	movs	r2, #7
 8001426:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <MX_ADC_Init+0x94>)
 800142a:	2207      	movs	r2, #7
 800142c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800142e:	4b08      	ldr	r3, [pc, #32]	@ (8001450 <MX_ADC_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <MX_ADC_Init+0x94>)
 8001438:	2200      	movs	r2, #0
 800143a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <MX_ADC_Init+0x94>)
 800143e:	f002 fb83 	bl	8003b48 <HAL_ADC_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001448:	f000 fd52 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000340 	.word	0x20000340
 8001454:	40012400 	.word	0x40012400

08001458 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <HAL_ADC_MspInit+0x50>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d112      	bne.n	80014a0 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800147a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800147e:	f7ff ff73 	bl	8001368 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	2002      	movs	r0, #2
 8001484:	f7ff ff58 	bl	8001338 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 8001488:	2310      	movs	r3, #16
 800148a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800148c:	2303      	movs	r3, #3
 800148e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	4619      	mov	r1, r3
 800149a:	4804      	ldr	r0, [pc, #16]	@ (80014ac <HAL_ADC_MspInit+0x54>)
 800149c:	f004 f994 	bl	80057c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40012400 	.word	0x40012400
 80014ac:	48000400 	.word	0x48000400

080014b0 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a07      	ldr	r2, [pc, #28]	@ (80014dc <HAL_ADC_MspDeInit+0x2c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d107      	bne.n	80014d2 <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80014c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014c6:	f7ff ff67 	bl	8001398 <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 80014ca:	2110      	movs	r1, #16
 80014cc:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <HAL_ADC_MspDeInit+0x30>)
 80014ce:	f004 fadb 	bl	8005a88 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40012400 	.word	0x40012400
 80014e0:	48000400 	.word	0x48000400

080014e4 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80014e8:	4b03      	ldr	r3, [pc, #12]	@ (80014f8 <SYS_InitMeasurement+0x14>)
 80014ea:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <SYS_InitMeasurement+0x18>)
 80014ec:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000340 	.word	0x20000340
 80014fc:	40012400 	.word	0x40012400

08001500 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08c      	sub	sp, #48	@ 0x30
 8001504:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  uint16_t userbatteryLevelmV = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	817b      	strh	r3, [r7, #10]
  uint32_t measVref = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
  uint32_t vdd_mV = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  uint32_t raw_pin = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
  uint32_t pin_mV = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]

  /* Measure internal VREFINT to compute Vdd (in mV) */
  measVref = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800151a:	482a      	ldr	r0, [pc, #168]	@ (80015c4 <SYS_GetBatteryLevel+0xc4>)
 800151c:	f000 f860 	bl	80015e0 <ADC_ReadChannels>
 8001520:	6078      	str	r0, [r7, #4]

  if (measVref == 0)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <SYS_GetBatteryLevel+0x2c>
  {
    return 0; /* no measurement available */
 8001528:	2300      	movs	r3, #0
 800152a:	e047      	b.n	80015bc <SYS_GetBatteryLevel+0xbc>
  }

  if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800152c:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001534:	4293      	cmp	r3, r2
 8001536:	d00b      	beq.n	8001550 <SYS_GetBatteryLevel+0x50>
  {
    /* Device with Reference voltage calibrated in production: use device optimized parameters */
    vdd_mV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measVref, ADC_RESOLUTION_12B);
 8001538:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001542:	fb03 f202 	mul.w	r2, r3, r2
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	fbb2 f3f3 	udiv	r3, r2, r3
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e004      	b.n	800155a <SYS_GetBatteryLevel+0x5a>
  }
  else
  {
    /* Device with Reference voltage not calibrated in production: use generic parameters */
    vdd_mV = (VREFINT_CAL_VREF * 1510) / measVref;
 8001550:	4a1e      	ldr	r2, [pc, #120]	@ (80015cc <SYS_GetBatteryLevel+0xcc>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	fbb2 f3f3 	udiv	r3, r2, r3
 8001558:	617b      	str	r3, [r7, #20]
  }

  /* Read the external battery sense pin on ADC_IN3 (PB4) */
  raw_pin = ADC_ReadChannels(ADC_CHANNEL_3);
 800155a:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <SYS_GetBatteryLevel+0xd0>)
 800155c:	f000 f840 	bl	80015e0 <ADC_ReadChannels>
 8001560:	6138      	str	r0, [r7, #16]

  if (raw_pin == 0)
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d102      	bne.n	800156e <SYS_GetBatteryLevel+0x6e>
  {
    pin_mV = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	e00b      	b.n	8001586 <SYS_GetBatteryLevel+0x86>
  }
  else
  {
    /* Convert ADC counts to mV using measured Vdd. ADC resolution is 12-bit (0..4095) */
    pin_mV = (raw_pin * vdd_mV) / 4095U;
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	fb03 f202 	mul.w	r2, r3, r2
 8001576:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <SYS_GetBatteryLevel+0xd4>)
 8001578:	fba3 1302 	umull	r1, r3, r3, r2
 800157c:	1ad2      	subs	r2, r2, r3
 800157e:	0852      	lsrs	r2, r2, #1
 8001580:	4413      	add	r3, r2
 8001582:	0adb      	lsrs	r3, r3, #11
 8001584:	60fb      	str	r3, [r7, #12]
  }

  /* The hardware uses a resistor divider so that the ADC sees ~0.28 * Vbattery.
     To reconstruct the real battery voltage (mV) we multiply by the inverse (4.03 ~= 403/100).
     Use integer math to avoid floats. */
  userbatteryLevelmV = (uint16_t)((pin_mV * 403U) / 100U);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f240 1293 	movw	r2, #403	@ 0x193
 800158c:	fb02 f303 	mul.w	r3, r2, r3
 8001590:	4a11      	ldr	r2, [pc, #68]	@ (80015d8 <SYS_GetBatteryLevel+0xd8>)
 8001592:	fba2 2303 	umull	r2, r3, r2, r3
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	817b      	strh	r3, [r7, #10]

  /* Debug: print ADC internals to help diagnose first-uplink anomalies */
  /* Note: use %u and cast to unsigned int to avoid unsupported long specifiers */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: SYS_GetBatteryLevel: measVref=%u vdd_mV=%u raw_pin=%u pin_mV=%u batt_mV=%u\r\n",
 800159a:	897b      	ldrh	r3, [r7, #10]
 800159c:	9304      	str	r3, [sp, #16]
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	9303      	str	r3, [sp, #12]
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <SYS_GetBatteryLevel+0xdc>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	2100      	movs	r1, #0
 80015b4:	2002      	movs	r0, #2
 80015b6:	f01b fdd1 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    (unsigned int)measVref, (unsigned int)vdd_mV, (unsigned int)raw_pin, (unsigned int)pin_mV, (unsigned int)userbatteryLevelmV);

  return userbatteryLevelmV;
 80015ba:	897b      	ldrh	r3, [r7, #10]

  return batteryLevelmV;
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	b4002000 	.word	0xb4002000
 80015c8:	1fff75aa 	.word	0x1fff75aa
 80015cc:	004c08d8 	.word	0x004c08d8
 80015d0:	0c000008 	.word	0x0c000008
 80015d4:	00100101 	.word	0x00100101
 80015d8:	51eb851f 	.word	0x51eb851f
 80015dc:	08020820 	.word	0x08020820

080015e0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015ec:	f107 0308 	add.w	r3, r7, #8
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80015f8:	f7ff fee0 	bl	80013bc <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80015fc:	481a      	ldr	r0, [pc, #104]	@ (8001668 <ADC_ReadChannels+0x88>)
 80015fe:	f003 f8dd 	bl	80047bc <HAL_ADCEx_Calibration_Start>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001608:	f000 fc72 	bl	8001ef0 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001618:	f107 0308 	add.w	r3, r7, #8
 800161c:	4619      	mov	r1, r3
 800161e:	4812      	ldr	r0, [pc, #72]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001620:	f002 fdce 	bl	80041c0 <HAL_ADC_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800162a:	f000 fc61 	bl	8001ef0 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 800162e:	480e      	ldr	r0, [pc, #56]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001630:	f002 fcaa 	bl	8003f88 <HAL_ADC_Start>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800163a:	f000 fc59 	bl	8001ef0 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800163e:	f04f 31ff 	mov.w	r1, #4294967295
 8001642:	4809      	ldr	r0, [pc, #36]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001644:	f002 fd18 	bl	8004078 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001648:	4807      	ldr	r0, [pc, #28]	@ (8001668 <ADC_ReadChannels+0x88>)
 800164a:	f002 fce3 	bl	8004014 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800164e:	4806      	ldr	r0, [pc, #24]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001650:	f002 fda9 	bl	80041a6 <HAL_ADC_GetValue>
 8001654:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8001656:	4804      	ldr	r0, [pc, #16]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001658:	f002 fc0a 	bl	8003e70 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800165c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000340 	.word	0x20000340

0800166c <LL_AHB1_GRP1_EnableClock>:
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800167a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4313      	orrs	r3, r2
 8001682:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001688:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001690:	68fb      	ldr	r3, [r7, #12]
}
 8001692:	bf00      	nop
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016a0:	2004      	movs	r0, #4
 80016a2:	f7ff ffe3 	bl	800166c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff ffe0 	bl	800166c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	200b      	movs	r0, #11
 80016b2:	f003 fa4c 	bl	8004b4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016b6:	200b      	movs	r0, #11
 80016b8:	f003 fa63 	bl	8004b82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2100      	movs	r1, #0
 80016c0:	200c      	movs	r0, #12
 80016c2:	f003 fa44 	bl	8004b4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016c6:	200c      	movs	r0, #12
 80016c8:	f003 fa5b 	bl	8004b82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2100      	movs	r1, #0
 80016d0:	200d      	movs	r0, #13
 80016d2:	f003 fa3c 	bl	8004b4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016d6:	200d      	movs	r0, #13
 80016d8:	f003 fa53 	bl	8004b82 <HAL_NVIC_EnableIRQ>

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80016ec:	23ff      	movs	r3, #255	@ 0xff
 80016ee:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80016f6:	d311      	bcc.n	800171c <FLASH_IF_Write+0x3c>
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <FLASH_IF_Write+0x48>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	029a      	lsls	r2, r3, #10
 80016fe:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <FLASH_IF_Write+0x4c>)
 8001700:	4013      	ands	r3, r2
 8001702:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001706:	3b01      	subs	r3, #1
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	4293      	cmp	r3, r2
 800170c:	d306      	bcc.n	800171c <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f000 f834 	bl	8001780 <FLASH_IF_INT_Write>
 8001718:	4603      	mov	r3, r0
 800171a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 800171c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	1fff75e0 	.word	0x1fff75e0
 800172c:	03fffc00 	.word	0x03fffc00

08001730 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800173c:	23ff      	movs	r3, #255	@ 0xff
 800173e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001746:	d311      	bcc.n	800176c <FLASH_IF_Read+0x3c>
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <FLASH_IF_Read+0x48>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	029a      	lsls	r2, r3, #10
 800174e:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <FLASH_IF_Read+0x4c>)
 8001750:	4013      	ands	r3, r2
 8001752:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001756:	3b01      	subs	r3, #1
 8001758:	68ba      	ldr	r2, [r7, #8]
 800175a:	4293      	cmp	r3, r2
 800175c:	d306      	bcc.n	800176c <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f944 	bl	80019f0 <FLASH_IF_INT_Read>
 8001768:	4603      	mov	r3, r0
 800176a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 800176c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	1fff75e0 	.word	0x1fff75e0
 800177c:	03fffc00 	.word	0x03fffc00

08001780 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001784:	b098      	sub	sp, #96	@ 0x60
 8001786:	af00      	add	r7, sp, #0
 8001788:	6278      	str	r0, [r7, #36]	@ 0x24
 800178a:	6239      	str	r1, [r7, #32]
 800178c:	61fa      	str	r2, [r7, #28]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 8001794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001796:	65bb      	str	r3, [r7, #88]	@ 0x58
  uint32_t uSource = (uint32_t)pSource;
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t length = uLength;
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t page_address;
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;
  volatile uint64_t data = 0;
 80017a0:	f04f 0200 	mov.w	r2, #0
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 80017ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00c      	beq.n	80017cc <FLASH_IF_INT_Write+0x4c>
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d009      	beq.n	80017cc <FLASH_IF_INT_Write+0x4c>
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d104      	bne.n	80017cc <FLASH_IF_INT_Write+0x4c>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <FLASH_IF_INT_Write+0x52>
  {
    return FLASH_IF_PARAM_ERROR;
 80017cc:	f06f 0305 	mvn.w	r3, #5
 80017d0:	e103      	b.n	80019da <FLASH_IF_INT_Write+0x25a>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 80017d2:	f000 f995 	bl	8001b00 <FLASH_IF_INT_Clear_Error>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (ret_status == FLASH_IF_OK)
 80017dc:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f040 80f8 	bne.w	80019d6 <FLASH_IF_INT_Write+0x256>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 80017e6:	f003 fe17 	bl	8005418 <HAL_FLASH_Unlock>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f040 80ef 	bne.w	80019d0 <FLASH_IF_INT_Write+0x250>
    {
      start_page_index = PAGE_INDEX(uDest);
 80017f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017f4:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80017f8:	4b7a      	ldr	r3, [pc, #488]	@ (80019e4 <FLASH_IF_INT_Write+0x264>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	029a      	lsls	r2, r3, #10
 80017fe:	4b7a      	ldr	r3, [pc, #488]	@ (80019e8 <FLASH_IF_INT_Write+0x268>)
 8001800:	4013      	ands	r3, r2
 8001802:	fbb1 f2f3 	udiv	r2, r1, r3
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	1acb      	subs	r3, r1, r3
 800180c:	0adb      	lsrs	r3, r3, #11
 800180e:	643b      	str	r3, [r7, #64]	@ 0x40
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	4413      	add	r3, r2
 8001816:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 800181a:	3901      	subs	r1, #1
 800181c:	4b71      	ldr	r3, [pc, #452]	@ (80019e4 <FLASH_IF_INT_Write+0x264>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	029a      	lsls	r2, r3, #10
 8001822:	4b71      	ldr	r3, [pc, #452]	@ (80019e8 <FLASH_IF_INT_Write+0x268>)
 8001824:	4013      	ands	r3, r2
 8001826:	fbb1 f2f3 	udiv	r2, r1, r3
 800182a:	fb02 f303 	mul.w	r3, r2, r3
 800182e:	1acb      	subs	r3, r1, r3
 8001830:	0ada      	lsrs	r2, r3, #11
 8001832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	3301      	adds	r3, #1
 8001838:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if (number_pages > 1)
 800183a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800183c:	2b01      	cmp	r3, #1
 800183e:	d905      	bls.n	800184c <FLASH_IF_INT_Write+0xcc>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 8001840:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001846:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800184a:	653b      	str	r3, [r7, #80]	@ 0x50
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800184c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800184e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001850:	e0b2      	b.n	80019b8 <FLASH_IF_INT_Write+0x238>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001854:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001858:	02db      	lsls	r3, r3, #11
 800185a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (pAllocatedBuffer == NULL)
 800185c:	4b63      	ldr	r3, [pc, #396]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d103      	bne.n	800186c <FLASH_IF_INT_Write+0xec>
        {
          ret_status = FLASH_IF_PARAM_ERROR;
 8001864:	23fa      	movs	r3, #250	@ 0xfa
 8001866:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break; /* exit for loop */
 800186a:	e0ae      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
        }

        /* backup initial Flash page data in RAM area */
        FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 800186c:	4b5f      	ldr	r3, [pc, #380]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800186e:	6818      	ldr	r0, [r3, #0]
 8001870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001872:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001876:	4619      	mov	r1, r3
 8001878:	f000 f8ba 	bl	80019f0 <FLASH_IF_INT_Read>
        /* copy fragment into RAM area */
        UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 800187c:	4b5b      	ldr	r3, [pc, #364]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001882:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001886:	18d0      	adds	r0, r2, r3
 8001888:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800188a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800188c:	b29b      	uxth	r3, r3
 800188e:	461a      	mov	r2, r3
 8001890:	f01a fc80 	bl	801c194 <UTIL_MEM_cpy_8>

        /*  erase the Flash sector, to avoid writing twice in RAM */
        if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 8001894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001896:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f8c6 	bl	8001a2c <FLASH_IF_INT_Erase>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <FLASH_IF_INT_Write+0x12e>
        {
          ret_status = FLASH_IF_ERASE_ERROR;
 80018a6:	23fe      	movs	r3, #254	@ 0xfe
 80018a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break; /* exit for loop */
 80018ac:	e08d      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
        }

        /* copy the whole flash sector including fragment from RAM to Flash */
        current_dest = page_address;
 80018ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018b0:	647b      	str	r3, [r7, #68]	@ 0x44
        current_source = (uint32_t)pAllocatedBuffer;
 80018b2:	4b4e      	ldr	r3, [pc, #312]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
        current_length = FLASH_PAGE_SIZE;
 80018b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018bc:	633b      	str	r3, [r7, #48]	@ 0x30

          /* Unlock back the Flash */
        if (HAL_OK != HAL_FLASH_Unlock())
 80018be:	f003 fdab 	bl	8005418 <HAL_FLASH_Unlock>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <FLASH_IF_INT_Write+0x14e>
        {
          ret_status = FLASH_IF_LOCK_ERROR;
 80018c8:	23fb      	movs	r3, #251	@ 0xfb
 80018ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 80018ce:	2300      	movs	r3, #0
 80018d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018d2:	e055      	b.n	8001980 <FLASH_IF_INT_Write+0x200>
        {
          data = (uint64_t)(*(uint32_t*)(current_source + address_offset));
 80018d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018d8:	4413      	add	r3, r2
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2200      	movs	r2, #0
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	617a      	str	r2, [r7, #20]
 80018e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018e6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
          data |= ((uint64_t)(*(uint32_t*)(current_source + sizeof(current_source) + address_offset)) << 32U);
 80018ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018ee:	4413      	add	r3, r2
 80018f0:	3304      	adds	r3, #4
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2200      	movs	r2, #0
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	60fa      	str	r2, [r7, #12]
 80018fa:	f04f 0000 	mov.w	r0, #0
 80018fe:	f04f 0100 	mov.w	r1, #0
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	0019      	movs	r1, r3
 8001906:	2000      	movs	r0, #0
 8001908:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800190c:	ea40 0a02 	orr.w	sl, r0, r2
 8001910:	ea41 0b03 	orr.w	fp, r1, r3
 8001914:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest, data) == HAL_OK)
 8001918:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800191c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800191e:	2001      	movs	r0, #1
 8001920:	f003 fd36 	bl	8005390 <HAL_FLASH_Program>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d123      	bne.n	8001972 <FLASH_IF_INT_Write+0x1f2>
          {
            /* Check the written value */
            if ( ((uint64_t)(*(uint32_t*)(current_dest)) | ((uint64_t)(*(uint32_t*)(current_dest + sizeof(current_dest))) << 32U)) != data)
 800192a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	4698      	mov	r8, r3
 8001932:	4691      	mov	r9, r2
 8001934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001936:	3304      	adds	r3, #4
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2200      	movs	r2, #0
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	607a      	str	r2, [r7, #4]
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	f04f 0300 	mov.w	r3, #0
 8001948:	6839      	ldr	r1, [r7, #0]
 800194a:	000b      	movs	r3, r1
 800194c:	2200      	movs	r2, #0
 800194e:	ea48 0402 	orr.w	r4, r8, r2
 8001952:	ea49 0503 	orr.w	r5, r9, r3
 8001956:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800195a:	429d      	cmp	r5, r3
 800195c:	bf08      	it	eq
 800195e:	4294      	cmpeq	r4, r2
 8001960:	d003      	beq.n	800196a <FLASH_IF_INT_Write+0x1ea>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001962:	23fc      	movs	r3, #252	@ 0xfc
 8001964:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
              break;
 8001968:	e00e      	b.n	8001988 <FLASH_IF_INT_Write+0x208>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800196a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800196c:	3308      	adds	r3, #8
 800196e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001970:	e003      	b.n	800197a <FLASH_IF_INT_Write+0x1fa>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001972:	23fc      	movs	r3, #252	@ 0xfc
 8001974:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            break;
 8001978:	e006      	b.n	8001988 <FLASH_IF_INT_Write+0x208>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800197a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800197c:	3308      	adds	r3, #8
 800197e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001980:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001984:	429a      	cmp	r2, r3
 8001986:	d3a5      	bcc.n	80018d4 <FLASH_IF_INT_Write+0x154>
          }
        }

        if (ret_status != FLASH_IF_OK)
 8001988:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800198c:	2b00      	cmp	r3, #0
 800198e:	d11b      	bne.n	80019c8 <FLASH_IF_INT_Write+0x248>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 8001990:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001994:	4413      	add	r3, r2
 8001996:	65bb      	str	r3, [r7, #88]	@ 0x58
        uSource += length;
 8001998:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800199a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800199c:	4413      	add	r3, r2
 800199e:	657b      	str	r3, [r7, #84]	@ 0x54
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 80019a0:	69fa      	ldr	r2, [r7, #28]
 80019a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019aa:	bf28      	it	cs
 80019ac:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 80019b0:	653b      	str	r3, [r7, #80]	@ 0x50
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80019b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019b4:	3301      	adds	r3, #1
 80019b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80019ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019bc:	4413      	add	r3, r2
 80019be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80019c0:	429a      	cmp	r2, r3
 80019c2:	f4ff af46 	bcc.w	8001852 <FLASH_IF_INT_Write+0xd2>
 80019c6:	e000      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
          break;
 80019c8:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80019ca:	f003 fd47 	bl	800545c <HAL_FLASH_Lock>
 80019ce:	e002      	b.n	80019d6 <FLASH_IF_INT_Write+0x256>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80019d0:	23fb      	movs	r3, #251	@ 0xfb
 80019d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80019d6:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3760      	adds	r7, #96	@ 0x60
 80019de:	46bd      	mov	sp, r7
 80019e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019e4:	1fff75e0 	.word	0x1fff75e0
 80019e8:	03fffc00 	.word	0x03fffc00
 80019ec:	200003a4 	.word	0x200003a4

080019f0 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <FLASH_IF_INT_Read+0x1c>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a0c:	f06f 0305 	mvn.w	r3, #5
 8001a10:	e008      	b.n	8001a24 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	461a      	mov	r2, r3
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f01a fbba 	bl	801c194 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001a20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a4c:	f06f 0305 	mvn.w	r3, #5
 8001a50:	e04e      	b.n	8001af0 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001a52:	f000 f855 	bl	8001b00 <FLASH_IF_INT_Clear_Error>
 8001a56:	4603      	mov	r3, r0
 8001a58:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001a5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d144      	bne.n	8001aec <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001a62:	f003 fcd9 	bl	8005418 <HAL_FLASH_Unlock>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d13d      	bne.n	8001ae8 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001a76:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <FLASH_IF_INT_Erase+0xcc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	0299      	lsls	r1, r3, #10
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001afc <FLASH_IF_INT_Erase+0xd0>)
 8001a7e:	400b      	ands	r3, r1
 8001a80:	fbb2 f1f3 	udiv	r1, r2, r3
 8001a84:	fb01 f303 	mul.w	r3, r1, r3
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	0adb      	lsrs	r3, r3, #11
 8001a8c:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	4a17      	ldr	r2, [pc, #92]	@ (8001af8 <FLASH_IF_INT_Erase+0xcc>)
 8001a9c:	6812      	ldr	r2, [r2, #0]
 8001a9e:	0291      	lsls	r1, r2, #10
 8001aa0:	4a16      	ldr	r2, [pc, #88]	@ (8001afc <FLASH_IF_INT_Erase+0xd0>)
 8001aa2:	400a      	ands	r2, r1
 8001aa4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001aa8:	fb01 f202 	mul.w	r2, r1, r2
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	0ada      	lsrs	r2, r3, #11
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001ab8:	f107 0214 	add.w	r2, r7, #20
 8001abc:	f107 0308 	add.w	r3, r7, #8
 8001ac0:	4611      	mov	r1, r2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f003 fdaa 	bl	800561c <HAL_FLASHEx_Erase>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 8001acc:	7fbb      	ldrb	r3, [r7, #30]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001ad2:	7fbb      	ldrb	r3, [r7, #30]
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d101      	bne.n	8001adc <FLASH_IF_INT_Erase+0xb0>
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e001      	b.n	8001ae0 <FLASH_IF_INT_Erase+0xb4>
 8001adc:	f06f 0301 	mvn.w	r3, #1
 8001ae0:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001ae2:	f003 fcbb 	bl	800545c <HAL_FLASH_Lock>
 8001ae6:	e001      	b.n	8001aec <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001ae8:	23fb      	movs	r3, #251	@ 0xfb
 8001aea:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001aec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3720      	adds	r7, #32
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	1fff75e0 	.word	0x1fff75e0
 8001afc:	03fffc00 	.word	0x03fffc00

08001b00 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001b06:	23fb      	movs	r3, #251	@ 0xfb
 8001b08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001b0a:	f003 fc85 	bl	8005418 <HAL_FLASH_Unlock>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d110      	bne.n	8001b36 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b1a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001b1e:	6193      	str	r3, [r2, #24]
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b22:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001b26:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001b28:	f003 fc98 	bl	800545c <HAL_FLASH_Lock>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	58004000 	.word	0x58004000

08001b48 <LL_AHB2_GRP1_EnableClock>:
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
}
 8001b6e:	bf00      	nop
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7e:	1d3b      	adds	r3, r7, #4
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f7ff ffdb 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2002      	movs	r0, #2
 8001b94:	f7ff ffd8 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b98:	2004      	movs	r0, #4
 8001b9a:	f7ff ffd5 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2108      	movs	r1, #8
 8001ba2:	4840      	ldr	r0, [pc, #256]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001ba4:	f004 f855 	bl	8005c52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	2120      	movs	r1, #32
 8001bac:	483d      	ldr	r0, [pc, #244]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001bae:	f004 f850 	bl	8005c52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f240 2131 	movw	r1, #561	@ 0x231
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bbc:	f004 f849 	bl	8005c52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDA_Pin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8001bc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bc6:	2312      	movs	r3, #18
 8001bc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	4619      	mov	r1, r3
 8001bda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bde:	f003 fdf3 	bl	80057c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SCL_Pin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001be2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001be6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be8:	2312      	movs	r3, #18
 8001bea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4829      	ldr	r0, [pc, #164]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001bfe:	f003 fde3 	bl	80057c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001c02:	2328      	movs	r3, #40	@ 0x28
 8001c04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c06:	2301      	movs	r3, #1
 8001c08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	4619      	mov	r1, r3
 8001c16:	4823      	ldr	r0, [pc, #140]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c18:	f003 fdd6 	bl	80057c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG1_Pin RF_CTRL1_Pin RF_CTRL2_Pin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001c1c:	2331      	movs	r3, #49	@ 0x31
 8001c1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c20:	2301      	movs	r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c34:	f003 fdc8 	bl	80057c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUT1_Pin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001c38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c3e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4815      	ldr	r0, [pc, #84]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c4e:	f003 fdbb 	bl	80057c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001c52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	2300      	movs	r3, #0
 8001c62:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	4619      	mov	r1, r3
 8001c68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c6c:	f003 fdac 	bl	80057c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pulsador_Pin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4807      	ldr	r0, [pc, #28]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c86:	f003 fd9f 	bl	80057c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2029      	movs	r0, #41	@ 0x29
 8001c90:	f002 ff5d 	bl	8004b4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c94:	2029      	movs	r0, #41	@ 0x29
 8001c96:	f002 ff74 	bl	8004b82 <HAL_NVIC_EnableIRQ>

}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	48000400 	.word	0x48000400

08001ca8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb8:	f023 0218 	bic.w	r2, r3, #24
 8001cbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
	...

08001cd4 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001cdc:	1d39      	adds	r1, r7, #4
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	4803      	ldr	r0, [pc, #12]	@ (8001cf4 <__io_putchar+0x20>)
 8001ce6:	f006 fc40 	bl	800856a <HAL_UART_Transmit>
  return ch;
 8001cea:	687b      	ldr	r3, [r7, #4]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200004ac 	.word	0x200004ac

08001cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cfe:	f001 fd35 	bl	800376c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d02:	f000 f869 	bl	8001dd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d06:	f7ff ff37 	bl	8001b78 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001d0a:	f008 fe97 	bl	800aa3c <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 8001d0e:	f001 f8d9 	bl	8002ec4 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8001d12:	f001 f923 	bl	8002f5c <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001d16:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d1a:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001d22:	4825      	ldr	r0, [pc, #148]	@ (8001db8 <main+0xc0>)
 8001d24:	f008 fcdb 	bl	800a6de <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001d28:	bf00      	nop
 8001d2a:	4b23      	ldr	r3, [pc, #140]	@ (8001db8 <main+0xc0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d38:	d0f7      	beq.n	8001d2a <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001d3a:	bf00      	nop
 8001d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001db8 <main+0xc0>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d4a:	d1f7      	bne.n	8001d3c <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <main+0xc0>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	4b19      	ldr	r3, [pc, #100]	@ (8001db8 <main+0xc0>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001d5a:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <main+0xc4>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d68:	4815      	ldr	r0, [pc, #84]	@ (8001dc0 <main+0xc8>)
 8001d6a:	f01a ff49 	bl	801cc00 <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 8001d6e:	4812      	ldr	r0, [pc, #72]	@ (8001db8 <main+0xc0>)
 8001d70:	f008 fd10 	bl	800a794 <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001d74:	4813      	ldr	r0, [pc, #76]	@ (8001dc4 <main+0xcc>)
 8001d76:	f7fe fa03 	bl	8000180 <strlen>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d82:	4910      	ldr	r1, [pc, #64]	@ (8001dc4 <main+0xcc>)
 8001d84:	480c      	ldr	r0, [pc, #48]	@ (8001db8 <main+0xc0>)
 8001d86:	f006 fbf0 	bl	800856a <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	490e      	ldr	r1, [pc, #56]	@ (8001dc8 <main+0xd0>)
 8001d8e:	480a      	ldr	r0, [pc, #40]	@ (8001db8 <main+0xc0>)
 8001d90:	f006 fc84 	bl	800869c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while (1)
{
  // Procesar datos UART del medidor
  if (uart_rx_complete) {
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <main+0xd4>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d008      	beq.n	8001db0 <main+0xb8>
    // Copiar datos a buffer permanente si es necesario
    // (uart_rx_buffer ya tiene los datos)
    
    // Activar flag para LoRaWAN
    meter_data_ready = 1;
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <main+0xd8>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	701a      	strb	r2, [r3, #0]
    
    // Resetear flag de recepcin
    uart_rx_complete = 0;
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <main+0xd4>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
    
    // Reiniciar ndice para prxima recepcin
    uart_rx_index = 0;
 8001daa:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <main+0xdc>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	801a      	strh	r2, [r3, #0]
  }
  
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001db0:	f008 fe4c 	bl	800aa4c <MX_LoRaWAN_Process>
  if (uart_rx_complete) {
 8001db4:	e7ee      	b.n	8001d94 <main+0x9c>
 8001db6:	bf00      	nop
 8001db8:	200004ac 	.word	0x200004ac
 8001dbc:	08001e8d 	.word	0x08001e8d
 8001dc0:	200003ac 	.word	0x200003ac
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	2000066c 	.word	0x2000066c
 8001dcc:	20000872 	.word	0x20000872
 8001dd0:	200003a8 	.word	0x200003a8
 8001dd4:	20000870 	.word	0x20000870

08001dd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b09a      	sub	sp, #104	@ 0x68
 8001ddc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dde:	f107 0320 	add.w	r3, r7, #32
 8001de2:	2248      	movs	r2, #72	@ 0x48
 8001de4:	2100      	movs	r1, #0
 8001de6:	4618      	mov	r0, r3
 8001de8:	f01c fbf9 	bl	801e5de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dec:	f107 0308 	add.w	r3, r7, #8
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
 8001dfc:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001dfe:	f003 ff57 	bl	8005cb0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff ff50 	bl	8001ca8 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e08:	4b1f      	ldr	r3, [pc, #124]	@ (8001e88 <SystemClock_Config+0xb0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e10:	4a1d      	ldr	r2, [pc, #116]	@ (8001e88 <SystemClock_Config+0xb0>)
 8001e12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	4b1b      	ldr	r3, [pc, #108]	@ (8001e88 <SystemClock_Config+0xb0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e20:	607b      	str	r3, [r7, #4]
 8001e22:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e24:	2324      	movs	r3, #36	@ 0x24
 8001e26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e28:	2381      	movs	r3, #129	@ 0x81
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001e30:	2300      	movs	r3, #0
 8001e32:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001e34:	23b0      	movs	r3, #176	@ 0xb0
 8001e36:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e3c:	f107 0320 	add.w	r3, r7, #32
 8001e40:	4618      	mov	r0, r3
 8001e42:	f004 fa81 	bl	8006348 <HAL_RCC_OscConfig>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001e4c:	f000 f850 	bl	8001ef0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001e50:	234f      	movs	r3, #79	@ 0x4f
 8001e52:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e68:	f107 0308 	add.w	r3, r7, #8
 8001e6c:	2102      	movs	r1, #2
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f004 fdec 	bl	8006a4c <HAL_RCC_ClockConfig>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001e7a:	f000 f839 	bl	8001ef0 <Error_Handler>
  }
}
 8001e7e:	bf00      	nop
 8001e80:	3768      	adds	r7, #104	@ 0x68
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	58000400 	.word	0x58000400

08001e8c <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e94:	2200      	movs	r2, #0
 8001e96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e9e:	f003 fed8 	bl	8005c52 <HAL_GPIO_WritePin>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <RequestMeterRead>:
 */
/**
 * @brief Solicita lectura del medidor (enva comando si es necesario)
 */
void RequestMeterRead(uint8_t attempt)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b092      	sub	sp, #72	@ 0x48
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	71fb      	strb	r3, [r7, #7]
    char msg[64];
    snprintf(msg, sizeof(msg), "\r\n[APP] Solicitando lectura del medidor... Intento %u\r\n", attempt);
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	f107 0008 	add.w	r0, r7, #8
 8001ebc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <RequestMeterRead+0x3c>)
 8001ebe:	2140      	movs	r1, #64	@ 0x40
 8001ec0:	f01c fb14 	bl	801e4ec <sniprintf>
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001ec4:	f107 0308 	add.w	r3, r7, #8
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe f959 	bl	8000180 <strlen>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	f107 0108 	add.w	r1, r7, #8
 8001ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eda:	4804      	ldr	r0, [pc, #16]	@ (8001eec <RequestMeterRead+0x40>)
 8001edc:	f006 fb45 	bl	800856a <HAL_UART_Transmit>
    // char cmd[] = "/?!\r\n";  // Comando de solicitud
    // HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);

    // Nota: Si el medidor enva datos automticamente, no necesitas enviar nada
    // Los datos llegarn por el callback y se procesarn en ProcessUartData()
}
 8001ee0:	bf00      	nop
 8001ee2:	3748      	adds	r7, #72	@ 0x48
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	08020874 	.word	0x08020874
 8001eec:	20000418 	.word	0x20000418

08001ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef4:	b672      	cpsid	i
}
 8001ef6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <Error_Handler+0x8>

08001efc <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr

08001f1c <LL_APB1_GRP1_EnableClock>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f38:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f40:	68fb      	ldr	r3, [r7, #12]
}
 8001f42:	bf00      	nop
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr

08001f4c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08c      	sub	sp, #48	@ 0x30
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	222c      	movs	r2, #44	@ 0x2c
 8001f56:	2100      	movs	r1, #0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f01c fb40 	bl	801e5de <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f5e:	4b22      	ldr	r3, [pc, #136]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f60:	4a22      	ldr	r2, [pc, #136]	@ (8001fec <MX_RTC_Init+0xa0>)
 8001f62:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001f64:	4b20      	ldr	r3, [pc, #128]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f66:	221f      	movs	r2, #31
 8001f68:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001f70:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f76:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f7e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f82:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001f84:	4b18      	ldr	r3, [pc, #96]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001f8a:	4b17      	ldr	r3, [pc, #92]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f90:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f92:	4815      	ldr	r0, [pc, #84]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001f94:	f005 fa16 	bl	80073c4 <HAL_RTC_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001f9e:	f7ff ffa7 	bl	8001ef0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001fa2:	4811      	ldr	r0, [pc, #68]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001fa4:	f005 fd16 	bl	80079d4 <HAL_RTCEx_SetSSRU_IT>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001fae:	f7ff ff9f 	bl	8001ef0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001fbe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001fc2:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001fc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	2200      	movs	r2, #0
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4805      	ldr	r0, [pc, #20]	@ (8001fe8 <MX_RTC_Init+0x9c>)
 8001fd2:	f005 fa83 	bl	80074dc <HAL_RTC_SetAlarm_IT>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001fdc:	f7ff ff88 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001fe0:	bf00      	nop
 8001fe2:	3730      	adds	r7, #48	@ 0x30
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	200003c4 	.word	0x200003c4
 8001fec:	40002800 	.word	0x40002800

08001ff0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b090      	sub	sp, #64	@ 0x40
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ff8:	f107 0308 	add.w	r3, r7, #8
 8001ffc:	2238      	movs	r2, #56	@ 0x38
 8001ffe:	2100      	movs	r1, #0
 8002000:	4618      	mov	r0, r3
 8002002:	f01c faec 	bl	801e5de <memset>
  if(rtcHandle->Instance==RTC)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a16      	ldr	r2, [pc, #88]	@ (8002064 <HAL_RTC_MspInit+0x74>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d125      	bne.n	800205c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002010:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002014:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002016:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800201a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800201c:	f107 0308 	add.w	r3, r7, #8
 8002020:	4618      	mov	r0, r3
 8002022:	f005 f8b5 	bl	8007190 <HAL_RCCEx_PeriphCLKConfig>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800202c:	f7ff ff60 	bl	8001ef0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002030:	f7ff ff64 	bl	8001efc <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002034:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002038:	f7ff ff70 	bl	8001f1c <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 800203c:	2200      	movs	r2, #0
 800203e:	2100      	movs	r1, #0
 8002040:	2002      	movs	r0, #2
 8002042:	f002 fd84 	bl	8004b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8002046:	2002      	movs	r0, #2
 8002048:	f002 fd9b 	bl	8004b82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800204c:	2200      	movs	r2, #0
 800204e:	2100      	movs	r1, #0
 8002050:	202a      	movs	r0, #42	@ 0x2a
 8002052:	f002 fd7c 	bl	8004b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002056:	202a      	movs	r0, #42	@ 0x2a
 8002058:	f002 fd93 	bl	8004b82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800205c:	bf00      	nop
 800205e:	3740      	adds	r7, #64	@ 0x40
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40002800 	.word	0x40002800

08002068 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 800206c:	4b03      	ldr	r3, [pc, #12]	@ (800207c <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 800206e:	2201      	movs	r2, #1
 8002070:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr
 800207c:	58000400 	.word	0x58000400

08002080 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr

0800208c <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr

08002098 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 800209c:	f001 fb86 	bl	80037ac <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 80020a0:	f7ff ffe2 	bl	8002068 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80020a4:	2001      	movs	r0, #1
 80020a6:	f003 fe95 	bl	8005dd4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}

080020ae <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 80020b2:	f001 fb89 	bl	80037c8 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 80020b6:	f001 f9b1 	bl	800341c <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}

080020be <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 80020c2:	f001 fb73 	bl	80037ac <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80020c6:	2101      	movs	r1, #1
 80020c8:	2000      	movs	r0, #0
 80020ca:	f003 fdff 	bl	8005ccc <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 80020d6:	f001 fb77 	bl	80037c8 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bc80      	pop	{r7}
 80020e8:	4770      	bx	lr

080020ea <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020ee:	bf00      	nop
 80020f0:	e7fd      	b.n	80020ee <NMI_Handler+0x4>

080020f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f6:	bf00      	nop
 80020f8:	e7fd      	b.n	80020f6 <HardFault_Handler+0x4>

080020fa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020fa:	b480      	push	{r7}
 80020fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020fe:	bf00      	nop
 8002100:	e7fd      	b.n	80020fe <MemManage_Handler+0x4>

08002102 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002106:	bf00      	nop
 8002108:	e7fd      	b.n	8002106 <BusFault_Handler+0x4>

0800210a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800210e:	bf00      	nop
 8002110:	e7fd      	b.n	800210e <UsageFault_Handler+0x4>

08002112 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr

0800211e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr

0800212a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr

08002136 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr
	...

08002144 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8002148:	4802      	ldr	r0, [pc, #8]	@ (8002154 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800214a:	f005 fc7f 	bl	8007a4c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	200003c4 	.word	0x200003c4

08002158 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 800215c:	4802      	ldr	r0, [pc, #8]	@ (8002168 <DMA1_Channel1_IRQHandler+0x10>)
 800215e:	f002 ffa7 	bl	80050b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000540 	.word	0x20000540

0800216c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002170:	4802      	ldr	r0, [pc, #8]	@ (800217c <DMA1_Channel2_IRQHandler+0x10>)
 8002172:	f002 ff9d 	bl	80050b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	200005a0 	.word	0x200005a0

08002180 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002184:	4802      	ldr	r0, [pc, #8]	@ (8002190 <DMA1_Channel3_IRQHandler+0x10>)
 8002186:	f002 ff93 	bl	80050b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000600 	.word	0x20000600

08002194 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002198:	4802      	ldr	r0, [pc, #8]	@ (80021a4 <USART1_IRQHandler+0x10>)
 800219a:	f006 fb4b 	bl	8008834 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	200004ac 	.word	0x200004ac

080021a8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80021ac:	4802      	ldr	r0, [pc, #8]	@ (80021b8 <LPUART1_IRQHandler+0x10>)
 80021ae:	f006 fb41 	bl	8008834 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000418 	.word	0x20000418

080021bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 80021c0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80021c4:	f003 fd5c 	bl	8005c80 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 80021c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80021cc:	f003 fd58 	bl	8005c80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80021d8:	4802      	ldr	r0, [pc, #8]	@ (80021e4 <RTC_Alarm_IRQHandler+0x10>)
 80021da:	f005 fae7 	bl	80077ac <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	200003c4 	.word	0x200003c4

080021e8 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80021ec:	4802      	ldr	r0, [pc, #8]	@ (80021f8 <SUBGHZ_Radio_IRQHandler+0x10>)
 80021ee:	f005 ff9b 	bl	8008128 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200003fc 	.word	0x200003fc

080021fc <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8002204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002208:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800220a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4313      	orrs	r3, r2
 8002212:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8002214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002218:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4013      	ands	r3, r2
 800221e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002220:	68fb      	ldr	r3, [r7, #12]
}
 8002222:	bf00      	nop
 8002224:	3714      	adds	r7, #20
 8002226:	46bd      	mov	sp, r7
 8002228:	bc80      	pop	{r7}
 800222a:	4770      	bx	lr

0800222c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002230:	4b06      	ldr	r3, [pc, #24]	@ (800224c <MX_SUBGHZ_Init+0x20>)
 8002232:	2208      	movs	r2, #8
 8002234:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8002236:	4805      	ldr	r0, [pc, #20]	@ (800224c <MX_SUBGHZ_Init+0x20>)
 8002238:	f005 fcf4 	bl	8007c24 <HAL_SUBGHZ_Init>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8002242:	f7ff fe55 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200003fc 	.word	0x200003fc

08002250 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8002258:	2001      	movs	r0, #1
 800225a:	f7ff ffcf 	bl	80021fc <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800225e:	2200      	movs	r2, #0
 8002260:	2100      	movs	r1, #0
 8002262:	2032      	movs	r0, #50	@ 0x32
 8002264:	f002 fc73 	bl	8004b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002268:	2032      	movs	r0, #50	@ 0x32
 800226a:	f002 fc8a 	bl	8004b82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800227e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002288:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4313      	orrs	r3, r2
 8002290:	608b      	str	r3, [r1, #8]
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr

0800229c <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 80022a0:	4b02      	ldr	r3, [pc, #8]	@ (80022ac <LL_FLASH_GetUDN+0x10>)
 80022a2:	681b      	ldr	r3, [r3, #0]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr
 80022ac:	1fff7580 	.word	0x1fff7580

080022b0 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80022b4:	4b03      	ldr	r3, [pc, #12]	@ (80022c4 <LL_FLASH_GetDeviceID+0x14>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	b2db      	uxtb	r3, r3
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	1fff7584 	.word	0x1fff7584

080022c8 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80022cc:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <LL_FLASH_GetSTCompanyID+0x14>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	0a1b      	lsrs	r3, r3, #8
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bc80      	pop	{r7}
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	1fff7584 	.word	0x1fff7584

080022e0 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80022e4:	2000      	movs	r0, #0
 80022e6:	f7ff ffc6 	bl	8002276 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 80022ea:	f01a fc79 	bl	801cbe0 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80022ee:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <SystemApp_Init+0x50>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 80022f4:	f000 fa36 	bl	8002764 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80022f8:	f01a ff02 	bl	801d100 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80022fc:	480d      	ldr	r0, [pc, #52]	@ (8002334 <SystemApp_Init+0x54>)
 80022fe:	f01a ffad 	bl	801d25c <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002302:	4b0d      	ldr	r3, [pc, #52]	@ (8002338 <SystemApp_Init+0x58>)
 8002304:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002308:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 800230a:	2003      	movs	r0, #3
 800230c:	f01a ffb4 	bl	801d278 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8002310:	f7ff f8e8 	bl	80014e4 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8002314:	f000 fa5a 	bl	80027cc <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8002318:	f019 fe96 	bl	801c048 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 800231c:	2101      	movs	r1, #1
 800231e:	2001      	movs	r0, #1
 8002320:	f019 fed2 	bl	801c0c8 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002324:	2101      	movs	r1, #1
 8002326:	2001      	movs	r0, #1
 8002328:	f019 fe9e 	bl	801c068 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 800232c:	bf00      	nop
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20000408 	.word	0x20000408
 8002334:	08002685 	.word	0x08002685
 8002338:	58004000 	.word	0x58004000

0800233c <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8002340:	f019 fef2 	bl	801c128 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}

08002348 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002348:	b5b0      	push	{r4, r5, r7, lr}
 800234a:	b094      	sub	sp, #80	@ 0x50
 800234c:	af04      	add	r7, sp, #16
  uint8_t batteryLevel = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint16_t batteryLevelmV;

  /* USER CODE BEGIN GetBatteryLevel_0 */
  uint8_t pct = 0;
 8002354:	2300      	movs	r3, #0
 8002356:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800235a:	f7ff f8d1 	bl	8001500 <SYS_GetBatteryLevel>
 800235e:	4603      	mov	r3, r0
 8002360:	867b      	strh	r3, [r7, #50]	@ 0x32

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8002362:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002364:	f241 0268 	movw	r2, #4200	@ 0x1068
 8002368:	4293      	cmp	r3, r2
 800236a:	d903      	bls.n	8002374 <GetBatteryLevel+0x2c>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 800236c:	23fe      	movs	r3, #254	@ 0xfe
 800236e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002372:	e017      	b.n	80023a4 <GetBatteryLevel+0x5c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8002374:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002376:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800237a:	4293      	cmp	r3, r2
 800237c:	d803      	bhi.n	8002386 <GetBatteryLevel+0x3e>
  {
    batteryLevel = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002384:	e00e      	b.n	80023a4 <GetBatteryLevel+0x5c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8002386:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002388:	f6a3 33b8 	subw	r3, r3, #3000	@ 0xbb8
 800238c:	461a      	mov	r2, r3
 800238e:	4613      	mov	r3, r2
 8002390:	01db      	lsls	r3, r3, #7
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	461a      	mov	r2, r3
 8002398:	4b5c      	ldr	r3, [pc, #368]	@ (800250c <GetBatteryLevel+0x1c4>)
 800239a:	fba3 2302 	umull	r2, r3, r3, r2
 800239e:	09db      	lsrs	r3, r3, #7
 80023a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* Map battery mV to a percentage using a piecewise-linear Li-ion curve (typical) */
  {
    const uint16_t volts[] = {3000, 3200, 3400, 3600, 3700, 3800, 3900, 4000, 4100, 4200};
 80023a4:	4b5a      	ldr	r3, [pc, #360]	@ (8002510 <GetBatteryLevel+0x1c8>)
 80023a6:	f107 040c 	add.w	r4, r7, #12
 80023aa:	461d      	mov	r5, r3
 80023ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b0:	682b      	ldr	r3, [r5, #0]
 80023b2:	6023      	str	r3, [r4, #0]
    const uint8_t  pc[]    = {   0,    5,   20,   50,   65,   75,   85,   93,   98,  100};
 80023b4:	4a57      	ldr	r2, [pc, #348]	@ (8002514 <GetBatteryLevel+0x1cc>)
 80023b6:	463b      	mov	r3, r7
 80023b8:	ca07      	ldmia	r2, {r0, r1, r2}
 80023ba:	c303      	stmia	r3!, {r0, r1}
 80023bc:	801a      	strh	r2, [r3, #0]
    const int points = sizeof(volts) / sizeof(volts[0]);
 80023be:	230a      	movs	r3, #10
 80023c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int i;

    if (batteryLevelmV <= volts[0])
 80023c2:	89bb      	ldrh	r3, [r7, #12]
 80023c4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d803      	bhi.n	80023d2 <GetBatteryLevel+0x8a>
    {
      pct = pc[0];
 80023ca:	783b      	ldrb	r3, [r7, #0]
 80023cc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80023d0:	e066      	b.n	80024a0 <GetBatteryLevel+0x158>
    }
    else if (batteryLevelmV >= volts[points - 1])
 80023d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d4:	3b01      	subs	r3, #1
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	3340      	adds	r3, #64	@ 0x40
 80023da:	443b      	add	r3, r7
 80023dc:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023e0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d308      	bcc.n	80023f8 <GetBatteryLevel+0xb0>
    {
      pct = pc[points - 1];
 80023e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e8:	3b01      	subs	r3, #1
 80023ea:	3340      	adds	r3, #64	@ 0x40
 80023ec:	443b      	add	r3, r7
 80023ee:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80023f2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80023f6:	e053      	b.n	80024a0 <GetBatteryLevel+0x158>
    }
    else
    {
      for (i = 0; i < points - 1; i++)
 80023f8:	2300      	movs	r3, #0
 80023fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023fc:	e04b      	b.n	8002496 <GetBatteryLevel+0x14e>
      {
        if ((batteryLevelmV >= volts[i]) && (batteryLevelmV < volts[i + 1]))
 80023fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	3340      	adds	r3, #64	@ 0x40
 8002404:	443b      	add	r3, r7
 8002406:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 800240a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800240c:	429a      	cmp	r2, r3
 800240e:	d33f      	bcc.n	8002490 <GetBatteryLevel+0x148>
 8002410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002412:	3301      	adds	r3, #1
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	3340      	adds	r3, #64	@ 0x40
 8002418:	443b      	add	r3, r7
 800241a:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 800241e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002420:	429a      	cmp	r2, r3
 8002422:	d235      	bcs.n	8002490 <GetBatteryLevel+0x148>
        {
          uint32_t dv = volts[i + 1] - volts[i];
 8002424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002426:	3301      	adds	r3, #1
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	3340      	adds	r3, #64	@ 0x40
 800242c:	443b      	add	r3, r7
 800242e:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002432:	461a      	mov	r2, r3
 8002434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	3340      	adds	r3, #64	@ 0x40
 800243a:	443b      	add	r3, r7
 800243c:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	62bb      	str	r3, [r7, #40]	@ 0x28
          uint32_t dp = pc[i + 1] - pc[i];
 8002444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002446:	3301      	adds	r3, #1
 8002448:	3340      	adds	r3, #64	@ 0x40
 800244a:	443b      	add	r3, r7
 800244c:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8002450:	4619      	mov	r1, r3
 8002452:	463a      	mov	r2, r7
 8002454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002456:	4413      	add	r3, r2
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	1acb      	subs	r3, r1, r3
 800245c:	627b      	str	r3, [r7, #36]	@ 0x24
          uint32_t offset = batteryLevelmV - volts[i];
 800245e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	3340      	adds	r3, #64	@ 0x40
 8002466:	443b      	add	r3, r7
 8002468:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	623b      	str	r3, [r7, #32]
          pct = (uint8_t)(pc[i] + ((offset * dp) / dv));
 8002470:	463a      	mov	r2, r7
 8002472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002474:	4413      	add	r3, r2
 8002476:	781a      	ldrb	r2, [r3, #0]
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800247c:	fb03 f101 	mul.w	r1, r3, r1
 8002480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002482:	fbb1 f3f3 	udiv	r3, r1, r3
 8002486:	b2db      	uxtb	r3, r3
 8002488:	4413      	add	r3, r2
 800248a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
          break;
 800248e:	e007      	b.n	80024a0 <GetBatteryLevel+0x158>
      for (i = 0; i < points - 1; i++)
 8002490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002492:	3301      	adds	r3, #1
 8002494:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002498:	3b01      	subs	r3, #1
 800249a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800249c:	429a      	cmp	r2, r3
 800249e:	dbae      	blt.n	80023fe <GetBatteryLevel+0xb6>
      }
    }
  }

  /* Convert percentage (0..100) into LoRa battery scale (1..254) */
  if (pct == 0)
 80024a0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d103      	bne.n	80024b0 <GetBatteryLevel+0x168>
  {
    batteryLevel = 1; /* very low */
 80024a8:	2301      	movs	r3, #1
 80024aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80024ae:	e018      	b.n	80024e2 <GetBatteryLevel+0x19a>
  }
  else
  {
    uint32_t level = ((uint32_t)pct * (uint32_t)LORAWAN_MAX_BAT) / 100U;
 80024b0:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80024b4:	4613      	mov	r3, r2
 80024b6:	01db      	lsls	r3, r3, #7
 80024b8:	1a9b      	subs	r3, r3, r2
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	461a      	mov	r2, r3
 80024be:	4b16      	ldr	r3, [pc, #88]	@ (8002518 <GetBatteryLevel+0x1d0>)
 80024c0:	fba3 2302 	umull	r2, r3, r3, r2
 80024c4:	095b      	lsrs	r3, r3, #5
 80024c6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (level == 0)
 80024c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <GetBatteryLevel+0x18a>
    {
      level = 1;
 80024ce:	2301      	movs	r3, #1
 80024d0:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    if (level > LORAWAN_MAX_BAT)
 80024d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80024d6:	d901      	bls.n	80024dc <GetBatteryLevel+0x194>
    {
      level = LORAWAN_MAX_BAT;
 80024d8:	23fe      	movs	r3, #254	@ 0xfe
 80024da:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    batteryLevel = (uint8_t)level;
 80024dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* Debug: show mapping from mV -> pct -> LoRa-scale for troubleshooting */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: GetBatteryLevel: batt_mV=%u pct=%u lora=%u\r\n", batteryLevelmV, pct, batteryLevel);
 80024e2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80024e4:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80024e8:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80024ec:	9102      	str	r1, [sp, #8]
 80024ee:	9201      	str	r2, [sp, #4]
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	4b0a      	ldr	r3, [pc, #40]	@ (800251c <GetBatteryLevel+0x1d4>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	2100      	movs	r1, #0
 80024f8:	2002      	movs	r0, #2
 80024fa:	f01a fe2f 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80024fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8002502:	4618      	mov	r0, r3
 8002504:	3740      	adds	r7, #64	@ 0x40
 8002506:	46bd      	mov	sp, r7
 8002508:	bdb0      	pop	{r4, r5, r7, pc}
 800250a:	bf00      	nop
 800250c:	1b4e81b5 	.word	0x1b4e81b5
 8002510:	08020914 	.word	0x08020914
 8002514:	08020928 	.word	0x08020928
 8002518:	51eb851f 	.word	0x51eb851f
 800251c:	080208e0 	.word	0x080208e0

08002520 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b088      	sub	sp, #32
 8002524:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	4618      	mov	r0, r3
 800252e:	f000 f923 	bl	8002778 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe fced 	bl	8000f14 <__aeabi_f2iz>
 800253a:	4603      	mov	r3, r0
 800253c:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 800253e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3720      	adds	r7, #32
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 800254a:	b590      	push	{r4, r7, lr}
 800254c:	b087      	sub	sp, #28
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8002556:	f7ff fea1 	bl	800229c <LL_FLASH_GetUDN>
 800255a:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002562:	d138      	bne.n	80025d6 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8002564:	f001 f93e 	bl	80037e4 <HAL_GetUIDw0>
 8002568:	4604      	mov	r4, r0
 800256a:	f001 f94f 	bl	800380c <HAL_GetUIDw2>
 800256e:	4603      	mov	r3, r0
 8002570:	4423      	add	r3, r4
 8002572:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8002574:	f001 f940 	bl	80037f8 <HAL_GetUIDw1>
 8002578:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	0e1a      	lsrs	r2, r3, #24
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3307      	adds	r3, #7
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	0c1a      	lsrs	r2, r3, #16
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3306      	adds	r3, #6
 800258e:	b2d2      	uxtb	r2, r2
 8002590:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	0a1a      	lsrs	r2, r3, #8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	3305      	adds	r3, #5
 800259a:	b2d2      	uxtb	r2, r2
 800259c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3304      	adds	r3, #4
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	0e1a      	lsrs	r2, r3, #24
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3303      	adds	r3, #3
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	0c1a      	lsrs	r2, r3, #16
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3302      	adds	r3, #2
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	0a1a      	lsrs	r2, r3, #8
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3301      	adds	r3, #1
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 80025d4:	e031      	b.n	800263a <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3307      	adds	r3, #7
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	0a1a      	lsrs	r2, r3, #8
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3306      	adds	r3, #6
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	0c1a      	lsrs	r2, r3, #16
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3305      	adds	r3, #5
 80025f4:	b2d2      	uxtb	r2, r2
 80025f6:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	0e1a      	lsrs	r2, r3, #24
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3304      	adds	r3, #4
 8002600:	b2d2      	uxtb	r2, r2
 8002602:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8002604:	f7ff fe54 	bl	80022b0 <LL_FLASH_GetDeviceID>
 8002608:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	3303      	adds	r3, #3
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8002614:	f7ff fe58 	bl	80022c8 <LL_FLASH_GetSTCompanyID>
 8002618:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	3302      	adds	r3, #2
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	0a1a      	lsrs	r2, r3, #8
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3301      	adds	r3, #1
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	0c1b      	lsrs	r3, r3, #16
 8002634:	b2da      	uxtb	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	701a      	strb	r2, [r3, #0]
}
 800263a:	bf00      	nop
 800263c:	371c      	adds	r7, #28
 800263e:	46bd      	mov	sp, r7
 8002640:	bd90      	pop	{r4, r7, pc}

08002642 <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 8002642:	b590      	push	{r4, r7, lr}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 800264a:	f7ff fe27 	bl	800229c <LL_FLASH_GetUDN>
 800264e:	4602      	mov	r2, r0
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265c:	d10d      	bne.n	800267a <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800265e:	f001 f8c1 	bl	80037e4 <HAL_GetUIDw0>
 8002662:	4604      	mov	r4, r0
 8002664:	f001 f8c8 	bl	80037f8 <HAL_GetUIDw1>
 8002668:	4603      	mov	r3, r0
 800266a:	405c      	eors	r4, r3
 800266c:	f001 f8ce 	bl	800380c <HAL_GetUIDw2>
 8002670:	4603      	mov	r3, r0
 8002672:	ea84 0203 	eor.w	r2, r4, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	bd90      	pop	{r4, r7, pc}
	...

08002684 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af02      	add	r7, sp, #8
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800268e:	f107 0308 	add.w	r3, r7, #8
 8002692:	4618      	mov	r0, r3
 8002694:	f019 fe58 	bl	801c348 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800269e:	9200      	str	r2, [sp, #0]
 80026a0:	4a07      	ldr	r2, [pc, #28]	@ (80026c0 <TimestampNow+0x3c>)
 80026a2:	2110      	movs	r1, #16
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 f81d 	bl	80026e4 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7fd fd68 	bl	8000180 <strlen>
 80026b0:	4603      	mov	r3, r0
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80026b8:	bf00      	nop
 80026ba:	3710      	adds	r7, #16
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	08020934 	.word	0x08020934

080026c4 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80026c8:	2101      	movs	r1, #1
 80026ca:	2002      	movs	r0, #2
 80026cc:	f019 fccc 	bl	801c068 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80026d0:	bf00      	nop
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80026d8:	2100      	movs	r1, #0
 80026da:	2002      	movs	r0, #2
 80026dc:	f019 fcc4 	bl	801c068 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80026e0:	bf00      	nop
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80026e4:	b40c      	push	{r2, r3}
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b084      	sub	sp, #16
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
 80026ee:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80026f0:	f107 031c 	add.w	r3, r7, #28
 80026f4:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80026f6:	6839      	ldr	r1, [r7, #0]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f019 ff8f 	bl	801c620 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8002702:	bf00      	nop
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800270c:	b002      	add	sp, #8
 800270e:	4770      	bx	lr

08002710 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002718:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800272a:	2300      	movs	r3, #0
 800272c:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 800272e:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_GetTick+0x24>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8002736:	f000 f9d7 	bl	8002ae8 <TIMER_IF_GetTimerValue>
 800273a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 800273c:	687b      	ldr	r3, [r7, #4]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000408 	.word	0x20000408

0800274c <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4618      	mov	r0, r3
 8002758:	f000 fa4d 	bl	8002bf6 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8002768:	f001 f85a 	bl	8003820 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 800276c:	f001 f85e 	bl	800382c <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8002770:	f001 f862 	bl	8003838 <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002774:	bf00      	nop
 8002776:	bd80      	pop	{r7, pc}

08002778 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8002778:	b480      	push	{r7}
 800277a:	b087      	sub	sp, #28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8002780:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <EnvSensors_Read+0x40>)
 8002782:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8002784:	4b0d      	ldr	r3, [pc, #52]	@ (80027bc <EnvSensors_Read+0x44>)
 8002786:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8002788:	4b0d      	ldr	r3, [pc, #52]	@ (80027c0 <EnvSensors_Read+0x48>)
 800278a:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a08      	ldr	r2, [pc, #32]	@ (80027c4 <EnvSensors_Read+0x4c>)
 80027a2:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a08      	ldr	r2, [pc, #32]	@ (80027c8 <EnvSensors_Read+0x50>)
 80027a8:	611a      	str	r2, [r3, #16]

  return 0;
 80027aa:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	371c      	adds	r7, #28
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	42480000 	.word	0x42480000
 80027bc:	41900000 	.word	0x41900000
 80027c0:	447a0000 	.word	0x447a0000
 80027c4:	003e090d 	.word	0x003e090d
 80027c8:	000503ab 	.word	0x000503ab

080027cc <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 80027d6:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 80027d8:	4618      	mov	r0, r3
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr

080027e2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0
	return 1;
 80027e6:	2301      	movs	r3, #1
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <_kill>:

int _kill(int pid, int sig)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027fa:	f01b ff79 	bl	801e6f0 <__errno>
 80027fe:	4603      	mov	r3, r0
 8002800:	2216      	movs	r2, #22
 8002802:	601a      	str	r2, [r3, #0]
	return -1;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002808:	4618      	mov	r0, r3
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <_exit>:

void _exit (int status)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002818:	f04f 31ff 	mov.w	r1, #4294967295
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ffe7 	bl	80027f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002822:	bf00      	nop
 8002824:	e7fd      	b.n	8002822 <_exit+0x12>

08002826 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b086      	sub	sp, #24
 800282a:	af00      	add	r7, sp, #0
 800282c:	60f8      	str	r0, [r7, #12]
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	e00a      	b.n	800284e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002838:	f3af 8000 	nop.w
 800283c:	4601      	mov	r1, r0
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	1c5a      	adds	r2, r3, #1
 8002842:	60ba      	str	r2, [r7, #8]
 8002844:	b2ca      	uxtb	r2, r1
 8002846:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	3301      	adds	r3, #1
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	429a      	cmp	r2, r3
 8002854:	dbf0      	blt.n	8002838 <_read+0x12>
	}

return len;
 8002856:	687b      	ldr	r3, [r7, #4]
}
 8002858:	4618      	mov	r0, r3
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	e009      	b.n	8002886 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	60ba      	str	r2, [r7, #8]
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fa2a 	bl	8001cd4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	3301      	adds	r3, #1
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	429a      	cmp	r2, r3
 800288c:	dbf1      	blt.n	8002872 <_write+0x12>
	}
	return len;
 800288e:	687b      	ldr	r3, [r7, #4]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <_close>:

int _close(int file)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
	return -1;
 80028a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028be:	605a      	str	r2, [r3, #4]
	return 0;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <_isatty>:

int _isatty(int file)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	return 1;
 80028d4:	2301      	movs	r3, #1
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
	return 0;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002900:	4a14      	ldr	r2, [pc, #80]	@ (8002954 <_sbrk+0x5c>)
 8002902:	4b15      	ldr	r3, [pc, #84]	@ (8002958 <_sbrk+0x60>)
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800290c:	4b13      	ldr	r3, [pc, #76]	@ (800295c <_sbrk+0x64>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d102      	bne.n	800291a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002914:	4b11      	ldr	r3, [pc, #68]	@ (800295c <_sbrk+0x64>)
 8002916:	4a12      	ldr	r2, [pc, #72]	@ (8002960 <_sbrk+0x68>)
 8002918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800291a:	4b10      	ldr	r3, [pc, #64]	@ (800295c <_sbrk+0x64>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4413      	add	r3, r2
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	429a      	cmp	r2, r3
 8002926:	d207      	bcs.n	8002938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002928:	f01b fee2 	bl	801e6f0 <__errno>
 800292c:	4603      	mov	r3, r0
 800292e:	220c      	movs	r2, #12
 8002930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002932:	f04f 33ff 	mov.w	r3, #4294967295
 8002936:	e009      	b.n	800294c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002938:	4b08      	ldr	r3, [pc, #32]	@ (800295c <_sbrk+0x64>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800293e:	4b07      	ldr	r3, [pc, #28]	@ (800295c <_sbrk+0x64>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4413      	add	r3, r2
 8002946:	4a05      	ldr	r2, [pc, #20]	@ (800295c <_sbrk+0x64>)
 8002948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800294a:	68fb      	ldr	r3, [r7, #12]
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20010000 	.word	0x20010000
 8002958:	00000400 	.word	0x00000400
 800295c:	2000040c 	.word	0x2000040c
 8002960:	20002900 	.word	0x20002900

08002964 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(const RTC_TypeDef *RTCx)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr
	...

08002988 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8002992:	4b14      	ldr	r3, [pc, #80]	@ (80029e4 <TIMER_IF_Init+0x5c>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	f083 0301 	eor.w	r3, r3, #1
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b00      	cmp	r3, #0
 800299e:	d01b      	beq.n	80029d8 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80029a0:	4b11      	ldr	r3, [pc, #68]	@ (80029e8 <TIMER_IF_Init+0x60>)
 80029a2:	f04f 32ff 	mov.w	r2, #4294967295
 80029a6:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80029a8:	f7ff fad0 	bl	8001f4c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80029ac:	f000 f856 	bl	8002a5c <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80029b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80029b4:	480c      	ldr	r0, [pc, #48]	@ (80029e8 <TIMER_IF_Init+0x60>)
 80029b6:	f004 fe9d 	bl	80076f4 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80029ba:	4b0b      	ldr	r3, [pc, #44]	@ (80029e8 <TIMER_IF_Init+0x60>)
 80029bc:	f04f 32ff 	mov.w	r2, #4294967295
 80029c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80029c2:	4809      	ldr	r0, [pc, #36]	@ (80029e8 <TIMER_IF_Init+0x60>)
 80029c4:	f004 ffd4 	bl	8007970 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80029c8:	2000      	movs	r0, #0
 80029ca:	f000 f9d3 	bl	8002d74 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80029ce:	f000 f85f 	bl	8002a90 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 80029d2:	4b04      	ldr	r3, [pc, #16]	@ (80029e4 <TIMER_IF_Init+0x5c>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80029d8:	79fb      	ldrb	r3, [r7, #7]
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20000410 	.word	0x20000410
 80029e8:	200003c4 	.word	0x200003c4

080029ec <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b08e      	sub	sp, #56	@ 0x38
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80029fa:	f107 0308 	add.w	r3, r7, #8
 80029fe:	222c      	movs	r2, #44	@ 0x2c
 8002a00:	2100      	movs	r1, #0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f01b fdeb 	bl	801e5de <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002a08:	f000 f828 	bl	8002a5c <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002a0c:	4b11      	ldr	r3, [pc, #68]	@ (8002a54 <TIMER_IF_StartTimer+0x68>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	4413      	add	r3, r2
 8002a14:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002a16:	2300      	movs	r3, #0
 8002a18:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002a24:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002a28:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002a2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a2e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002a30:	f107 0308 	add.w	r3, r7, #8
 8002a34:	2201      	movs	r2, #1
 8002a36:	4619      	mov	r1, r3
 8002a38:	4807      	ldr	r0, [pc, #28]	@ (8002a58 <TIMER_IF_StartTimer+0x6c>)
 8002a3a:	f004 fd4f 	bl	80074dc <HAL_RTC_SetAlarm_IT>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002a44:	f7ff fa54 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002a48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3738      	adds	r7, #56	@ 0x38
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20000414 	.word	0x20000414
 8002a58:	200003c4 	.word	0x200003c4

08002a5c <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002a62:	2300      	movs	r3, #0
 8002a64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002a66:	4b08      	ldr	r3, [pc, #32]	@ (8002a88 <TIMER_IF_StopTimer+0x2c>)
 8002a68:	2201      	movs	r2, #1
 8002a6a:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002a6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a70:	4806      	ldr	r0, [pc, #24]	@ (8002a8c <TIMER_IF_StopTimer+0x30>)
 8002a72:	f004 fe3f 	bl	80076f4 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002a76:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <TIMER_IF_StopTimer+0x30>)
 8002a78:	f04f 32ff 	mov.w	r2, #4294967295
 8002a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40002800 	.word	0x40002800
 8002a8c:	200003c4 	.word	0x200003c4

08002a90 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002a94:	f000 f98e 	bl	8002db4 <GetTimerTicks>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	4a03      	ldr	r2, [pc, #12]	@ (8002aa8 <TIMER_IF_SetTimerContext+0x18>)
 8002a9c:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002a9e:	4b02      	ldr	r3, [pc, #8]	@ (8002aa8 <TIMER_IF_SetTimerContext+0x18>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20000414 	.word	0x20000414

08002aac <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002ab0:	4b02      	ldr	r3, [pc, #8]	@ (8002abc <TIMER_IF_GetTimerContext+0x10>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr
 8002abc:	20000414 	.word	0x20000414

08002ac0 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002aca:	f000 f973 	bl	8002db4 <GetTimerTicks>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	4b04      	ldr	r3, [pc, #16]	@ (8002ae4 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002ad8:	687b      	ldr	r3, [r7, #4]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000414 	.word	0x20000414

08002ae8 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002aee:	2300      	movs	r3, #0
 8002af0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002af2:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <TIMER_IF_GetTimerValue+0x24>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d002      	beq.n	8002b00 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002afa:	f000 f95b 	bl	8002db4 <GetTimerTicks>
 8002afe:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002b00:	687b      	ldr	r3, [r7, #4]
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	20000410 	.word	0x20000410

08002b10 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002b1e:	687b      	ldr	r3, [r7, #4]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr

08002b2a <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002b2a:	b5b0      	push	{r4, r5, r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002b32:	2100      	movs	r1, #0
 8002b34:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	2000      	movs	r0, #0
 8002b3a:	460a      	mov	r2, r1
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	0d95      	lsrs	r5, r2, #22
 8002b40:	0294      	lsls	r4, r2, #10
 8002b42:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b46:	f04f 0300 	mov.w	r3, #0
 8002b4a:	4620      	mov	r0, r4
 8002b4c:	4629      	mov	r1, r5
 8002b4e:	f7fe fa27 	bl	8000fa0 <__aeabi_uldivmod>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4613      	mov	r3, r2
 8002b58:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bdb0      	pop	{r4, r5, r7, pc}

08002b64 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002b64:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002b68:	b085      	sub	sp, #20
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002b6e:	2100      	movs	r1, #0
 8002b70:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	2000      	movs	r0, #0
 8002b76:	460c      	mov	r4, r1
 8002b78:	4605      	mov	r5, r0
 8002b7a:	4620      	mov	r0, r4
 8002b7c:	4629      	mov	r1, r5
 8002b7e:	f04f 0a00 	mov.w	sl, #0
 8002b82:	f04f 0b00 	mov.w	fp, #0
 8002b86:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002b8a:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002b8e:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002b92:	4650      	mov	r0, sl
 8002b94:	4659      	mov	r1, fp
 8002b96:	1b02      	subs	r2, r0, r4
 8002b98:	eb61 0305 	sbc.w	r3, r1, r5
 8002b9c:	f04f 0000 	mov.w	r0, #0
 8002ba0:	f04f 0100 	mov.w	r1, #0
 8002ba4:	0099      	lsls	r1, r3, #2
 8002ba6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002baa:	0090      	lsls	r0, r2, #2
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	eb12 0804 	adds.w	r8, r2, r4
 8002bb4:	eb43 0905 	adc.w	r9, r3, r5
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bc4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bc8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bcc:	4690      	mov	r8, r2
 8002bce:	4699      	mov	r9, r3
 8002bd0:	4640      	mov	r0, r8
 8002bd2:	4649      	mov	r1, r9
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	f04f 0300 	mov.w	r3, #0
 8002bdc:	0a82      	lsrs	r2, r0, #10
 8002bde:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002be2:	0a8b      	lsrs	r3, r1, #10
 8002be4:	4613      	mov	r3, r2
 8002be6:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002be8:	68fb      	ldr	r3, [r7, #12]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002bf4:	4770      	bx	lr

08002bf6 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b084      	sub	sp, #16
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f7ff ff93 	bl	8002b2a <TIMER_IF_Convert_ms2Tick>
 8002c04:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002c06:	f000 f8d5 	bl	8002db4 <GetTimerTicks>
 8002c0a:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002c0c:	e000      	b.n	8002c10 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002c0e:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002c10:	f000 f8d0 	bl	8002db4 <GetTimerTicks>
 8002c14:	4602      	mov	r2, r0
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d8f6      	bhi.n	8002c0e <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002c20:	bf00      	nop
 8002c22:	bf00      	nop
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b082      	sub	sp, #8
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002c32:	f01a f923 	bl	801ce7c <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002c36:	bf00      	nop
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b084      	sub	sp, #16
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002c46:	f000 f8a5 	bl	8002d94 <TIMER_IF_BkUp_Read_MSBticks>
 8002c4a:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	4618      	mov	r0, r3
 8002c52:	f000 f88f 	bl	8002d74 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002c5e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c62:	b08c      	sub	sp, #48	@ 0x30
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002c6c:	f000 f8a2 	bl	8002db4 <GetTimerTicks>
 8002c70:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002c72:	f000 f88f 	bl	8002d94 <TIMER_IF_BkUp_Read_MSBticks>
 8002c76:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60bb      	str	r3, [r7, #8]
 8002c7e:	60fa      	str	r2, [r7, #12]
 8002c80:	f04f 0200 	mov.w	r2, #0
 8002c84:	f04f 0300 	mov.w	r3, #0
 8002c88:	68b9      	ldr	r1, [r7, #8]
 8002c8a:	000b      	movs	r3, r1
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c90:	2000      	movs	r0, #0
 8002c92:	460c      	mov	r4, r1
 8002c94:	4605      	mov	r5, r0
 8002c96:	eb12 0804 	adds.w	r8, r2, r4
 8002c9a:	eb43 0905 	adc.w	r9, r3, r5
 8002c9e:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002ca2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	0a82      	lsrs	r2, r0, #10
 8002cb0:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002cb4:	0a8b      	lsrs	r3, r1, #10
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	603b      	str	r3, [r7, #0]
 8002cc0:	607a      	str	r2, [r7, #4]
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002cc8:	f04f 0b00 	mov.w	fp, #0
 8002ccc:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff ff46 	bl	8002b64 <TIMER_IF_Convert_Tick2ms>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3730      	adds	r7, #48	@ 0x30
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002cec <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4803      	ldr	r0, [pc, #12]	@ (8002d08 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002cfa:	f004 fecb 	bl	8007a94 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	200003c4 	.word	0x200003c4

08002d0c <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	2101      	movs	r1, #1
 8002d18:	4803      	ldr	r0, [pc, #12]	@ (8002d28 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002d1a:	f004 febb 	bl	8007a94 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	200003c4 	.word	0x200003c4

08002d2c <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002d32:	2300      	movs	r3, #0
 8002d34:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002d36:	2100      	movs	r1, #0
 8002d38:	4804      	ldr	r0, [pc, #16]	@ (8002d4c <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002d3a:	f004 fec3 	bl	8007ac4 <HAL_RTCEx_BKUPRead>
 8002d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002d40:	687b      	ldr	r3, [r7, #4]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200003c4 	.word	0x200003c4

08002d50 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	4804      	ldr	r0, [pc, #16]	@ (8002d70 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002d5e:	f004 feb1 	bl	8007ac4 <HAL_RTCEx_BKUPRead>
 8002d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002d64:	687b      	ldr	r3, [r7, #4]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	200003c4 	.word	0x200003c4

08002d74 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	2102      	movs	r1, #2
 8002d80:	4803      	ldr	r0, [pc, #12]	@ (8002d90 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002d82:	f004 fe87 	bl	8007a94 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	200003c4 	.word	0x200003c4

08002d94 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002d9a:	2102      	movs	r1, #2
 8002d9c:	4804      	ldr	r0, [pc, #16]	@ (8002db0 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002d9e:	f004 fe91 	bl	8007ac4 <HAL_RTCEx_BKUPRead>
 8002da2:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002da4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	200003c4 	.word	0x200003c4

08002db4 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002dba:	480b      	ldr	r0, [pc, #44]	@ (8002de8 <GetTimerTicks+0x34>)
 8002dbc:	f7ff fdd8 	bl	8002970 <LL_RTC_TIME_GetSubSecond>
 8002dc0:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002dc2:	e003      	b.n	8002dcc <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002dc4:	4808      	ldr	r0, [pc, #32]	@ (8002de8 <GetTimerTicks+0x34>)
 8002dc6:	f7ff fdd3 	bl	8002970 <LL_RTC_TIME_GetSubSecond>
 8002dca:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002dcc:	4806      	ldr	r0, [pc, #24]	@ (8002de8 <GetTimerTicks+0x34>)
 8002dce:	f7ff fdcf 	bl	8002970 <LL_RTC_TIME_GetSubSecond>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d1f4      	bne.n	8002dc4 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40002800 	.word	0x40002800

08002dec <LL_AHB2_GRP1_EnableClock>:
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002df4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dfa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002e04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e08:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e10:	68fb      	ldr	r3, [r7, #12]
}
 8002e12:	bf00      	nop
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr

08002e1c <LL_APB1_GRP2_EnableClock>:
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002e24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e38:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e40:	68fb      	ldr	r3, [r7, #12]
}
 8002e42:	bf00      	nop
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr

08002e4c <LL_APB1_GRP2_DisableClock>:
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002e54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e58:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e62:	4013      	ands	r3, r2
 8002e64:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr

08002e70 <LL_APB2_GRP1_EnableClock>:
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e7c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e8c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4013      	ands	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e94:	68fb      	ldr	r3, [r7, #12]
}
 8002e96:	bf00      	nop
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr

08002ea0 <LL_APB2_GRP1_DisableClock>:
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002ea8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002ec8:	4b22      	ldr	r3, [pc, #136]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002eca:	4a23      	ldr	r2, [pc, #140]	@ (8002f58 <MX_LPUART1_UART_Init+0x94>)
 8002ecc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002ece:	4b21      	ldr	r3, [pc, #132]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002ed0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ed4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002edc:	4b1d      	ldr	r3, [pc, #116]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002eea:	220c      	movs	r2, #12
 8002eec:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eee:	4b19      	ldr	r3, [pc, #100]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ef4:	4b17      	ldr	r3, [pc, #92]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002efa:	4b16      	ldr	r3, [pc, #88]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f00:	4b14      	ldr	r3, [pc, #80]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002f06:	4b13      	ldr	r3, [pc, #76]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002f0c:	4811      	ldr	r0, [pc, #68]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002f0e:	f005 fadc 	bl	80084ca <HAL_UART_Init>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002f18:	f7fe ffea 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	480d      	ldr	r0, [pc, #52]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002f20:	f007 fca2 	bl	800a868 <HAL_UARTEx_SetTxFifoThreshold>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002f2a:	f7fe ffe1 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f2e:	2100      	movs	r1, #0
 8002f30:	4808      	ldr	r0, [pc, #32]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002f32:	f007 fcd7 	bl	800a8e4 <HAL_UARTEx_SetRxFifoThreshold>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002f3c:	f7fe ffd8 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002f40:	4804      	ldr	r0, [pc, #16]	@ (8002f54 <MX_LPUART1_UART_Init+0x90>)
 8002f42:	f007 fc59 	bl	800a7f8 <HAL_UARTEx_DisableFifoMode>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002f4c:	f7fe ffd0 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002f50:	bf00      	nop
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	20000418 	.word	0x20000418
 8002f58:	40008000 	.word	0x40008000

08002f5c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f60:	4b23      	ldr	r3, [pc, #140]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f62:	4a24      	ldr	r2, [pc, #144]	@ (8002ff4 <MX_USART1_UART_Init+0x98>)
 8002f64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8002f66:	4b22      	ldr	r3, [pc, #136]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f68:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002f6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f6e:	4b20      	ldr	r3, [pc, #128]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f74:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f80:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f82:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f84:	220c      	movs	r2, #12
 8002f86:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f88:	4b19      	ldr	r3, [pc, #100]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f8e:	4b18      	ldr	r3, [pc, #96]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f94:	4b16      	ldr	r3, [pc, #88]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f9a:	4b15      	ldr	r3, [pc, #84]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fa0:	4b13      	ldr	r3, [pc, #76]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fa6:	4812      	ldr	r0, [pc, #72]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002fa8:	f005 fa8f 	bl	80084ca <HAL_UART_Init>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002fb2:	f7fe ff9d 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	480d      	ldr	r0, [pc, #52]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002fba:	f007 fc55 	bl	800a868 <HAL_UARTEx_SetTxFifoThreshold>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002fc4:	f7fe ff94 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fc8:	2100      	movs	r1, #0
 8002fca:	4809      	ldr	r0, [pc, #36]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002fcc:	f007 fc8a 	bl	800a8e4 <HAL_UARTEx_SetRxFifoThreshold>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002fd6:	f7fe ff8b 	bl	8001ef0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002fda:	4805      	ldr	r0, [pc, #20]	@ (8002ff0 <MX_USART1_UART_Init+0x94>)
 8002fdc:	f007 fc0c 	bl	800a7f8 <HAL_UARTEx_DisableFifoMode>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002fe6:	f7fe ff83 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fea:	bf00      	nop
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	200004ac 	.word	0x200004ac
 8002ff4:	40013800 	.word	0x40013800

08002ff8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b096      	sub	sp, #88	@ 0x58
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003000:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003004:	2200      	movs	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
 8003008:	605a      	str	r2, [r3, #4]
 800300a:	609a      	str	r2, [r3, #8]
 800300c:	60da      	str	r2, [r3, #12]
 800300e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003010:	f107 030c 	add.w	r3, r7, #12
 8003014:	2238      	movs	r2, #56	@ 0x38
 8003016:	2100      	movs	r1, #0
 8003018:	4618      	mov	r0, r3
 800301a:	f01b fae0 	bl	801e5de <memset>
  if(uartHandle->Instance==LPUART1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a7a      	ldr	r2, [pc, #488]	@ (800320c <HAL_UART_MspInit+0x214>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d155      	bne.n	80030d4 <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003028:	2320      	movs	r3, #32
 800302a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800302c:	2300      	movs	r3, #0
 800302e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003030:	f107 030c 	add.w	r3, r7, #12
 8003034:	4618      	mov	r0, r3
 8003036:	f004 f8ab 	bl	8007190 <HAL_RCCEx_PeriphCLKConfig>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003040:	f7fe ff56 	bl	8001ef0 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003044:	2001      	movs	r0, #1
 8003046:	f7ff fee9 	bl	8002e1c <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800304a:	2004      	movs	r0, #4
 800304c:	f7ff fece 	bl	8002dec <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8003050:	2303      	movs	r3, #3
 8003052:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003054:	2302      	movs	r3, #2
 8003056:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003058:	2300      	movs	r3, #0
 800305a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800305c:	2300      	movs	r3, #0
 800305e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003060:	2308      	movs	r3, #8
 8003062:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003064:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003068:	4619      	mov	r1, r3
 800306a:	4869      	ldr	r0, [pc, #420]	@ (8003210 <HAL_UART_MspInit+0x218>)
 800306c:	f002 fbac 	bl	80057c8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8003070:	4b68      	ldr	r3, [pc, #416]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 8003072:	4a69      	ldr	r2, [pc, #420]	@ (8003218 <HAL_UART_MspInit+0x220>)
 8003074:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8003076:	4b67      	ldr	r3, [pc, #412]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 8003078:	2216      	movs	r2, #22
 800307a:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800307c:	4b65      	ldr	r3, [pc, #404]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 800307e:	2210      	movs	r2, #16
 8003080:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003082:	4b64      	ldr	r3, [pc, #400]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 8003084:	2200      	movs	r2, #0
 8003086:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003088:	4b62      	ldr	r3, [pc, #392]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 800308a:	2280      	movs	r2, #128	@ 0x80
 800308c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800308e:	4b61      	ldr	r3, [pc, #388]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 8003090:	2200      	movs	r2, #0
 8003092:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003094:	4b5f      	ldr	r3, [pc, #380]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 8003096:	2200      	movs	r2, #0
 8003098:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800309a:	4b5e      	ldr	r3, [pc, #376]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 800309c:	2200      	movs	r2, #0
 800309e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030a0:	4b5c      	ldr	r3, [pc, #368]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80030a6:	485b      	ldr	r0, [pc, #364]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 80030a8:	f001 fd88 	bl	8004bbc <HAL_DMA_Init>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 80030b2:	f7fe ff1d 	bl	8001ef0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a56      	ldr	r2, [pc, #344]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 80030ba:	67da      	str	r2, [r3, #124]	@ 0x7c
 80030bc:	4a55      	ldr	r2, [pc, #340]	@ (8003214 <HAL_UART_MspInit+0x21c>)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80030c2:	2200      	movs	r2, #0
 80030c4:	2100      	movs	r1, #0
 80030c6:	2026      	movs	r0, #38	@ 0x26
 80030c8:	f001 fd41 	bl	8004b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80030cc:	2026      	movs	r0, #38	@ 0x26
 80030ce:	f001 fd58 	bl	8004b82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030d2:	e096      	b.n	8003202 <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a50      	ldr	r2, [pc, #320]	@ (800321c <HAL_UART_MspInit+0x224>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	f040 8091 	bne.w	8003202 <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80030e0:	2301      	movs	r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030e4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80030e8:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030ea:	f107 030c 	add.w	r3, r7, #12
 80030ee:	4618      	mov	r0, r3
 80030f0:	f004 f84e 	bl	8007190 <HAL_RCCEx_PeriphCLKConfig>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_UART_MspInit+0x106>
      Error_Handler();
 80030fa:	f7fe fef9 	bl	8001ef0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80030fe:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003102:	f7ff feb5 	bl	8002e70 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003106:	2002      	movs	r0, #2
 8003108:	f7ff fe70 	bl	8002dec <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 800310c:	2380      	movs	r3, #128	@ 0x80
 800310e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003110:	2302      	movs	r3, #2
 8003112:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003114:	2301      	movs	r3, #1
 8003116:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003118:	2300      	movs	r3, #0
 800311a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800311c:	2307      	movs	r3, #7
 800311e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 8003120:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003124:	4619      	mov	r1, r3
 8003126:	483e      	ldr	r0, [pc, #248]	@ (8003220 <HAL_UART_MspInit+0x228>)
 8003128:	f002 fb4e 	bl	80057c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 800312c:	2340      	movs	r3, #64	@ 0x40
 800312e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003130:	2302      	movs	r3, #2
 8003132:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003134:	2300      	movs	r3, #0
 8003136:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003138:	2303      	movs	r3, #3
 800313a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800313c:	2307      	movs	r3, #7
 800313e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 8003140:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003144:	4619      	mov	r1, r3
 8003146:	4836      	ldr	r0, [pc, #216]	@ (8003220 <HAL_UART_MspInit+0x228>)
 8003148:	f002 fb3e 	bl	80057c8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 800314c:	4b35      	ldr	r3, [pc, #212]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 800314e:	4a36      	ldr	r2, [pc, #216]	@ (8003228 <HAL_UART_MspInit+0x230>)
 8003150:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003152:	4b34      	ldr	r3, [pc, #208]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 8003154:	2211      	movs	r2, #17
 8003156:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003158:	4b32      	ldr	r3, [pc, #200]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 800315a:	2200      	movs	r2, #0
 800315c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800315e:	4b31      	ldr	r3, [pc, #196]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 8003160:	2200      	movs	r2, #0
 8003162:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003164:	4b2f      	ldr	r3, [pc, #188]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 8003166:	2280      	movs	r2, #128	@ 0x80
 8003168:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800316a:	4b2e      	ldr	r3, [pc, #184]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 800316c:	2200      	movs	r2, #0
 800316e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003170:	4b2c      	ldr	r3, [pc, #176]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 8003172:	2200      	movs	r2, #0
 8003174:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003176:	4b2b      	ldr	r3, [pc, #172]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 8003178:	2200      	movs	r2, #0
 800317a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800317c:	4b29      	ldr	r3, [pc, #164]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 800317e:	2200      	movs	r2, #0
 8003180:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003182:	4828      	ldr	r0, [pc, #160]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 8003184:	f001 fd1a 	bl	8004bbc <HAL_DMA_Init>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 800318e:	f7fe feaf 	bl	8001ef0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a23      	ldr	r2, [pc, #140]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 8003196:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800319a:	4a22      	ldr	r2, [pc, #136]	@ (8003224 <HAL_UART_MspInit+0x22c>)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 80031a0:	4b22      	ldr	r3, [pc, #136]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031a2:	4a23      	ldr	r2, [pc, #140]	@ (8003230 <HAL_UART_MspInit+0x238>)
 80031a4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80031a6:	4b21      	ldr	r3, [pc, #132]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031a8:	2212      	movs	r2, #18
 80031aa:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031ac:	4b1f      	ldr	r3, [pc, #124]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031ae:	2210      	movs	r2, #16
 80031b0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031b2:	4b1e      	ldr	r3, [pc, #120]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031b8:	4b1c      	ldr	r3, [pc, #112]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031ba:	2280      	movs	r2, #128	@ 0x80
 80031bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031be:	4b1b      	ldr	r3, [pc, #108]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031c4:	4b19      	ldr	r3, [pc, #100]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80031ca:	4b18      	ldr	r3, [pc, #96]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031d0:	4b16      	ldr	r3, [pc, #88]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80031d6:	4815      	ldr	r0, [pc, #84]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031d8:	f001 fcf0 	bl	8004bbc <HAL_DMA_Init>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 80031e2:	f7fe fe85 	bl	8001ef0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a10      	ldr	r2, [pc, #64]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031ea:	67da      	str	r2, [r3, #124]	@ 0x7c
 80031ec:	4a0f      	ldr	r2, [pc, #60]	@ (800322c <HAL_UART_MspInit+0x234>)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031f2:	2200      	movs	r2, #0
 80031f4:	2100      	movs	r1, #0
 80031f6:	2024      	movs	r0, #36	@ 0x24
 80031f8:	f001 fca9 	bl	8004b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031fc:	2024      	movs	r0, #36	@ 0x24
 80031fe:	f001 fcc0 	bl	8004b82 <HAL_NVIC_EnableIRQ>
}
 8003202:	bf00      	nop
 8003204:	3758      	adds	r7, #88	@ 0x58
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40008000 	.word	0x40008000
 8003210:	48000800 	.word	0x48000800
 8003214:	20000540 	.word	0x20000540
 8003218:	40020008 	.word	0x40020008
 800321c:	40013800 	.word	0x40013800
 8003220:	48000400 	.word	0x48000400
 8003224:	200005a0 	.word	0x200005a0
 8003228:	4002001c 	.word	0x4002001c
 800322c:	20000600 	.word	0x20000600
 8003230:	40020030 	.word	0x40020030

08003234 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a18      	ldr	r2, [pc, #96]	@ (80032a4 <HAL_UART_MspDeInit+0x70>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d10f      	bne.n	8003266 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8003246:	2001      	movs	r0, #1
 8003248:	f7ff fe00 	bl	8002e4c <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 800324c:	2103      	movs	r1, #3
 800324e:	4816      	ldr	r0, [pc, #88]	@ (80032a8 <HAL_UART_MspDeInit+0x74>)
 8003250:	f002 fc1a 	bl	8005a88 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003258:	4618      	mov	r0, r3
 800325a:	f001 fd57 	bl	8004d0c <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 800325e:	2026      	movs	r0, #38	@ 0x26
 8003260:	f001 fc9d 	bl	8004b9e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8003264:	e01a      	b.n	800329c <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a10      	ldr	r2, [pc, #64]	@ (80032ac <HAL_UART_MspDeInit+0x78>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d115      	bne.n	800329c <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 8003270:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003274:	f7ff fe14 	bl	8002ea0 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8003278:	21c0      	movs	r1, #192	@ 0xc0
 800327a:	480d      	ldr	r0, [pc, #52]	@ (80032b0 <HAL_UART_MspDeInit+0x7c>)
 800327c:	f002 fc04 	bl	8005a88 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003286:	4618      	mov	r0, r3
 8003288:	f001 fd40 	bl	8004d0c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003290:	4618      	mov	r0, r3
 8003292:	f001 fd3b 	bl	8004d0c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003296:	2024      	movs	r0, #36	@ 0x24
 8003298:	f001 fc81 	bl	8004b9e <HAL_NVIC_DisableIRQ>
}
 800329c:	bf00      	nop
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40008000 	.word	0x40008000
 80032a8:	48000800 	.word	0x48000800
 80032ac:	40013800 	.word	0x40013800
 80032b0:	48000400 	.word	0x48000400

080032b4 <LL_APB1_GRP2_ForceReset>:
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 80032bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr

080032d6 <LL_APB1_GRP2_ReleaseReset>:
{
 80032d6:	b480      	push	{r7}
 80032d8:	b083      	sub	sp, #12
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 80032de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	43db      	mvns	r3, r3
 80032e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032ec:	4013      	ands	r3, r2
 80032ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bc80      	pop	{r7}
 80032f8:	4770      	bx	lr
	...

080032fc <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003304:	4b06      	ldr	r3, [pc, #24]	@ (8003320 <LL_EXTI_EnableIT_0_31+0x24>)
 8003306:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800330a:	4905      	ldr	r1, [pc, #20]	@ (8003320 <LL_EXTI_EnableIT_0_31+0x24>)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4313      	orrs	r3, r2
 8003310:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	58000800 	.word	0x58000800

08003324 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800332c:	4a07      	ldr	r2, [pc, #28]	@ (800334c <vcom_Init+0x28>)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8003332:	f7fe f9b3 	bl	800169c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8003336:	f7ff fdc5 	bl	8002ec4 <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 800333a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800333e:	f7ff ffdd 	bl	80032fc <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8003342:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8003344:	4618      	mov	r0, r3
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000664 	.word	0x20000664

08003350 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 8003354:	2001      	movs	r0, #1
 8003356:	f7ff ffad 	bl	80032b4 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 800335a:	2001      	movs	r0, #1
 800335c:	f7ff ffbb 	bl	80032d6 <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 8003360:	4804      	ldr	r0, [pc, #16]	@ (8003374 <vcom_DeInit+0x24>)
 8003362:	f7ff ff67 	bl	8003234 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8003366:	200f      	movs	r0, #15
 8003368:	f001 fc19 	bl	8004b9e <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 800336c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800336e:	4618      	mov	r0, r3
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20000418 	.word	0x20000418

08003378 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8003384:	887b      	ldrh	r3, [r7, #2]
 8003386:	461a      	mov	r2, r3
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	4804      	ldr	r0, [pc, #16]	@ (800339c <vcom_Trace_DMA+0x24>)
 800338c:	f005 f9d2 	bl	8008734 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8003390:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8003392:	4618      	mov	r0, r3
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20000418 	.word	0x20000418

080033a0 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80033a8:	4a19      	ldr	r2, [pc, #100]	@ (8003410 <vcom_ReceiveInit+0x70>)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80033ae:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80033b2:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 80033b4:	f107 0308 	add.w	r3, r7, #8
 80033b8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80033bc:	4815      	ldr	r0, [pc, #84]	@ (8003414 <vcom_ReceiveInit+0x74>)
 80033be:	f007 f98e 	bl	800a6de <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 80033c2:	bf00      	nop
 80033c4:	4b13      	ldr	r3, [pc, #76]	@ (8003414 <vcom_ReceiveInit+0x74>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033d2:	d0f7      	beq.n	80033c4 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 80033d4:	bf00      	nop
 80033d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003414 <vcom_ReceiveInit+0x74>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	69db      	ldr	r3, [r3, #28]
 80033dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033e4:	d1f7      	bne.n	80033d6 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 80033e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003414 <vcom_ReceiveInit+0x74>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	4b09      	ldr	r3, [pc, #36]	@ (8003414 <vcom_ReceiveInit+0x74>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80033f4:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 80033f6:	4807      	ldr	r0, [pc, #28]	@ (8003414 <vcom_ReceiveInit+0x74>)
 80033f8:	f007 f9cc 	bl	800a794 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 80033fc:	2201      	movs	r2, #1
 80033fe:	4906      	ldr	r1, [pc, #24]	@ (8003418 <vcom_ReceiveInit+0x78>)
 8003400:	4804      	ldr	r0, [pc, #16]	@ (8003414 <vcom_ReceiveInit+0x74>)
 8003402:	f005 f94b 	bl	800869c <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8003406:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8003408:	4618      	mov	r0, r3
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	20000668 	.word	0x20000668
 8003414:	20000418 	.word	0x20000418
 8003418:	20000660 	.word	0x20000660

0800341c <vcom_Resume>:

void vcom_Resume(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003420:	4804      	ldr	r0, [pc, #16]	@ (8003434 <vcom_Resume+0x18>)
 8003422:	f001 fbcb 	bl	8004bbc <HAL_DMA_Init>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <vcom_Resume+0x14>
  {
    Error_Handler();
 800342c:	f7fe fd60 	bl	8001ef0 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8003430:	bf00      	nop
 8003432:	bd80      	pop	{r7, pc}
 8003434:	20000540 	.word	0x20000540

08003438 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a05      	ldr	r2, [pc, #20]	@ (800345c <HAL_UART_TxCpltCallback+0x24>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d103      	bne.n	8003452 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 800344a:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <HAL_UART_TxCpltCallback+0x28>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2000      	movs	r0, #0
 8003450:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40008000 	.word	0x40008000
 8003460:	20000664 	.word	0x20000664

08003464 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a37      	ldr	r2, [pc, #220]	@ (8003550 <HAL_UART_RxCpltCallback+0xec>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d150      	bne.n	8003518 <HAL_UART_RxCpltCallback+0xb4>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 8003476:	4b37      	ldr	r3, [pc, #220]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	b29b      	uxth	r3, r3
 800347c:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003480:	d835      	bhi.n	80034ee <HAL_UART_RxCpltCallback+0x8a>
 8003482:	4b35      	ldr	r3, [pc, #212]	@ (8003558 <HAL_UART_RxCpltCallback+0xf4>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b00      	cmp	r3, #0
 800348a:	d130      	bne.n	80034ee <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 800348c:	4b31      	ldr	r3, [pc, #196]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	b29b      	uxth	r3, r3
 8003492:	1c5a      	adds	r2, r3, #1
 8003494:	b291      	uxth	r1, r2
 8003496:	4a2f      	ldr	r2, [pc, #188]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 8003498:	8011      	strh	r1, [r2, #0]
 800349a:	461a      	mov	r2, r3
 800349c:	4b2f      	ldr	r3, [pc, #188]	@ (800355c <HAL_UART_RxCpltCallback+0xf8>)
 800349e:	7819      	ldrb	r1, [r3, #0]
 80034a0:	4b2f      	ldr	r3, [pc, #188]	@ (8003560 <HAL_UART_RxCpltCallback+0xfc>)
 80034a2:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 80034a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 80034a6:	881b      	ldrh	r3, [r3, #0]
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	4b2c      	ldr	r3, [pc, #176]	@ (8003560 <HAL_UART_RxCpltCallback+0xfc>)
 80034ae:	2100      	movs	r1, #0
 80034b0:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 80034b2:	4b2a      	ldr	r3, [pc, #168]	@ (800355c <HAL_UART_RxCpltCallback+0xf8>)
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	2b29      	cmp	r3, #41	@ 0x29
 80034b8:	d119      	bne.n	80034ee <HAL_UART_RxCpltCallback+0x8a>
 80034ba:	4b26      	ldr	r3, [pc, #152]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	2b0e      	cmp	r3, #14
 80034c2:	d914      	bls.n	80034ee <HAL_UART_RxCpltCallback+0x8a>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 80034c4:	4927      	ldr	r1, [pc, #156]	@ (8003564 <HAL_UART_RxCpltCallback+0x100>)
 80034c6:	4826      	ldr	r0, [pc, #152]	@ (8003560 <HAL_UART_RxCpltCallback+0xfc>)
 80034c8:	f01b f8b6 	bl	801e638 <strstr>
 80034cc:	60f8      	str	r0, [r7, #12]
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00c      	beq.n	80034ee <HAL_UART_RxCpltCallback+0x8a>
 80034d4:	4b1f      	ldr	r3, [pc, #124]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 80034d6:	881b      	ldrh	r3, [r3, #0]
 80034d8:	b29b      	uxth	r3, r3
 80034da:	3b01      	subs	r3, #1
 80034dc:	4a20      	ldr	r2, [pc, #128]	@ (8003560 <HAL_UART_RxCpltCallback+0xfc>)
 80034de:	441a      	add	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	3306      	adds	r3, #6
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d902      	bls.n	80034ee <HAL_UART_RxCpltCallback+0x8a>
                    uart_rx_complete = 1;
 80034e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003558 <HAL_UART_RxCpltCallback+0xf4>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 80034ee:	4b19      	ldr	r3, [pc, #100]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 80034f0:	881b      	ldrh	r3, [r3, #0]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80034f8:	d908      	bls.n	800350c <HAL_UART_RxCpltCallback+0xa8>
            uart_rx_index = 0;
 80034fa:	4b16      	ldr	r3, [pc, #88]	@ (8003554 <HAL_UART_RxCpltCallback+0xf0>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 8003500:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003504:	2100      	movs	r1, #0
 8003506:	4816      	ldr	r0, [pc, #88]	@ (8003560 <HAL_UART_RxCpltCallback+0xfc>)
 8003508:	f01b f869 	bl	801e5de <memset>
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 800350c:	2201      	movs	r2, #1
 800350e:	4913      	ldr	r1, [pc, #76]	@ (800355c <HAL_UART_RxCpltCallback+0xf8>)
 8003510:	4815      	ldr	r0, [pc, #84]	@ (8003568 <HAL_UART_RxCpltCallback+0x104>)
 8003512:	f005 f8c3 	bl	800869c <HAL_UART_Receive_IT>
        return;
 8003516:	e018      	b.n	800354a <HAL_UART_RxCpltCallback+0xe6>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a13      	ldr	r2, [pc, #76]	@ (800356c <HAL_UART_RxCpltCallback+0x108>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d113      	bne.n	800354a <HAL_UART_RxCpltCallback+0xe6>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8003522:	4b13      	ldr	r3, [pc, #76]	@ (8003570 <HAL_UART_RxCpltCallback+0x10c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_UART_RxCpltCallback+0xdc>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003530:	2b00      	cmp	r3, #0
 8003532:	d105      	bne.n	8003540 <HAL_UART_RxCpltCallback+0xdc>
    {
      RxCpltCallback(&charRx, 1, 0);
 8003534:	4b0e      	ldr	r3, [pc, #56]	@ (8003570 <HAL_UART_RxCpltCallback+0x10c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2200      	movs	r2, #0
 800353a:	2101      	movs	r1, #1
 800353c:	480d      	ldr	r0, [pc, #52]	@ (8003574 <HAL_UART_RxCpltCallback+0x110>)
 800353e:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8003540:	2201      	movs	r2, #1
 8003542:	490c      	ldr	r1, [pc, #48]	@ (8003574 <HAL_UART_RxCpltCallback+0x110>)
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f005 f8a9 	bl	800869c <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40013800 	.word	0x40013800
 8003554:	20000870 	.word	0x20000870
 8003558:	20000872 	.word	0x20000872
 800355c:	2000066c 	.word	0x2000066c
 8003560:	20000670 	.word	0x20000670
 8003564:	08020940 	.word	0x08020940
 8003568:	200004ac 	.word	0x200004ac
 800356c:	40008000 	.word	0x40008000
 8003570:	20000668 	.word	0x20000668
 8003574:	20000660 	.word	0x20000660

08003578 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003578:	480d      	ldr	r0, [pc, #52]	@ (80035b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800357a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800357c:	f7ff f9f2 	bl	8002964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003580:	480c      	ldr	r0, [pc, #48]	@ (80035b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003582:	490d      	ldr	r1, [pc, #52]	@ (80035b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003584:	4a0d      	ldr	r2, [pc, #52]	@ (80035bc <LoopForever+0xe>)
  movs r3, #0
 8003586:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003588:	e002      	b.n	8003590 <LoopCopyDataInit>

0800358a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800358a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800358c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800358e:	3304      	adds	r3, #4

08003590 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003590:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003592:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003594:	d3f9      	bcc.n	800358a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003596:	4a0a      	ldr	r2, [pc, #40]	@ (80035c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003598:	4c0a      	ldr	r4, [pc, #40]	@ (80035c4 <LoopForever+0x16>)
  movs r3, #0
 800359a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800359c:	e001      	b.n	80035a2 <LoopFillZerobss>

0800359e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800359e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035a0:	3204      	adds	r2, #4

080035a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035a4:	d3fb      	bcc.n	800359e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80035a6:	f01b f8a9 	bl	801e6fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035aa:	f7fe fba5 	bl	8001cf8 <main>

080035ae <LoopForever>:

LoopForever:
    b LoopForever
 80035ae:	e7fe      	b.n	80035ae <LoopForever>
  ldr   r0, =_estack
 80035b0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80035b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035b8:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 80035bc:	080220a8 	.word	0x080220a8
  ldr r2, =_sbss
 80035c0:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 80035c4:	200028fc 	.word	0x200028fc

080035c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035c8:	e7fe      	b.n	80035c8 <ADC_IRQHandler>

080035ca <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80035d0:	1d3b      	adds	r3, r7, #4
 80035d2:	2200      	movs	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
 80035d6:	605a      	str	r2, [r3, #4]
 80035d8:	609a      	str	r2, [r3, #8]
 80035da:	60da      	str	r2, [r3, #12]
 80035dc:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 80035de:	2310      	movs	r3, #16
 80035e0:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80035e2:	2301      	movs	r3, #1
 80035e4:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80035e6:	2300      	movs	r3, #0
 80035e8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ea:	2303      	movs	r3, #3
 80035ec:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80035ee:	1d3b      	adds	r3, r7, #4
 80035f0:	4619      	mov	r1, r3
 80035f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035f6:	f002 f8e7 	bl	80057c8 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80035fa:	2320      	movs	r3, #32
 80035fc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	4619      	mov	r1, r3
 8003602:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003606:	f002 f8df 	bl	80057c8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800360a:	2200      	movs	r2, #0
 800360c:	2120      	movs	r1, #32
 800360e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003612:	f002 fb1e 	bl	8005c52 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8003616:	2200      	movs	r2, #0
 8003618:	2110      	movs	r1, #16
 800361a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800361e:	f002 fb18 	bl	8005c52 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8003636:	79fb      	ldrb	r3, [r7, #7]
 8003638:	2b03      	cmp	r3, #3
 800363a:	d83f      	bhi.n	80036bc <BSP_RADIO_ConfigRFSwitch+0x90>
 800363c:	a201      	add	r2, pc, #4	@ (adr r2, 8003644 <BSP_RADIO_ConfigRFSwitch+0x18>)
 800363e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003642:	bf00      	nop
 8003644:	08003655 	.word	0x08003655
 8003648:	0800366f 	.word	0x0800366f
 800364c:	08003689 	.word	0x08003689
 8003650:	080036a3 	.word	0x080036a3
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8003654:	2200      	movs	r2, #0
 8003656:	2110      	movs	r1, #16
 8003658:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800365c:	f002 faf9 	bl	8005c52 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8003660:	2200      	movs	r2, #0
 8003662:	2120      	movs	r1, #32
 8003664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003668:	f002 faf3 	bl	8005c52 <HAL_GPIO_WritePin>
      break;      
 800366c:	e027      	b.n	80036be <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 800366e:	2201      	movs	r2, #1
 8003670:	2110      	movs	r1, #16
 8003672:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003676:	f002 faec 	bl	8005c52 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800367a:	2200      	movs	r2, #0
 800367c:	2120      	movs	r1, #32
 800367e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003682:	f002 fae6 	bl	8005c52 <HAL_GPIO_WritePin>
      break;
 8003686:	e01a      	b.n	80036be <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003688:	2201      	movs	r2, #1
 800368a:	2110      	movs	r1, #16
 800368c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003690:	f002 fadf 	bl	8005c52 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003694:	2201      	movs	r2, #1
 8003696:	2120      	movs	r1, #32
 8003698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800369c:	f002 fad9 	bl	8005c52 <HAL_GPIO_WritePin>
      break;
 80036a0:	e00d      	b.n	80036be <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80036a2:	2200      	movs	r2, #0
 80036a4:	2110      	movs	r1, #16
 80036a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036aa:	f002 fad2 	bl	8005c52 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80036ae:	2201      	movs	r2, #1
 80036b0:	2120      	movs	r1, #32
 80036b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036b6:	f002 facc 	bl	8005c52 <HAL_GPIO_WritePin>
      break;
 80036ba:	e000      	b.n	80036be <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 80036bc:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 80036cc:	2302      	movs	r3, #2
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bc80      	pop	{r7}
 80036d4:	4770      	bx	lr

080036d6 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 80036d6:	b480      	push	{r7}
 80036d8:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 80036da:	2301      	movs	r3, #1
}
 80036dc:	4618      	mov	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	bc80      	pop	{r7}
 80036e2:	4770      	bx	lr

080036e4 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 80036e8:	2301      	movs	r3, #1
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bc80      	pop	{r7}
 80036f0:	4770      	bx	lr

080036f2 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b085      	sub	sp, #20
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	4603      	mov	r3, r0
 80036fa:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d102      	bne.n	8003708 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8003702:	230f      	movs	r3, #15
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	e001      	b.n	800370c <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8003708:	2316      	movs	r3, #22
 800370a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800370c:	68fb      	ldr	r3, [r7, #12]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3714      	adds	r7, #20
 8003712:	46bd      	mov	sp, r7
 8003714:	bc80      	pop	{r7}
 8003716:	4770      	bx	lr

08003718 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800371c:	4b04      	ldr	r3, [pc, #16]	@ (8003730 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	4a03      	ldr	r2, [pc, #12]	@ (8003730 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8003722:	f023 0301 	bic.w	r3, r3, #1
 8003726:	6053      	str	r3, [r2, #4]
}
 8003728:	bf00      	nop
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr
 8003730:	e0042000 	.word	0xe0042000

08003734 <LL_DBGMCU_DisableDBGStopMode>:
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003738:	4b04      	ldr	r3, [pc, #16]	@ (800374c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	4a03      	ldr	r2, [pc, #12]	@ (800374c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800373e:	f023 0302 	bic.w	r3, r3, #2
 8003742:	6053      	str	r3, [r2, #4]
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr
 800374c:	e0042000 	.word	0xe0042000

08003750 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003754:	4b04      	ldr	r3, [pc, #16]	@ (8003768 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	4a03      	ldr	r2, [pc, #12]	@ (8003768 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800375a:	f023 0304 	bic.w	r3, r3, #4
 800375e:	6053      	str	r3, [r2, #4]
}
 8003760:	bf00      	nop
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr
 8003768:	e0042000 	.word	0xe0042000

0800376c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003772:	2300      	movs	r3, #0
 8003774:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003776:	2003      	movs	r0, #3
 8003778:	f001 f9de 	bl	8004b38 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800377c:	f003 fb2a 	bl	8006dd4 <HAL_RCC_GetHCLKFreq>
 8003780:	4603      	mov	r3, r0
 8003782:	4a09      	ldr	r2, [pc, #36]	@ (80037a8 <HAL_Init+0x3c>)
 8003784:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003786:	200f      	movs	r0, #15
 8003788:	f7fe ffc2 	bl	8002710 <HAL_InitTick>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d002      	beq.n	8003798 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	71fb      	strb	r3, [r7, #7]
 8003796:	e001      	b.n	800379c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003798:	f7fe fca1 	bl	80020de <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800379c:	79fb      	ldrb	r3, [r7, #7]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000014 	.word	0x20000014

080037ac <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80037b0:	4b04      	ldr	r3, [pc, #16]	@ (80037c4 <HAL_SuspendTick+0x18>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a03      	ldr	r2, [pc, #12]	@ (80037c4 <HAL_SuspendTick+0x18>)
 80037b6:	f023 0302 	bic.w	r3, r3, #2
 80037ba:	6013      	str	r3, [r2, #0]
}
 80037bc:	bf00      	nop
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr
 80037c4:	e000e010 	.word	0xe000e010

080037c8 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80037cc:	4b04      	ldr	r3, [pc, #16]	@ (80037e0 <HAL_ResumeTick+0x18>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a03      	ldr	r2, [pc, #12]	@ (80037e0 <HAL_ResumeTick+0x18>)
 80037d2:	f043 0302 	orr.w	r3, r3, #2
 80037d6:	6013      	str	r3, [r2, #0]
}
 80037d8:	bf00      	nop
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr
 80037e0:	e000e010 	.word	0xe000e010

080037e4 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80037e8:	4b02      	ldr	r3, [pc, #8]	@ (80037f4 <HAL_GetUIDw0+0x10>)
 80037ea:	681b      	ldr	r3, [r3, #0]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr
 80037f4:	1fff7590 	.word	0x1fff7590

080037f8 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80037fc:	4b02      	ldr	r3, [pc, #8]	@ (8003808 <HAL_GetUIDw1+0x10>)
 80037fe:	681b      	ldr	r3, [r3, #0]
}
 8003800:	4618      	mov	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr
 8003808:	1fff7594 	.word	0x1fff7594

0800380c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003810:	4b02      	ldr	r3, [pc, #8]	@ (800381c <HAL_GetUIDw2+0x10>)
 8003812:	681b      	ldr	r3, [r3, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr
 800381c:	1fff7598 	.word	0x1fff7598

08003820 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8003824:	f7ff ff78 	bl	8003718 <LL_DBGMCU_DisableDBGSleepMode>
}
 8003828:	bf00      	nop
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8003830:	f7ff ff80 	bl	8003734 <LL_DBGMCU_DisableDBGStopMode>
}
 8003834:	bf00      	nop
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 800383c:	f7ff ff88 	bl	8003750 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8003840:	bf00      	nop
 8003842:	bd80      	pop	{r7, pc}

08003844 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	431a      	orrs	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	601a      	str	r2, [r3, #0]
}
 800385e:	bf00      	nop
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr

08003868 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003878:	4618      	mov	r0, r3
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	bc80      	pop	{r7}
 8003880:	4770      	bx	lr

08003882 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003882:	b480      	push	{r7}
 8003884:	b085      	sub	sp, #20
 8003886:	af00      	add	r7, sp, #0
 8003888:	60f8      	str	r0, [r7, #12]
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	695a      	ldr	r2, [r3, #20]
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2107      	movs	r1, #7
 800389a:	fa01 f303 	lsl.w	r3, r1, r3
 800389e:	43db      	mvns	r3, r3
 80038a0:	401a      	ands	r2, r3
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f003 0304 	and.w	r3, r3, #4
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	fa01 f303 	lsl.w	r3, r1, r3
 80038ae:	431a      	orrs	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc80      	pop	{r7}
 80038bc:	4770      	bx	lr

080038be <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	f003 0304 	and.w	r3, r3, #4
 80038d2:	2107      	movs	r1, #7
 80038d4:	fa01 f303 	lsl.w	r3, r1, r3
 80038d8:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80038e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr

080038ee <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003902:	2301      	movs	r3, #1
 8003904:	e000      	b.n	8003908 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr

08003912 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003912:	b480      	push	{r7}
 8003914:	b085      	sub	sp, #20
 8003916:	af00      	add	r7, sp, #0
 8003918:	60f8      	str	r0, [r7, #12]
 800391a:	60b9      	str	r1, [r7, #8]
 800391c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	f003 031f 	and.w	r3, r3, #31
 8003928:	210f      	movs	r1, #15
 800392a:	fa01 f303 	lsl.w	r3, r1, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	401a      	ands	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	0e9b      	lsrs	r3, r3, #26
 8003936:	f003 010f 	and.w	r1, r3, #15
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	f003 031f 	and.w	r3, r3, #31
 8003940:	fa01 f303 	lsl.w	r3, r1, r3
 8003944:	431a      	orrs	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800394a:	bf00      	nop
 800394c:	3714      	adds	r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr

08003954 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003968:	431a      	orrs	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800396e:	bf00      	nop
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr

08003978 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800398c:	43db      	mvns	r3, r3
 800398e:	401a      	ands	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr

0800399e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800399e:	b480      	push	{r7}
 80039a0:	b085      	sub	sp, #20
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	60f8      	str	r0, [r7, #12]
 80039a6:	60b9      	str	r1, [r7, #8]
 80039a8:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	695a      	ldr	r2, [r3, #20]
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	021b      	lsls	r3, r3, #8
 80039b2:	43db      	mvns	r3, r3
 80039b4:	401a      	ands	r2, r3
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	0219      	lsls	r1, r3, #8
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	400b      	ands	r3, r1
 80039be:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 80039c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039c6:	431a      	orrs	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80039cc:	bf00      	nop
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bc80      	pop	{r7}
 80039d4:	4770      	bx	lr

080039d6 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80039e6:	f023 0317 	bic.w	r3, r3, #23
 80039ea:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80039f2:	bf00      	nop
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bc80      	pop	{r7}
 80039fa:	4770      	bx	lr

080039fc <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003a0c:	f023 0317 	bic.w	r3, r3, #23
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6093      	str	r3, [r2, #8]
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr

08003a1e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003a1e:	b480      	push	{r7}
 8003a20:	b083      	sub	sp, #12
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a32:	d101      	bne.n	8003a38 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003a34:	2301      	movs	r3, #1
 8003a36:	e000      	b.n	8003a3a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr

08003a44 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a54:	f023 0317 	bic.w	r3, r3, #23
 8003a58:	f043 0201 	orr.w	r2, r3, #1
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bc80      	pop	{r7}
 8003a68:	4770      	bx	lr

08003a6a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a7a:	f023 0317 	bic.w	r3, r3, #23
 8003a7e:	f043 0202 	orr.w	r2, r3, #2
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d101      	bne.n	8003aa8 <LL_ADC_IsEnabled+0x18>
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e000      	b.n	8003aaa <LL_ADC_IsEnabled+0x1a>
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr

08003ab4 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d101      	bne.n	8003acc <LL_ADC_IsDisableOngoing+0x18>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e000      	b.n	8003ace <LL_ADC_IsDisableOngoing+0x1a>
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ae8:	f023 0317 	bic.w	r3, r3, #23
 8003aec:	f043 0204 	orr.w	r2, r3, #4
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bc80      	pop	{r7}
 8003afc:	4770      	bx	lr

08003afe <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b0e:	f023 0317 	bic.w	r3, r3, #23
 8003b12:	f043 0210 	orr.w	r2, r3, #16
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bc80      	pop	{r7}
 8003b22:	4770      	bx	lr

08003b24 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d101      	bne.n	8003b3c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e000      	b.n	8003b3e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b088      	sub	sp, #32
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b50:	2300      	movs	r3, #0
 8003b52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr1 = 0UL;
 8003b54:	2300      	movs	r3, #0
 8003b56:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e17e      	b.n	8003e68 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d109      	bne.n	8003b8c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7fd fc6d 	bl	8001458 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7ff ff44 	bl	8003a1e <LL_ADC_IsInternalRegulatorEnabled>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d115      	bne.n	8003bc8 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff ff18 	bl	80039d6 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ba6:	4b9d      	ldr	r3, [pc, #628]	@ (8003e1c <HAL_ADC_Init+0x2d4>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	099b      	lsrs	r3, r3, #6
 8003bac:	4a9c      	ldr	r2, [pc, #624]	@ (8003e20 <HAL_ADC_Init+0x2d8>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	099b      	lsrs	r3, r3, #6
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003bba:	e002      	b.n	8003bc2 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1f9      	bne.n	8003bbc <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff ff26 	bl	8003a1e <LL_ADC_IsInternalRegulatorEnabled>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10d      	bne.n	8003bf4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bdc:	f043 0210 	orr.w	r2, r3, #16
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be8:	f043 0201 	orr.w	r2, r3, #1
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff ff93 	bl	8003b24 <LL_ADC_REG_IsConversionOngoing>
 8003bfe:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c04:	f003 0310 	and.w	r3, r3, #16
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f040 8124 	bne.w	8003e56 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f040 8120 	bne.w	8003e56 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003c1e:	f043 0202 	orr.w	r2, r3, #2
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff ff30 	bl	8003a90 <LL_ADC_IsEnabled>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f040 80a5 	bne.w	8003d82 <HAL_ADC_Init+0x23a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	7e1b      	ldrb	r3, [r3, #24]
 8003c40:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003c42:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	7e5b      	ldrb	r3, [r3, #25]
 8003c48:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c4a:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	7e9b      	ldrb	r3, [r3, #26]
 8003c50:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c52:	4313      	orrs	r3, r2
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c58:	2a00      	cmp	r2, #0
 8003c5a:	d002      	beq.n	8003c62 <HAL_ADC_Init+0x11a>
 8003c5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c60:	e000      	b.n	8003c64 <HAL_ADC_Init+0x11c>
 8003c62:	2200      	movs	r2, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c64:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c6a:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	da04      	bge.n	8003c7e <HAL_ADC_Init+0x136>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c7c:	e001      	b.n	8003c82 <HAL_ADC_Init+0x13a>
 8003c7e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                    hadc->Init.DataAlign                                           |
 8003c82:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003c8a:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c8c:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d114      	bne.n	8003cc8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	7e9b      	ldrb	r3, [r3, #26]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d104      	bne.n	8003cb0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cac:	61bb      	str	r3, [r7, #24]
 8003cae:	e00b      	b.n	8003cc8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb4:	f043 0220 	orr.w	r2, r3, #32
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc0:	f043 0201 	orr.w	r2, r3, #1
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d009      	beq.n	8003ce4 <HAL_ADC_Init+0x19c>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd4:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                      hadc->Init.ExternalTrigConvEdge);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	4b4e      	ldr	r3, [pc, #312]	@ (8003e24 <HAL_ADC_Init+0x2dc>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6812      	ldr	r2, [r2, #0]
 8003cf2:	69b9      	ldr	r1, [r7, #24]
 8003cf4:	430b      	orrs	r3, r1
 8003cf6:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                    hadc->Init.TriggerFrequencyMode
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d04:	4313      	orrs	r3, r2
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d111      	bne.n	8003d3a <HAL_ADC_Init+0x1f2>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                      hadc->Init.Oversampling.Ratio         |
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d22:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003d28:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8003d2e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	691a      	ldr	r2, [r3, #16]
 8003d40:	4b39      	ldr	r3, [pc, #228]	@ (8003e28 <HAL_ADC_Init+0x2e0>)
 8003d42:	4013      	ands	r3, r2
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	6812      	ldr	r2, [r2, #0]
 8003d48:	6979      	ldr	r1, [r7, #20]
 8003d4a:	430b      	orrs	r3, r1
 8003d4c:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003d56:	d014      	beq.n	8003d82 <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d60:	d00f      	beq.n	8003d82 <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d6a:	d00a      	beq.n	8003d82 <HAL_ADC_Init+0x23a>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8003e2c <HAL_ADC_Init+0x2e4>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003d7c:	492b      	ldr	r1, [pc, #172]	@ (8003e2c <HAL_ADC_Init+0x2e4>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6818      	ldr	r0, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	f7ff fd78 	bl	8003882 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6818      	ldr	r0, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4924      	ldr	r1, [pc, #144]	@ (8003e30 <HAL_ADC_Init+0x2e8>)
 8003d9e:	f7ff fd70 	bl	8003882 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d108      	bne.n	8003dbc <HAL_ADC_Init+0x274>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f062 020f 	orn	r2, r2, #15
 8003db8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003dba:	e017      	b.n	8003dec <HAL_ADC_Init+0x2a4>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dc4:	d112      	bne.n	8003dec <HAL_ADC_Init+0x2a4>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	69db      	ldr	r3, [r3, #28]
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	f003 031c 	and.w	r3, r3, #28
 8003dd8:	f06f 020f 	mvn.w	r2, #15
 8003ddc:	fa02 f103 	lsl.w	r1, r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2100      	movs	r1, #0
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff fd63 	bl	80038be <LL_ADC_GetSamplingTimeCommonChannels>
 8003df8:	4602      	mov	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d118      	bne.n	8003e34 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e0c:	f023 0303 	bic.w	r3, r3, #3
 8003e10:	f043 0201 	orr.w	r2, r3, #1
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e18:	e025      	b.n	8003e66 <HAL_ADC_Init+0x31e>
 8003e1a:	bf00      	nop
 8003e1c:	20000014 	.word	0x20000014
 8003e20:	053e2d63 	.word	0x053e2d63
 8003e24:	ffde0201 	.word	0xffde0201
 8003e28:	1ffffc02 	.word	0x1ffffc02
 8003e2c:	40012708 	.word	0x40012708
 8003e30:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	f023 0312 	bic.w	r3, r3, #18
 8003e3c:	f043 0210 	orr.w	r2, r3, #16
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e48:	f043 0201 	orr.w	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	77fb      	strb	r3, [r7, #31]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e54:	e007      	b.n	8003e66 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	f043 0210 	orr.w	r2, r3, #16
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003e66:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3720      	adds	r7, #32
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e07a      	b.n	8003f78 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e86:	f043 0202 	orr.w	r2, r3, #2
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 face 	bl	8004430 <ADC_ConversionStop>
 8003e94:	4603      	mov	r3, r0
 8003e96:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003e98:	7bfb      	ldrb	r3, [r7, #15]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10f      	bne.n	8003ebe <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 fb92 	bl	80045c8 <ADC_Disable>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d102      	bne.n	8003eb4 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff fd9f 	bl	80039fc <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003ecc:	f023 0303 	bic.w	r3, r3, #3
 8003ed0:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f240 329f 	movw	r2, #927	@ 0x39f
 8003eda:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68d9      	ldr	r1, [r3, #12]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	4b26      	ldr	r3, [pc, #152]	@ (8003f80 <HAL_ADC_DeInit+0x110>)
 8003ee8:	400b      	ands	r3, r1
 8003eea:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_WAIT | ADC_CFGR1_CONT | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695a      	ldr	r2, [r3, #20]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 0207 	bic.w	r2, r2, #7
 8003efa:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2200      	movs	r2, #0
 8003f08:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6a1a      	ldr	r2, [r3, #32]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003f18:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003f28:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003f38:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003f48:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f84 <HAL_ADC_DeInit+0x114>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a0d      	ldr	r2, [pc, #52]	@ (8003f84 <HAL_ADC_DeInit+0x114>)
 8003f50:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003f54:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f7fd faaa 	bl	80014b0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	831e0200 	.word	0x831e0200
 8003f84:	40012708 	.word	0x40012708

08003f88 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff fdc5 	bl	8003b24 <LL_ADC_REG_IsConversionOngoing>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d132      	bne.n	8004006 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d101      	bne.n	8003fae <HAL_ADC_Start+0x26>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e02e      	b.n	800400c <HAL_ADC_Start+0x84>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 fa80 	bl	80044bc <ADC_Enable>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003fc0:	7bfb      	ldrb	r3, [r7, #15]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d11a      	bne.n	8003ffc <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003fce:	f023 0301 	bic.w	r3, r3, #1
 8003fd2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	221c      	movs	r2, #28
 8003fe6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7ff fd6f 	bl	8003ad8 <LL_ADC_REG_StartConversion>
 8003ffa:	e006      	b.n	800400a <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8004004:	e001      	b.n	800400a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004006:	2302      	movs	r3, #2
 8004008:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 800400a:	7bfb      	ldrb	r3, [r7, #15]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004022:	2b01      	cmp	r3, #1
 8004024:	d101      	bne.n	800402a <HAL_ADC_Stop+0x16>
 8004026:	2302      	movs	r3, #2
 8004028:	e022      	b.n	8004070 <HAL_ADC_Stop+0x5c>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f9fc 	bl	8004430 <ADC_ConversionStop>
 8004038:	4603      	mov	r3, r0
 800403a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800403c:	7bfb      	ldrb	r3, [r7, #15]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d111      	bne.n	8004066 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fac0 	bl	80045c8 <ADC_Disable>
 8004048:	4603      	mov	r3, r0
 800404a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800404c:	7bfb      	ldrb	r3, [r7, #15]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d109      	bne.n	8004066 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004056:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800405a:	f023 0301 	bic.w	r3, r3, #1
 800405e:	f043 0201 	orr.w	r2, r3, #1
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800406e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	2b08      	cmp	r3, #8
 8004088:	d102      	bne.n	8004090 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800408a:	2308      	movs	r3, #8
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	e010      	b.n	80040b2 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	d007      	beq.n	80040ae <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a2:	f043 0220 	orr.w	r2, r3, #32
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e077      	b.n	800419e <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80040ae:	2304      	movs	r3, #4
 80040b0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80040b2:	f7fe fb37 	bl	8002724 <HAL_GetTick>
 80040b6:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80040b8:	e021      	b.n	80040fe <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c0:	d01d      	beq.n	80040fe <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80040c2:	f7fe fb2f 	bl	8002724 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d302      	bcc.n	80040d8 <HAL_ADC_PollForConversion+0x60>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d112      	bne.n	80040fe <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	4013      	ands	r3, r2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10b      	bne.n	80040fe <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ea:	f043 0204 	orr.w	r2, r3, #4
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e04f      	b.n	800419e <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4013      	ands	r3, r2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0d6      	beq.n	80040ba <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004110:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff fbe6 	bl	80038ee <LL_ADC_REG_IsTriggerSourceSWStart>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d031      	beq.n	800418c <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	7e9b      	ldrb	r3, [r3, #26]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d12d      	bne.n	800418c <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0308 	and.w	r3, r3, #8
 800413a:	2b08      	cmp	r3, #8
 800413c:	d126      	bne.n	800418c <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f7ff fcee 	bl	8003b24 <LL_ADC_REG_IsConversionOngoing>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d112      	bne.n	8004174 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 020c 	bic.w	r2, r2, #12
 800415c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004162:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	f043 0201 	orr.w	r2, r3, #1
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	659a      	str	r2, [r3, #88]	@ 0x58
 8004172:	e00b      	b.n	800418c <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004178:	f043 0220 	orr.w	r2, r3, #32
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004184:	f043 0201 	orr.w	r2, r3, #1
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	7e1b      	ldrb	r3, [r3, #24]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d103      	bne.n	800419c <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	220c      	movs	r2, #12
 800419a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80041a6:	b480      	push	{r7}
 80041a8:	b083      	sub	sp, #12
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr
	...

080041c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b088      	sub	sp, #32
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041ca:	2300      	movs	r3, #0
 80041cc:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80041ce:	2300      	movs	r3, #0
 80041d0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d101      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x28>
 80041e4:	2302      	movs	r3, #2
 80041e6:	e110      	b.n	800440a <HAL_ADC_ConfigChannel+0x24a>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff fc95 	bl	8003b24 <LL_ADC_REG_IsConversionOngoing>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f040 80f7 	bne.w	80043f0 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2b02      	cmp	r3, #2
 8004208:	f000 80b1 	beq.w	800436e <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004214:	d004      	beq.n	8004220 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800421a:	4a7e      	ldr	r2, [pc, #504]	@ (8004414 <HAL_ADC_ConfigChannel+0x254>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d108      	bne.n	8004232 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4619      	mov	r1, r3
 800422a:	4610      	mov	r0, r2
 800422c:	f7ff fb92 	bl	8003954 <LL_ADC_REG_SetSequencerChAdd>
 8004230:	e041      	b.n	80042b6 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f003 031f 	and.w	r3, r3, #31
 800423e:	210f      	movs	r1, #15
 8004240:	fa01 f303 	lsl.w	r3, r1, r3
 8004244:	43db      	mvns	r3, r3
 8004246:	401a      	ands	r2, r3
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8004250:	2b00      	cmp	r3, #0
 8004252:	d105      	bne.n	8004260 <HAL_ADC_ConfigChannel+0xa0>
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	0e9b      	lsrs	r3, r3, #26
 800425a:	f003 031f 	and.w	r3, r3, #31
 800425e:	e011      	b.n	8004284 <HAL_ADC_ConfigChannel+0xc4>
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	fa93 f3a3 	rbit	r3, r3
 800426c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8004278:	2320      	movs	r3, #32
 800427a:	e003      	b.n	8004284 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	fab3 f383 	clz	r3, r3
 8004282:	b2db      	uxtb	r3, r3
 8004284:	6839      	ldr	r1, [r7, #0]
 8004286:	6849      	ldr	r1, [r1, #4]
 8004288:	f001 011f 	and.w	r1, r1, #31
 800428c:	408b      	lsls	r3, r1
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	089b      	lsrs	r3, r3, #2
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d808      	bhi.n	80042b6 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6818      	ldr	r0, [r3, #0]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	6859      	ldr	r1, [r3, #4]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	461a      	mov	r2, r3
 80042b2:	f7ff fb2e 	bl	8003912 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6818      	ldr	r0, [r3, #0]
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	6819      	ldr	r1, [r3, #0]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	461a      	mov	r2, r3
 80042c4:	f7ff fb6b 	bl	800399e <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f280 8097 	bge.w	8004400 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042d2:	4851      	ldr	r0, [pc, #324]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 80042d4:	f7ff fac8 	bl	8003868 <LL_ADC_GetCommonPathInternalCh>
 80042d8:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a4f      	ldr	r2, [pc, #316]	@ (800441c <HAL_ADC_ConfigChannel+0x25c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d120      	bne.n	8004326 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d11b      	bne.n	8004326 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042f4:	4619      	mov	r1, r3
 80042f6:	4848      	ldr	r0, [pc, #288]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 80042f8:	f7ff faa4 	bl	8003844 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042fc:	4b48      	ldr	r3, [pc, #288]	@ (8004420 <HAL_ADC_ConfigChannel+0x260>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	099b      	lsrs	r3, r3, #6
 8004302:	4a48      	ldr	r2, [pc, #288]	@ (8004424 <HAL_ADC_ConfigChannel+0x264>)
 8004304:	fba2 2303 	umull	r2, r3, r2, r3
 8004308:	099b      	lsrs	r3, r3, #6
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	4613      	mov	r3, r2
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004316:	e002      	b.n	800431e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	3b01      	subs	r3, #1
 800431c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1f9      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004324:	e06c      	b.n	8004400 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a3f      	ldr	r2, [pc, #252]	@ (8004428 <HAL_ADC_ConfigChannel+0x268>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d10c      	bne.n	800434a <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d107      	bne.n	800434a <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004340:	4619      	mov	r1, r3
 8004342:	4835      	ldr	r0, [pc, #212]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 8004344:	f7ff fa7e 	bl	8003844 <LL_ADC_SetCommonPathInternalCh>
 8004348:	e05a      	b.n	8004400 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a37      	ldr	r2, [pc, #220]	@ (800442c <HAL_ADC_ConfigChannel+0x26c>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d155      	bne.n	8004400 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800435a:	2b00      	cmp	r3, #0
 800435c:	d150      	bne.n	8004400 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004364:	4619      	mov	r1, r3
 8004366:	482c      	ldr	r0, [pc, #176]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 8004368:	f7ff fa6c 	bl	8003844 <LL_ADC_SetCommonPathInternalCh>
 800436c:	e048      	b.n	8004400 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004376:	d004      	beq.n	8004382 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800437c:	4a25      	ldr	r2, [pc, #148]	@ (8004414 <HAL_ADC_ConfigChannel+0x254>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d107      	bne.n	8004392 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4619      	mov	r1, r3
 800438c:	4610      	mov	r0, r2
 800438e:	f7ff faf3 	bl	8003978 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	da32      	bge.n	8004400 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800439a:	481f      	ldr	r0, [pc, #124]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 800439c:	f7ff fa64 	bl	8003868 <LL_ADC_GetCommonPathInternalCh>
 80043a0:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1d      	ldr	r2, [pc, #116]	@ (800441c <HAL_ADC_ConfigChannel+0x25c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d107      	bne.n	80043bc <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80043b2:	4619      	mov	r1, r3
 80043b4:	4818      	ldr	r0, [pc, #96]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 80043b6:	f7ff fa45 	bl	8003844 <LL_ADC_SetCommonPathInternalCh>
 80043ba:	e021      	b.n	8004400 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a19      	ldr	r2, [pc, #100]	@ (8004428 <HAL_ADC_ConfigChannel+0x268>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d107      	bne.n	80043d6 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043cc:	4619      	mov	r1, r3
 80043ce:	4812      	ldr	r0, [pc, #72]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 80043d0:	f7ff fa38 	bl	8003844 <LL_ADC_SetCommonPathInternalCh>
 80043d4:	e014      	b.n	8004400 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a14      	ldr	r2, [pc, #80]	@ (800442c <HAL_ADC_ConfigChannel+0x26c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d10f      	bne.n	8004400 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80043e6:	4619      	mov	r1, r3
 80043e8:	480b      	ldr	r0, [pc, #44]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 80043ea:	f7ff fa2b 	bl	8003844 <LL_ADC_SetCommonPathInternalCh>
 80043ee:	e007      	b.n	8004400 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f4:	f043 0220 	orr.w	r2, r3, #32
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004408:	7ffb      	ldrb	r3, [r7, #31]
}
 800440a:	4618      	mov	r0, r3
 800440c:	3720      	adds	r7, #32
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	80000004 	.word	0x80000004
 8004418:	40012708 	.word	0x40012708
 800441c:	b0001000 	.word	0xb0001000
 8004420:	20000014 	.word	0x20000014
 8004424:	053e2d63 	.word	0x053e2d63
 8004428:	b8004000 	.word	0xb8004000
 800442c:	b4002000 	.word	0xb4002000

08004430 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff fb71 	bl	8003b24 <LL_ADC_REG_IsConversionOngoing>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d033      	beq.n	80044b0 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff fb31 	bl	8003ab4 <LL_ADC_IsDisableOngoing>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d104      	bne.n	8004462 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4618      	mov	r0, r3
 800445e:	f7ff fb4e 	bl	8003afe <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004462:	f7fe f95f 	bl	8002724 <HAL_GetTick>
 8004466:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004468:	e01b      	b.n	80044a2 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800446a:	f7fe f95b 	bl	8002724 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b02      	cmp	r3, #2
 8004476:	d914      	bls.n	80044a2 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 0304 	and.w	r3, r3, #4
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00d      	beq.n	80044a2 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800448a:	f043 0210 	orr.w	r2, r3, #16
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004496:	f043 0201 	orr.w	r2, r3, #1
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e007      	b.n	80044b2 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1dc      	bne.n	800446a <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
	...

080044bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f7ff fadf 	bl	8003a90 <LL_ADC_IsEnabled>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d169      	bne.n	80045ac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689a      	ldr	r2, [r3, #8]
 80044de:	4b36      	ldr	r3, [pc, #216]	@ (80045b8 <ADC_Enable+0xfc>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00d      	beq.n	8004502 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ea:	f043 0210 	orr.w	r2, r3, #16
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f6:	f043 0201 	orr.w	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e055      	b.n	80045ae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff fa9c 	bl	8003a44 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800450c:	482b      	ldr	r0, [pc, #172]	@ (80045bc <ADC_Enable+0x100>)
 800450e:	f7ff f9ab 	bl	8003868 <LL_ADC_GetCommonPathInternalCh>
 8004512:	4603      	mov	r3, r0
 8004514:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00f      	beq.n	800453c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800451c:	4b28      	ldr	r3, [pc, #160]	@ (80045c0 <ADC_Enable+0x104>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	099b      	lsrs	r3, r3, #6
 8004522:	4a28      	ldr	r2, [pc, #160]	@ (80045c4 <ADC_Enable+0x108>)
 8004524:	fba2 2303 	umull	r2, r3, r2, r3
 8004528:	099b      	lsrs	r3, r3, #6
 800452a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800452c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800452e:	e002      	b.n	8004536 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	3b01      	subs	r3, #1
 8004534:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1f9      	bne.n	8004530 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	7e5b      	ldrb	r3, [r3, #25]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d033      	beq.n	80045ac <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004544:	f7fe f8ee 	bl	8002724 <HAL_GetTick>
 8004548:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800454a:	e028      	b.n	800459e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff fa9d 	bl	8003a90 <LL_ADC_IsEnabled>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d104      	bne.n	8004566 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4618      	mov	r0, r3
 8004562:	f7ff fa6f 	bl	8003a44 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004566:	f7fe f8dd 	bl	8002724 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d914      	bls.n	800459e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b01      	cmp	r3, #1
 8004580:	d00d      	beq.n	800459e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004586:	f043 0210 	orr.w	r2, r3, #16
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004592:	f043 0201 	orr.w	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e007      	b.n	80045ae <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d1cf      	bne.n	800454c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	80000017 	.word	0x80000017
 80045bc:	40012708 	.word	0x40012708
 80045c0:	20000014 	.word	0x20000014
 80045c4:	053e2d63 	.word	0x053e2d63

080045c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7ff fa6d 	bl	8003ab4 <LL_ADC_IsDisableOngoing>
 80045da:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f7ff fa55 	bl	8003a90 <LL_ADC_IsEnabled>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d047      	beq.n	800467c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d144      	bne.n	800467c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f003 0305 	and.w	r3, r3, #5
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d10c      	bne.n	800461a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f7ff fa30 	bl	8003a6a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2203      	movs	r2, #3
 8004610:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004612:	f7fe f887 	bl	8002724 <HAL_GetTick>
 8004616:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004618:	e029      	b.n	800466e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800461e:	f043 0210 	orr.w	r2, r3, #16
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800462a:	f043 0201 	orr.w	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e023      	b.n	800467e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004636:	f7fe f875 	bl	8002724 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	2b02      	cmp	r3, #2
 8004642:	d914      	bls.n	800466e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00d      	beq.n	800466e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004656:	f043 0210 	orr.w	r2, r3, #16
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004662:	f043 0201 	orr.w	r2, r3, #1
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e007      	b.n	800467e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1dc      	bne.n	8004636 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <LL_ADC_GetCommonClock>:
{
 8004686:	b480      	push	{r7}
 8004688:	b083      	sub	sp, #12
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8004696:	4618      	mov	r0, r3
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr

080046a0 <LL_ADC_GetClock>:
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bc80      	pop	{r7}
 80046b8:	4770      	bx	lr

080046ba <LL_ADC_SetCalibrationFactor>:
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
 80046c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046ca:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr

080046e2 <LL_ADC_GetCalibrationFactor>:
{
 80046e2:	b480      	push	{r7}
 80046e4:	b083      	sub	sp, #12
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr

080046fe <LL_ADC_Enable>:
{
 80046fe:	b480      	push	{r7}
 8004700:	b083      	sub	sp, #12
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800470e:	f023 0317 	bic.w	r3, r3, #23
 8004712:	f043 0201 	orr.w	r2, r3, #1
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	609a      	str	r2, [r3, #8]
}
 800471a:	bf00      	nop
 800471c:	370c      	adds	r7, #12
 800471e:	46bd      	mov	sp, r7
 8004720:	bc80      	pop	{r7}
 8004722:	4770      	bx	lr

08004724 <LL_ADC_Disable>:
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004734:	f023 0317 	bic.w	r3, r3, #23
 8004738:	f043 0202 	orr.w	r2, r3, #2
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	609a      	str	r2, [r3, #8]
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	bc80      	pop	{r7}
 8004748:	4770      	bx	lr

0800474a <LL_ADC_IsEnabled>:
{
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b01      	cmp	r3, #1
 800475c:	d101      	bne.n	8004762 <LL_ADC_IsEnabled+0x18>
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <LL_ADC_IsEnabled+0x1a>
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	bc80      	pop	{r7}
 800476c:	4770      	bx	lr

0800476e <LL_ADC_StartCalibration>:
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800477e:	f023 0317 	bic.w	r3, r3, #23
 8004782:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	609a      	str	r2, [r3, #8]
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr

08004794 <LL_ADC_IsCalibrationOnGoing>:
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047a8:	d101      	bne.n	80047ae <LL_ADC_IsCalibrationOnGoing+0x1a>
 80047aa:	2301      	movs	r3, #1
 80047ac:	e000      	b.n	80047b0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr
	...

080047bc <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08a      	sub	sp, #40	@ 0x28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80047c4:	2300      	movs	r3, #0
 80047c6:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 80047c8:	2300      	movs	r3, #0
 80047ca:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d101      	bne.n	80047da <HAL_ADCEx_Calibration_Start+0x1e>
 80047d6:	2302      	movs	r3, #2
 80047d8:	e0da      	b.n	8004990 <HAL_ADCEx_Calibration_Start+0x1d4>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f7ff fef0 	bl	80045c8 <ADC_Disable>
 80047e8:	4603      	mov	r3, r0
 80047ea:	77fb      	strb	r3, [r7, #31]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7ff ffaa 	bl	800474a <LL_ADC_IsEnabled>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f040 80be 	bne.w	800497a <HAL_ADCEx_Calibration_Start+0x1be>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004802:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004806:	f043 0202 	orr.w	r2, r3, #2
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68da      	ldr	r2, [r3, #12]
 8004814:	f248 0303 	movw	r3, #32771	@ 0x8003
 8004818:	4013      	ands	r3, r2
 800481a:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6812      	ldr	r2, [r2, #0]
 8004826:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800482a:	f023 0303 	bic.w	r3, r3, #3
 800482e:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004830:	2300      	movs	r3, #0
 8004832:	627b      	str	r3, [r7, #36]	@ 0x24
 8004834:	e02e      	b.n	8004894 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4618      	mov	r0, r3
 800483c:	f7ff ff97 	bl	800476e <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004840:	e014      	b.n	800486c <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	3301      	adds	r3, #1
 8004846:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 800484e:	d30d      	bcc.n	800486c <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004854:	f023 0312 	bic.w	r3, r3, #18
 8004858:	f043 0210 	orr.w	r2, r3, #16
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e091      	b.n	8004990 <HAL_ADCEx_Calibration_Start+0x1d4>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff ff8f 	bl	8004794 <LL_ADC_IsCalibrationOnGoing>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1e2      	bne.n	8004842 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4618      	mov	r0, r3
 8004882:	f7ff ff2e 	bl	80046e2 <LL_ADC_GetCalibrationFactor>
 8004886:	4602      	mov	r2, r0
 8004888:	6a3b      	ldr	r3, [r7, #32]
 800488a:	4413      	add	r3, r2
 800488c:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800488e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004890:	3301      	adds	r3, #1
 8004892:	627b      	str	r3, [r7, #36]	@ 0x24
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	2b07      	cmp	r3, #7
 8004898:	d9cd      	bls.n	8004836 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800489a:	6a3a      	ldr	r2, [r7, #32]
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a2:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7ff ff28 	bl	80046fe <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7ff fef4 	bl	80046a0 <LL_ADC_GetClock>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d118      	bne.n	80048f0 <HAL_ADCEx_Calibration_Start+0x134>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048be:	4836      	ldr	r0, [pc, #216]	@ (8004998 <HAL_ADCEx_Calibration_Start+0x1dc>)
 80048c0:	f7ff fee1 	bl	8004686 <LL_ADC_GetCommonClock>
 80048c4:	6178      	str	r0, [r7, #20]

      /* Delay applied only when ADC clock frequency is much lower than CPU clock frequency
         (in other cases, code execution time is sufficient to ensure necessary delay) */
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80048cc:	d310      	bcc.n	80048f0 <HAL_ADCEx_Calibration_Start+0x134>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format
           (for instance, computation from ADC prescaler 64 (register bitfield value 0x9) will give decimal value 64) */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	0c9b      	lsrs	r3, r3, #18
 80048d2:	3b03      	subs	r3, #3
 80048d4:	2201      	movs	r2, #1
 80048d6:	fa02 f303 	lsl.w	r3, r2, r3
 80048da:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	085b      	lsrs	r3, r3, #1
 80048e0:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 80048e2:	e002      	b.n	80048ea <HAL_ADCEx_Calibration_Start+0x12e>
        {
          delay_cpu_cycles--;
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1f9      	bne.n	80048e4 <HAL_ADCEx_Calibration_Start+0x128>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6a39      	ldr	r1, [r7, #32]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7ff fedf 	bl	80046ba <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4618      	mov	r0, r3
 8004902:	f7ff ff0f 	bl	8004724 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004906:	f7fd ff0d 	bl	8002724 <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800490c:	e01c      	b.n	8004948 <HAL_ADCEx_Calibration_Start+0x18c>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800490e:	f7fd ff09 	bl	8002724 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	2b02      	cmp	r3, #2
 800491a:	d915      	bls.n	8004948 <HAL_ADCEx_Calibration_Start+0x18c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4618      	mov	r0, r3
 8004922:	f7ff ff12 	bl	800474a <LL_ADC_IsEnabled>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00d      	beq.n	8004948 <HAL_ADCEx_Calibration_Start+0x18c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004930:	f043 0210 	orr.w	r2, r3, #16
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800493c:	f043 0201 	orr.w	r2, r3, #1
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e023      	b.n	8004990 <HAL_ADCEx_Calibration_Start+0x1d4>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4618      	mov	r0, r3
 800494e:	f7ff fefc 	bl	800474a <LL_ADC_IsEnabled>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1da      	bne.n	800490e <HAL_ADCEx_Calibration_Start+0x152>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68d9      	ldr	r1, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	430a      	orrs	r2, r1
 8004966:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496c:	f023 0303 	bic.w	r3, r3, #3
 8004970:	f043 0201 	orr.w	r2, r3, #1
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	659a      	str	r2, [r3, #88]	@ 0x58
 8004978:	e005      	b.n	8004986 <HAL_ADCEx_Calibration_Start+0x1ca>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800497e:	f043 0210 	orr.w	r2, r3, #16
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800498e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3728      	adds	r7, #40	@ 0x28
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	40012708 	.word	0x40012708

0800499c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049ac:	4b0c      	ldr	r3, [pc, #48]	@ (80049e0 <__NVIC_SetPriorityGrouping+0x44>)
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80049b8:	4013      	ands	r3, r2
 80049ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80049c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049ce:	4a04      	ldr	r2, [pc, #16]	@ (80049e0 <__NVIC_SetPriorityGrouping+0x44>)
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	60d3      	str	r3, [r2, #12]
}
 80049d4:	bf00      	nop
 80049d6:	3714      	adds	r7, #20
 80049d8:	46bd      	mov	sp, r7
 80049da:	bc80      	pop	{r7}
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	e000ed00 	.word	0xe000ed00

080049e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049e8:	4b04      	ldr	r3, [pc, #16]	@ (80049fc <__NVIC_GetPriorityGrouping+0x18>)
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	0a1b      	lsrs	r3, r3, #8
 80049ee:	f003 0307 	and.w	r3, r3, #7
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	e000ed00 	.word	0xe000ed00

08004a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	db0b      	blt.n	8004a2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a12:	79fb      	ldrb	r3, [r7, #7]
 8004a14:	f003 021f 	and.w	r2, r3, #31
 8004a18:	4906      	ldr	r1, [pc, #24]	@ (8004a34 <__NVIC_EnableIRQ+0x34>)
 8004a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a1e:	095b      	lsrs	r3, r3, #5
 8004a20:	2001      	movs	r0, #1
 8004a22:	fa00 f202 	lsl.w	r2, r0, r2
 8004a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bc80      	pop	{r7}
 8004a32:	4770      	bx	lr
 8004a34:	e000e100 	.word	0xe000e100

08004a38 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	4603      	mov	r3, r0
 8004a40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	db12      	blt.n	8004a70 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a4a:	79fb      	ldrb	r3, [r7, #7]
 8004a4c:	f003 021f 	and.w	r2, r3, #31
 8004a50:	490a      	ldr	r1, [pc, #40]	@ (8004a7c <__NVIC_DisableIRQ+0x44>)
 8004a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a56:	095b      	lsrs	r3, r3, #5
 8004a58:	2001      	movs	r0, #1
 8004a5a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a5e:	3320      	adds	r3, #32
 8004a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004a64:	f3bf 8f4f 	dsb	sy
}
 8004a68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004a6a:	f3bf 8f6f 	isb	sy
}
 8004a6e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bc80      	pop	{r7}
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	e000e100 	.word	0xe000e100

08004a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	4603      	mov	r3, r0
 8004a88:	6039      	str	r1, [r7, #0]
 8004a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	db0a      	blt.n	8004aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	490c      	ldr	r1, [pc, #48]	@ (8004acc <__NVIC_SetPriority+0x4c>)
 8004a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a9e:	0112      	lsls	r2, r2, #4
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004aa8:	e00a      	b.n	8004ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	4908      	ldr	r1, [pc, #32]	@ (8004ad0 <__NVIC_SetPriority+0x50>)
 8004ab0:	79fb      	ldrb	r3, [r7, #7]
 8004ab2:	f003 030f 	and.w	r3, r3, #15
 8004ab6:	3b04      	subs	r3, #4
 8004ab8:	0112      	lsls	r2, r2, #4
 8004aba:	b2d2      	uxtb	r2, r2
 8004abc:	440b      	add	r3, r1
 8004abe:	761a      	strb	r2, [r3, #24]
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	e000e100 	.word	0xe000e100
 8004ad0:	e000ed00 	.word	0xe000ed00

08004ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b089      	sub	sp, #36	@ 0x24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	f1c3 0307 	rsb	r3, r3, #7
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	bf28      	it	cs
 8004af2:	2304      	movcs	r3, #4
 8004af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	3304      	adds	r3, #4
 8004afa:	2b06      	cmp	r3, #6
 8004afc:	d902      	bls.n	8004b04 <NVIC_EncodePriority+0x30>
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	3b03      	subs	r3, #3
 8004b02:	e000      	b.n	8004b06 <NVIC_EncodePriority+0x32>
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b08:	f04f 32ff 	mov.w	r2, #4294967295
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	43da      	mvns	r2, r3
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	401a      	ands	r2, r3
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	fa01 f303 	lsl.w	r3, r1, r3
 8004b26:	43d9      	mvns	r1, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b2c:	4313      	orrs	r3, r2
         );
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3724      	adds	r7, #36	@ 0x24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr

08004b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f7ff ff2b 	bl	800499c <__NVIC_SetPriorityGrouping>
}
 8004b46:	bf00      	nop
 8004b48:	3708      	adds	r7, #8
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b086      	sub	sp, #24
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	4603      	mov	r3, r0
 8004b56:	60b9      	str	r1, [r7, #8]
 8004b58:	607a      	str	r2, [r7, #4]
 8004b5a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004b5c:	f7ff ff42 	bl	80049e4 <__NVIC_GetPriorityGrouping>
 8004b60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	68b9      	ldr	r1, [r7, #8]
 8004b66:	6978      	ldr	r0, [r7, #20]
 8004b68:	f7ff ffb4 	bl	8004ad4 <NVIC_EncodePriority>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b72:	4611      	mov	r1, r2
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff ff83 	bl	8004a80 <__NVIC_SetPriority>
}
 8004b7a:	bf00      	nop
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b082      	sub	sp, #8
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	4603      	mov	r3, r0
 8004b8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7ff ff35 	bl	8004a00 <__NVIC_EnableIRQ>
}
 8004b96:	bf00      	nop
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b082      	sub	sp, #8
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7ff ff43 	bl	8004a38 <__NVIC_DisableIRQ>
}
 8004bb2:	bf00      	nop
 8004bb4:	3708      	adds	r7, #8
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
	...

08004bbc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e08e      	b.n	8004cec <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	4b47      	ldr	r3, [pc, #284]	@ (8004cf4 <HAL_DMA_Init+0x138>)
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d80f      	bhi.n	8004bfa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	461a      	mov	r2, r3
 8004be0:	4b45      	ldr	r3, [pc, #276]	@ (8004cf8 <HAL_DMA_Init+0x13c>)
 8004be2:	4413      	add	r3, r2
 8004be4:	4a45      	ldr	r2, [pc, #276]	@ (8004cfc <HAL_DMA_Init+0x140>)
 8004be6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bea:	091b      	lsrs	r3, r3, #4
 8004bec:	009a      	lsls	r2, r3, #2
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a42      	ldr	r2, [pc, #264]	@ (8004d00 <HAL_DMA_Init+0x144>)
 8004bf6:	641a      	str	r2, [r3, #64]	@ 0x40
 8004bf8:	e00e      	b.n	8004c18 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	4b40      	ldr	r3, [pc, #256]	@ (8004d04 <HAL_DMA_Init+0x148>)
 8004c02:	4413      	add	r3, r2
 8004c04:	4a3d      	ldr	r2, [pc, #244]	@ (8004cfc <HAL_DMA_Init+0x140>)
 8004c06:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0a:	091b      	lsrs	r3, r3, #4
 8004c0c:	009a      	lsls	r2, r3, #2
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a3c      	ldr	r2, [pc, #240]	@ (8004d08 <HAL_DMA_Init+0x14c>)
 8004c16:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6812      	ldr	r2, [r2, #0]
 8004c2a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c32:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6819      	ldr	r1, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	431a      	orrs	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	431a      	orrs	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	431a      	orrs	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	430a      	orrs	r2, r1
 8004c68:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fb24 	bl	80052b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c78:	d102      	bne.n	8004c80 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c8c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c96:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d010      	beq.n	8004cc2 <HAL_DMA_Init+0x106>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2b04      	cmp	r3, #4
 8004ca6:	d80c      	bhi.n	8004cc2 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fb4d 	bl	8005348 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004cbe:	605a      	str	r2, [r3, #4]
 8004cc0:	e008      	b.n	8004cd4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3708      	adds	r7, #8
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	40020407 	.word	0x40020407
 8004cf8:	bffdfff8 	.word	0xbffdfff8
 8004cfc:	cccccccd 	.word	0xcccccccd
 8004d00:	40020000 	.word	0x40020000
 8004d04:	bffdfbf8 	.word	0xbffdfbf8
 8004d08:	40020400 	.word	0x40020400

08004d0c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e07b      	b.n	8004e16 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f022 0201 	bic.w	r2, r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	461a      	mov	r2, r3
 8004d34:	4b3a      	ldr	r3, [pc, #232]	@ (8004e20 <HAL_DMA_DeInit+0x114>)
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d80f      	bhi.n	8004d5a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	4b38      	ldr	r3, [pc, #224]	@ (8004e24 <HAL_DMA_DeInit+0x118>)
 8004d42:	4413      	add	r3, r2
 8004d44:	4a38      	ldr	r2, [pc, #224]	@ (8004e28 <HAL_DMA_DeInit+0x11c>)
 8004d46:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4a:	091b      	lsrs	r3, r3, #4
 8004d4c:	009a      	lsls	r2, r3, #2
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a35      	ldr	r2, [pc, #212]	@ (8004e2c <HAL_DMA_DeInit+0x120>)
 8004d56:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d58:	e00e      	b.n	8004d78 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	4b33      	ldr	r3, [pc, #204]	@ (8004e30 <HAL_DMA_DeInit+0x124>)
 8004d62:	4413      	add	r3, r2
 8004d64:	4a30      	ldr	r2, [pc, #192]	@ (8004e28 <HAL_DMA_DeInit+0x11c>)
 8004d66:	fba2 2303 	umull	r2, r3, r2, r3
 8004d6a:	091b      	lsrs	r3, r3, #4
 8004d6c:	009a      	lsls	r2, r3, #2
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a2f      	ldr	r2, [pc, #188]	@ (8004e34 <HAL_DMA_DeInit+0x128>)
 8004d76:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d84:	f003 021c 	and.w	r2, r3, #28
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d92:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f000 fa8f 	bl	80052b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d9e:	2200      	movs	r2, #0
 8004da0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004daa:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00f      	beq.n	8004dd4 <HAL_DMA_DeInit+0xc8>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	2b04      	cmp	r3, #4
 8004dba:	d80b      	bhi.n	8004dd4 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 fac3 	bl	8005348 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004dd2:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	40020407 	.word	0x40020407
 8004e24:	bffdfff8 	.word	0xbffdfff8
 8004e28:	cccccccd 	.word	0xcccccccd
 8004e2c:	40020000 	.word	0x40020000
 8004e30:	bffdfbf8 	.word	0xbffdfbf8
 8004e34:	40020400 	.word	0x40020400

08004e38 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e46:	2300      	movs	r3, #0
 8004e48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_DMA_Start_IT+0x20>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e069      	b.n	8004f2c <HAL_DMA_Start_IT+0xf4>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d155      	bne.n	8004f18 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0201 	bic.w	r2, r2, #1
 8004e88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	68b9      	ldr	r1, [r7, #8]
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 f9d3 	bl	800523c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d008      	beq.n	8004eb0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f042 020e 	orr.w	r2, r2, #14
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	e00f      	b.n	8004ed0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0204 	bic.w	r2, r2, #4
 8004ebe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 020a 	orr.w	r2, r2, #10
 8004ece:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d007      	beq.n	8004eee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ee8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d007      	beq.n	8004f06 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f04:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f042 0201 	orr.w	r2, r2, #1
 8004f14:	601a      	str	r2, [r3, #0]
 8004f16:	e008      	b.n	8004f2a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2280      	movs	r2, #128	@ 0x80
 8004f1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3718      	adds	r7, #24
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d101      	bne.n	8004f46 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e04f      	b.n	8004fe6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d008      	beq.n	8004f64 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2204      	movs	r2, #4
 8004f56:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e040      	b.n	8004fe6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0201 	bic.w	r2, r2, #1
 8004f72:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 020e 	bic.w	r2, r2, #14
 8004f82:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f8e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f98:	f003 021c 	and.w	r2, r3, #28
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8004fa6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004fb0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00c      	beq.n	8004fd4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004fc8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004fd2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	370c      	adds	r7, #12
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bc80      	pop	{r7}
 8004fee:	4770      	bx	lr

08004ff0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b02      	cmp	r3, #2
 8005006:	d005      	beq.n	8005014 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2204      	movs	r2, #4
 800500c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	73fb      	strb	r3, [r7, #15]
 8005012:	e047      	b.n	80050a4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0201 	bic.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 020e 	bic.w	r2, r2, #14
 8005032:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800503e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005042:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005048:	f003 021c 	and.w	r2, r3, #28
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005050:	2101      	movs	r1, #1
 8005052:	fa01 f202 	lsl.w	r2, r1, r2
 8005056:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005060:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00c      	beq.n	8005084 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005074:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005078:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005082:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005098:	2b00      	cmp	r3, #0
 800509a:	d003      	beq.n	80050a4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	4798      	blx	r3
    }
  }
  return status;
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
	...

080050b0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050cc:	f003 031c 	and.w	r3, r3, #28
 80050d0:	2204      	movs	r2, #4
 80050d2:	409a      	lsls	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	4013      	ands	r3, r2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d027      	beq.n	800512c <HAL_DMA_IRQHandler+0x7c>
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 0304 	and.w	r3, r3, #4
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d022      	beq.n	800512c <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0320 	and.w	r3, r3, #32
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d107      	bne.n	8005104 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 0204 	bic.w	r2, r2, #4
 8005102:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005108:	f003 021c 	and.w	r2, r3, #28
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005110:	2104      	movs	r1, #4
 8005112:	fa01 f202 	lsl.w	r2, r1, r2
 8005116:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 8081 	beq.w	8005224 <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800512a:	e07b      	b.n	8005224 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005130:	f003 031c 	and.w	r3, r3, #28
 8005134:	2202      	movs	r2, #2
 8005136:	409a      	lsls	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	4013      	ands	r3, r2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d03d      	beq.n	80051bc <HAL_DMA_IRQHandler+0x10c>
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b00      	cmp	r3, #0
 8005148:	d038      	beq.n	80051bc <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0320 	and.w	r3, r3, #32
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10b      	bne.n	8005170 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 020a 	bic.w	r2, r2, #10
 8005166:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	461a      	mov	r2, r3
 8005176:	4b2e      	ldr	r3, [pc, #184]	@ (8005230 <HAL_DMA_IRQHandler+0x180>)
 8005178:	429a      	cmp	r2, r3
 800517a:	d909      	bls.n	8005190 <HAL_DMA_IRQHandler+0xe0>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005180:	f003 031c 	and.w	r3, r3, #28
 8005184:	4a2b      	ldr	r2, [pc, #172]	@ (8005234 <HAL_DMA_IRQHandler+0x184>)
 8005186:	2102      	movs	r1, #2
 8005188:	fa01 f303 	lsl.w	r3, r1, r3
 800518c:	6053      	str	r3, [r2, #4]
 800518e:	e008      	b.n	80051a2 <HAL_DMA_IRQHandler+0xf2>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005194:	f003 031c 	and.w	r3, r3, #28
 8005198:	4a27      	ldr	r2, [pc, #156]	@ (8005238 <HAL_DMA_IRQHandler+0x188>)
 800519a:	2102      	movs	r1, #2
 800519c:	fa01 f303 	lsl.w	r3, r1, r3
 80051a0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d038      	beq.n	8005224 <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80051ba:	e033      	b.n	8005224 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c0:	f003 031c 	and.w	r3, r3, #28
 80051c4:	2208      	movs	r2, #8
 80051c6:	409a      	lsls	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	4013      	ands	r3, r2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d02a      	beq.n	8005226 <HAL_DMA_IRQHandler+0x176>
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	f003 0308 	and.w	r3, r3, #8
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d025      	beq.n	8005226 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f022 020e 	bic.w	r2, r2, #14
 80051e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ee:	f003 021c 	and.w	r2, r3, #28
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f6:	2101      	movs	r1, #1
 80051f8:	fa01 f202 	lsl.w	r2, r1, r2
 80051fc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005218:	2b00      	cmp	r3, #0
 800521a:	d004      	beq.n	8005226 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005224:	bf00      	nop
 8005226:	bf00      	nop
}
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	40020080 	.word	0x40020080
 8005234:	40020400 	.word	0x40020400
 8005238:	40020000 	.word	0x40020000

0800523c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
 8005248:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005252:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005258:	2b00      	cmp	r3, #0
 800525a:	d004      	beq.n	8005266 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005264:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800526a:	f003 021c 	and.w	r2, r3, #28
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005272:	2101      	movs	r1, #1
 8005274:	fa01 f202 	lsl.w	r2, r1, r2
 8005278:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	683a      	ldr	r2, [r7, #0]
 8005280:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	2b10      	cmp	r3, #16
 8005288:	d108      	bne.n	800529c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800529a:	e007      	b.n	80052ac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	60da      	str	r2, [r3, #12]
}
 80052ac:	bf00      	nop
 80052ae:	3714      	adds	r7, #20
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bc80      	pop	{r7}
 80052b4:	4770      	bx	lr
	...

080052b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	461a      	mov	r2, r3
 80052c6:	4b1c      	ldr	r3, [pc, #112]	@ (8005338 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d813      	bhi.n	80052f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d0:	089b      	lsrs	r3, r3, #2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80052d8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	3b08      	subs	r3, #8
 80052e8:	4a14      	ldr	r2, [pc, #80]	@ (800533c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80052ea:	fba2 2303 	umull	r2, r3, r2, r3
 80052ee:	091b      	lsrs	r3, r3, #4
 80052f0:	60fb      	str	r3, [r7, #12]
 80052f2:	e011      	b.n	8005318 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f8:	089b      	lsrs	r3, r3, #2
 80052fa:	009a      	lsls	r2, r3, #2
 80052fc:	4b10      	ldr	r3, [pc, #64]	@ (8005340 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80052fe:	4413      	add	r3, r2
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	b2db      	uxtb	r3, r3
 800530a:	3b08      	subs	r3, #8
 800530c:	4a0b      	ldr	r2, [pc, #44]	@ (800533c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800530e:	fba2 2303 	umull	r2, r3, r2, r3
 8005312:	091b      	lsrs	r3, r3, #4
 8005314:	3307      	adds	r3, #7
 8005316:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a0a      	ldr	r2, [pc, #40]	@ (8005344 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800531c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f003 031f 	and.w	r3, r3, #31
 8005324:	2201      	movs	r2, #1
 8005326:	409a      	lsls	r2, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800532c:	bf00      	nop
 800532e:	3714      	adds	r7, #20
 8005330:	46bd      	mov	sp, r7
 8005332:	bc80      	pop	{r7}
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	40020407 	.word	0x40020407
 800533c:	cccccccd 	.word	0xcccccccd
 8005340:	4002081c 	.word	0x4002081c
 8005344:	40020880 	.word	0x40020880

08005348 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005358:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	4b0a      	ldr	r3, [pc, #40]	@ (8005388 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800535e:	4413      	add	r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	461a      	mov	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a08      	ldr	r2, [pc, #32]	@ (800538c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800536c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	3b01      	subs	r3, #1
 8005372:	f003 0303 	and.w	r3, r3, #3
 8005376:	2201      	movs	r2, #1
 8005378:	409a      	lsls	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800537e:	bf00      	nop
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	bc80      	pop	{r7}
 8005386:	4770      	bx	lr
 8005388:	1000823f 	.word	0x1000823f
 800538c:	40020940 	.word	0x40020940

08005390 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800539e:	4b1c      	ldr	r3, [pc, #112]	@ (8005410 <HAL_FLASH_Program+0x80>)
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d101      	bne.n	80053aa <HAL_FLASH_Program+0x1a>
 80053a6:	2302      	movs	r3, #2
 80053a8:	e02d      	b.n	8005406 <HAL_FLASH_Program+0x76>
 80053aa:	4b19      	ldr	r3, [pc, #100]	@ (8005410 <HAL_FLASH_Program+0x80>)
 80053ac:	2201      	movs	r2, #1
 80053ae:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80053b0:	4b17      	ldr	r3, [pc, #92]	@ (8005410 <HAL_FLASH_Program+0x80>)
 80053b2:	2200      	movs	r2, #0
 80053b4:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80053b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80053ba:	f000 f869 	bl	8005490 <FLASH_WaitForLastOperation>
 80053be:	4603      	mov	r3, r0
 80053c0:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80053c2:	7dfb      	ldrb	r3, [r7, #23]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d11a      	bne.n	80053fe <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d105      	bne.n	80053da <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80053ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053d2:	68b8      	ldr	r0, [r7, #8]
 80053d4:	f000 f8be 	bl	8005554 <FLASH_Program_DoubleWord>
 80053d8:	e004      	b.n	80053e4 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	4619      	mov	r1, r3
 80053de:	68b8      	ldr	r0, [r7, #8]
 80053e0:	f000 f8de 	bl	80055a0 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80053e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80053e8:	f000 f852 	bl	8005490 <FLASH_WaitForLastOperation>
 80053ec:	4603      	mov	r3, r0
 80053ee:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80053f0:	4b08      	ldr	r3, [pc, #32]	@ (8005414 <HAL_FLASH_Program+0x84>)
 80053f2:	695a      	ldr	r2, [r3, #20]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	43db      	mvns	r3, r3
 80053f8:	4906      	ldr	r1, [pc, #24]	@ (8005414 <HAL_FLASH_Program+0x84>)
 80053fa:	4013      	ands	r3, r2
 80053fc:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80053fe:	4b04      	ldr	r3, [pc, #16]	@ (8005410 <HAL_FLASH_Program+0x80>)
 8005400:	2200      	movs	r2, #0
 8005402:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8005404:	7dfb      	ldrb	r3, [r7, #23]
}
 8005406:	4618      	mov	r0, r3
 8005408:	3718      	adds	r7, #24
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000874 	.word	0x20000874
 8005414:	58004000 	.word	0x58004000

08005418 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005422:	4b0b      	ldr	r3, [pc, #44]	@ (8005450 <HAL_FLASH_Unlock+0x38>)
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	2b00      	cmp	r3, #0
 8005428:	da0b      	bge.n	8005442 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800542a:	4b09      	ldr	r3, [pc, #36]	@ (8005450 <HAL_FLASH_Unlock+0x38>)
 800542c:	4a09      	ldr	r2, [pc, #36]	@ (8005454 <HAL_FLASH_Unlock+0x3c>)
 800542e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005430:	4b07      	ldr	r3, [pc, #28]	@ (8005450 <HAL_FLASH_Unlock+0x38>)
 8005432:	4a09      	ldr	r2, [pc, #36]	@ (8005458 <HAL_FLASH_Unlock+0x40>)
 8005434:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005436:	4b06      	ldr	r3, [pc, #24]	@ (8005450 <HAL_FLASH_Unlock+0x38>)
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	2b00      	cmp	r3, #0
 800543c:	da01      	bge.n	8005442 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005442:	79fb      	ldrb	r3, [r7, #7]
}
 8005444:	4618      	mov	r0, r3
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	bc80      	pop	{r7}
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	58004000 	.word	0x58004000
 8005454:	45670123 	.word	0x45670123
 8005458:	cdef89ab 	.word	0xcdef89ab

0800545c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005462:	2300      	movs	r3, #0
 8005464:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005466:	4b09      	ldr	r3, [pc, #36]	@ (800548c <HAL_FLASH_Lock+0x30>)
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	4a08      	ldr	r2, [pc, #32]	@ (800548c <HAL_FLASH_Lock+0x30>)
 800546c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005470:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8005472:	4b06      	ldr	r3, [pc, #24]	@ (800548c <HAL_FLASH_Lock+0x30>)
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	2b00      	cmp	r3, #0
 8005478:	db01      	blt.n	800547e <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800547e:	79fb      	ldrb	r3, [r7, #7]
}
 8005480:	4618      	mov	r0, r3
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	bc80      	pop	{r7}
 8005488:	4770      	bx	lr
 800548a:	bf00      	nop
 800548c:	58004000 	.word	0x58004000

08005490 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8005498:	f7fd f944 	bl	8002724 <HAL_GetTick>
 800549c:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800549e:	e009      	b.n	80054b4 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80054a0:	f7fd f940 	bl	8002724 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d801      	bhi.n	80054b4 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e046      	b.n	8005542 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80054b4:	4b25      	ldr	r3, [pc, #148]	@ (800554c <FLASH_WaitForLastOperation+0xbc>)
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054c0:	d0ee      	beq.n	80054a0 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 80054c2:	4b22      	ldr	r3, [pc, #136]	@ (800554c <FLASH_WaitForLastOperation+0xbc>)
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d002      	beq.n	80054d8 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80054d2:	4b1e      	ldr	r3, [pc, #120]	@ (800554c <FLASH_WaitForLastOperation+0xbc>)
 80054d4:	2201      	movs	r2, #1
 80054d6:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80054de:	4013      	ands	r3, r2
 80054e0:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054e8:	d307      	bcc.n	80054fa <FLASH_WaitForLastOperation+0x6a>
 80054ea:	4b18      	ldr	r3, [pc, #96]	@ (800554c <FLASH_WaitForLastOperation+0xbc>)
 80054ec:	699a      	ldr	r2, [r3, #24]
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80054f4:	4915      	ldr	r1, [pc, #84]	@ (800554c <FLASH_WaitForLastOperation+0xbc>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	618b      	str	r3, [r1, #24]
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d004      	beq.n	800550e <FLASH_WaitForLastOperation+0x7e>
 8005504:	4a11      	ldr	r2, [pc, #68]	@ (800554c <FLASH_WaitForLastOperation+0xbc>)
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800550c:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00e      	beq.n	8005532 <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8005514:	4a0e      	ldr	r2, [pc, #56]	@ (8005550 <FLASH_WaitForLastOperation+0xc0>)
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e011      	b.n	8005542 <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800551e:	f7fd f901 	bl	8002724 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	429a      	cmp	r2, r3
 800552c:	d801      	bhi.n	8005532 <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e007      	b.n	8005542 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8005532:	4b06      	ldr	r3, [pc, #24]	@ (800554c <FLASH_WaitForLastOperation+0xbc>)
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800553a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800553e:	d0ee      	beq.n	800551e <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	58004000 	.word	0x58004000
 8005550:	20000874 	.word	0x20000874

08005554 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005560:	4b0e      	ldr	r3, [pc, #56]	@ (800559c <FLASH_Program_DoubleWord+0x48>)
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	4a0d      	ldr	r2, [pc, #52]	@ (800559c <FLASH_Program_DoubleWord+0x48>)
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	683a      	ldr	r2, [r7, #0]
 8005570:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005572:	f3bf 8f6f 	isb	sy
}
 8005576:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8005578:	e9d7 0100 	ldrd	r0, r1, [r7]
 800557c:	f04f 0200 	mov.w	r2, #0
 8005580:	f04f 0300 	mov.w	r3, #0
 8005584:	000a      	movs	r2, r1
 8005586:	2300      	movs	r3, #0
 8005588:	68f9      	ldr	r1, [r7, #12]
 800558a:	3104      	adds	r1, #4
 800558c:	4613      	mov	r3, r2
 800558e:	600b      	str	r3, [r1, #0]
}
 8005590:	bf00      	nop
 8005592:	3714      	adds	r7, #20
 8005594:	46bd      	mov	sp, r7
 8005596:	bc80      	pop	{r7}
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	58004000 	.word	0x58004000

080055a0 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 80055a0:	b480      	push	{r7}
 80055a2:	b089      	sub	sp, #36	@ 0x24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80055aa:	2340      	movs	r3, #64	@ 0x40
 80055ac:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80055b6:	4b18      	ldr	r3, [pc, #96]	@ (8005618 <FLASH_Program_Fast+0x78>)
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	4a17      	ldr	r2, [pc, #92]	@ (8005618 <FLASH_Program_Fast+0x78>)
 80055bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055c2:	f3ef 8310 	mrs	r3, PRIMASK
 80055c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80055c8:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 80055ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80055cc:	b672      	cpsid	i
}
 80055ce:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	3304      	adds	r3, #4
 80055dc:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	3304      	adds	r3, #4
 80055e2:	617b      	str	r3, [r7, #20]
    row_index--;
 80055e4:	7ffb      	ldrb	r3, [r7, #31]
 80055e6:	3b01      	subs	r3, #1
 80055e8:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80055ea:	7ffb      	ldrb	r3, [r7, #31]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1ef      	bne.n	80055d0 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 80055f0:	bf00      	nop
 80055f2:	4b09      	ldr	r3, [pc, #36]	@ (8005618 <FLASH_Program_Fast+0x78>)
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055fe:	d0f8      	beq.n	80055f2 <FLASH_Program_Fast+0x52>
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f383 8810 	msr	PRIMASK, r3
}
 800560a:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800560c:	bf00      	nop
 800560e:	3724      	adds	r7, #36	@ 0x24
 8005610:	46bd      	mov	sp, r7
 8005612:	bc80      	pop	{r7}
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	58004000 	.word	0x58004000

0800561c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(const FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005626:	4b28      	ldr	r3, [pc, #160]	@ (80056c8 <HAL_FLASHEx_Erase+0xac>)
 8005628:	781b      	ldrb	r3, [r3, #0]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d101      	bne.n	8005632 <HAL_FLASHEx_Erase+0x16>
 800562e:	2302      	movs	r3, #2
 8005630:	e046      	b.n	80056c0 <HAL_FLASHEx_Erase+0xa4>
 8005632:	4b25      	ldr	r3, [pc, #148]	@ (80056c8 <HAL_FLASHEx_Erase+0xac>)
 8005634:	2201      	movs	r2, #1
 8005636:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005638:	4b23      	ldr	r3, [pc, #140]	@ (80056c8 <HAL_FLASHEx_Erase+0xac>)
 800563a:	2200      	movs	r2, #0
 800563c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800563e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005642:	f7ff ff25 	bl	8005490 <FLASH_WaitForLastOperation>
 8005646:	4603      	mov	r3, r0
 8005648:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800564a:	7bfb      	ldrb	r3, [r7, #15]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d133      	bne.n	80056b8 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b04      	cmp	r3, #4
 8005656:	d108      	bne.n	800566a <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8005658:	f000 f838 	bl	80056cc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800565c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005660:	f7ff ff16 	bl	8005490 <FLASH_WaitForLastOperation>
 8005664:	4603      	mov	r3, r0
 8005666:	73fb      	strb	r3, [r7, #15]
 8005668:	e024      	b.n	80056b4 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	f04f 32ff 	mov.w	r2, #4294967295
 8005670:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	60bb      	str	r3, [r7, #8]
 8005678:	e012      	b.n	80056a0 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 800567a:	68b8      	ldr	r0, [r7, #8]
 800567c:	f000 f836 	bl	80056ec <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005680:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005684:	f7ff ff04 	bl	8005490 <FLASH_WaitForLastOperation>
 8005688:	4603      	mov	r3, r0
 800568a:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 800568c:	7bfb      	ldrb	r3, [r7, #15]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	601a      	str	r2, [r3, #0]
          break;
 8005698:	e00a      	b.n	80056b0 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	3301      	adds	r3, #1
 800569e:	60bb      	str	r3, [r7, #8]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	4413      	add	r3, r2
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d3e4      	bcc.n	800567a <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 80056b0:	f000 f87a 	bl	80057a8 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80056b4:	f000 f832 	bl	800571c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80056b8:	4b03      	ldr	r3, [pc, #12]	@ (80056c8 <HAL_FLASHEx_Erase+0xac>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	701a      	strb	r2, [r3, #0]

  return status;
 80056be:	7bfb      	ldrb	r3, [r7, #15]
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3710      	adds	r7, #16
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	20000874 	.word	0x20000874

080056cc <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80056cc:	b480      	push	{r7}
 80056ce:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 80056d0:	4b05      	ldr	r3, [pc, #20]	@ (80056e8 <FLASH_MassErase+0x1c>)
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	4a04      	ldr	r2, [pc, #16]	@ (80056e8 <FLASH_MassErase+0x1c>)
 80056d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056da:	f043 0304 	orr.w	r3, r3, #4
 80056de:	6153      	str	r3, [r2, #20]
#endif
}
 80056e0:	bf00      	nop
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bc80      	pop	{r7}
 80056e6:	4770      	bx	lr
 80056e8:	58004000 	.word	0x58004000

080056ec <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 80056f4:	4b08      	ldr	r3, [pc, #32]	@ (8005718 <FLASH_PageErase+0x2c>)
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	4313      	orrs	r3, r2
 8005702:	4a05      	ldr	r2, [pc, #20]	@ (8005718 <FLASH_PageErase+0x2c>)
 8005704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005708:	f043 0302 	orr.w	r3, r3, #2
 800570c:	6153      	str	r3, [r2, #20]
#endif
}
 800570e:	bf00      	nop
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	bc80      	pop	{r7}
 8005716:	4770      	bx	lr
 8005718:	58004000 	.word	0x58004000

0800571c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800571c:	b480      	push	{r7}
 800571e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN)
 8005720:	4b20      	ldr	r3, [pc, #128]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800572c:	d117      	bne.n	800575e <FLASH_FlushCaches+0x42>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800572e:	4b1d      	ldr	r3, [pc, #116]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a1c      	ldr	r2, [pc, #112]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005734:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005738:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800573a:	4b1a      	ldr	r3, [pc, #104]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a19      	ldr	r2, [pc, #100]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005740:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	4b17      	ldr	r3, [pc, #92]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a16      	ldr	r2, [pc, #88]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 800574c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005750:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005752:	4b14      	ldr	r3, [pc, #80]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a13      	ldr	r2, [pc, #76]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005758:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800575c:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN)
 800575e:	4b11      	ldr	r3, [pc, #68]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800576a:	d117      	bne.n	800579c <FLASH_FlushCaches+0x80>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800576c:	4b0d      	ldr	r3, [pc, #52]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a0c      	ldr	r2, [pc, #48]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005772:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005776:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005778:	4b0a      	ldr	r3, [pc, #40]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a09      	ldr	r2, [pc, #36]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 800577e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005782:	6013      	str	r3, [r2, #0]
 8005784:	4b07      	ldr	r3, [pc, #28]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a06      	ldr	r2, [pc, #24]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 800578a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800578e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005790:	4b04      	ldr	r3, [pc, #16]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a03      	ldr	r2, [pc, #12]	@ (80057a4 <FLASH_FlushCaches+0x88>)
 8005796:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800579a:	6013      	str	r3, [r2, #0]
  }
#endif
}
 800579c:	bf00      	nop
 800579e:	46bd      	mov	sp, r7
 80057a0:	bc80      	pop	{r7}
 80057a2:	4770      	bx	lr
 80057a4:	58004000 	.word	0x58004000

080057a8 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80057a8:	b480      	push	{r7}
 80057aa:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80057ac:	4b05      	ldr	r3, [pc, #20]	@ (80057c4 <FLASH_AcknowledgePageErase+0x1c>)
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	4a04      	ldr	r2, [pc, #16]	@ (80057c4 <FLASH_AcknowledgePageErase+0x1c>)
 80057b2:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 80057b6:	f023 0302 	bic.w	r3, r3, #2
 80057ba:	6153      	str	r3, [r2, #20]
#endif
}
 80057bc:	bf00      	nop
 80057be:	46bd      	mov	sp, r7
 80057c0:	bc80      	pop	{r7}
 80057c2:	4770      	bx	lr
 80057c4:	58004000 	.word	0x58004000

080057c8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b087      	sub	sp, #28
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80057d2:	2300      	movs	r3, #0
 80057d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057d6:	e140      	b.n	8005a5a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	2101      	movs	r1, #1
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	fa01 f303 	lsl.w	r3, r1, r3
 80057e4:	4013      	ands	r3, r2
 80057e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f000 8132 	beq.w	8005a54 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f003 0303 	and.w	r3, r3, #3
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d005      	beq.n	8005808 <HAL_GPIO_Init+0x40>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f003 0303 	and.w	r3, r3, #3
 8005804:	2b02      	cmp	r3, #2
 8005806:	d130      	bne.n	800586a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	005b      	lsls	r3, r3, #1
 8005812:	2203      	movs	r2, #3
 8005814:	fa02 f303 	lsl.w	r3, r2, r3
 8005818:	43db      	mvns	r3, r3
 800581a:	693a      	ldr	r2, [r7, #16]
 800581c:	4013      	ands	r3, r2
 800581e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	005b      	lsls	r3, r3, #1
 8005828:	fa02 f303 	lsl.w	r3, r2, r3
 800582c:	693a      	ldr	r2, [r7, #16]
 800582e:	4313      	orrs	r3, r2
 8005830:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800583e:	2201      	movs	r2, #1
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	fa02 f303 	lsl.w	r3, r2, r3
 8005846:	43db      	mvns	r3, r3
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4013      	ands	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	091b      	lsrs	r3, r3, #4
 8005854:	f003 0201 	and.w	r2, r3, #1
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	fa02 f303 	lsl.w	r3, r2, r3
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	4313      	orrs	r3, r2
 8005862:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f003 0303 	and.w	r3, r3, #3
 8005872:	2b03      	cmp	r3, #3
 8005874:	d017      	beq.n	80058a6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	2203      	movs	r2, #3
 8005882:	fa02 f303 	lsl.w	r3, r2, r3
 8005886:	43db      	mvns	r3, r3
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	4013      	ands	r3, r2
 800588c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	4313      	orrs	r3, r2
 800589e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f003 0303 	and.w	r3, r3, #3
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d123      	bne.n	80058fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	08da      	lsrs	r2, r3, #3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	3208      	adds	r2, #8
 80058ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	f003 0307 	and.w	r3, r3, #7
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	220f      	movs	r2, #15
 80058ca:	fa02 f303 	lsl.w	r3, r2, r3
 80058ce:	43db      	mvns	r3, r3
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	4013      	ands	r3, r2
 80058d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	691a      	ldr	r2, [r3, #16]
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	fa02 f303 	lsl.w	r3, r2, r3
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	08da      	lsrs	r2, r3, #3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	3208      	adds	r2, #8
 80058f4:	6939      	ldr	r1, [r7, #16]
 80058f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	005b      	lsls	r3, r3, #1
 8005904:	2203      	movs	r2, #3
 8005906:	fa02 f303 	lsl.w	r3, r2, r3
 800590a:	43db      	mvns	r3, r3
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	4013      	ands	r3, r2
 8005910:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f003 0203 	and.w	r2, r3, #3
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4313      	orrs	r3, r2
 8005926:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005936:	2b00      	cmp	r3, #0
 8005938:	f000 808c 	beq.w	8005a54 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800593c:	4a4e      	ldr	r2, [pc, #312]	@ (8005a78 <HAL_GPIO_Init+0x2b0>)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	089b      	lsrs	r3, r3, #2
 8005942:	3302      	adds	r3, #2
 8005944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005948:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f003 0303 	and.w	r3, r3, #3
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	2207      	movs	r2, #7
 8005954:	fa02 f303 	lsl.w	r3, r2, r3
 8005958:	43db      	mvns	r3, r3
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	4013      	ands	r3, r2
 800595e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005966:	d00d      	beq.n	8005984 <HAL_GPIO_Init+0x1bc>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a44      	ldr	r2, [pc, #272]	@ (8005a7c <HAL_GPIO_Init+0x2b4>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d007      	beq.n	8005980 <HAL_GPIO_Init+0x1b8>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a43      	ldr	r2, [pc, #268]	@ (8005a80 <HAL_GPIO_Init+0x2b8>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d101      	bne.n	800597c <HAL_GPIO_Init+0x1b4>
 8005978:	2302      	movs	r3, #2
 800597a:	e004      	b.n	8005986 <HAL_GPIO_Init+0x1be>
 800597c:	2307      	movs	r3, #7
 800597e:	e002      	b.n	8005986 <HAL_GPIO_Init+0x1be>
 8005980:	2301      	movs	r3, #1
 8005982:	e000      	b.n	8005986 <HAL_GPIO_Init+0x1be>
 8005984:	2300      	movs	r3, #0
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	f002 0203 	and.w	r2, r2, #3
 800598c:	0092      	lsls	r2, r2, #2
 800598e:	4093      	lsls	r3, r2
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	4313      	orrs	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005996:	4938      	ldr	r1, [pc, #224]	@ (8005a78 <HAL_GPIO_Init+0x2b0>)
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	089b      	lsrs	r3, r3, #2
 800599c:	3302      	adds	r3, #2
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059a4:	4b37      	ldr	r3, [pc, #220]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	43db      	mvns	r3, r3
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	4013      	ands	r3, r2
 80059b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80059c8:	4a2e      	ldr	r2, [pc, #184]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80059ce:	4b2d      	ldr	r3, [pc, #180]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	43db      	mvns	r3, r3
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4013      	ands	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d003      	beq.n	80059f2 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80059ea:	693a      	ldr	r2, [r7, #16]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80059f2:	4a24      	ldr	r2, [pc, #144]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80059f8:	4b22      	ldr	r3, [pc, #136]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 80059fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059fe:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	43db      	mvns	r3, r3
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	4013      	ands	r3, r2
 8005a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8005a1e:	4a19      	ldr	r2, [pc, #100]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8005a26:	4b17      	ldr	r3, [pc, #92]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 8005a28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a2c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	43db      	mvns	r3, r3
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	4013      	ands	r3, r2
 8005a36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d003      	beq.n	8005a4c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8005a84 <HAL_GPIO_Init+0x2bc>)
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	3301      	adds	r3, #1
 8005a58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	fa22 f303 	lsr.w	r3, r2, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f47f aeb7 	bne.w	80057d8 <HAL_GPIO_Init+0x10>
  }
}
 8005a6a:	bf00      	nop
 8005a6c:	bf00      	nop
 8005a6e:	371c      	adds	r7, #28
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bc80      	pop	{r7}
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	40010000 	.word	0x40010000
 8005a7c:	48000400 	.word	0x48000400
 8005a80:	48000800 	.word	0x48000800
 8005a84:	58000800 	.word	0x58000800

08005a88 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b087      	sub	sp, #28
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a92:	2300      	movs	r3, #0
 8005a94:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005a96:	e0af      	b.n	8005bf8 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005a98:	2201      	movs	r2, #1
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa0:	683a      	ldr	r2, [r7, #0]
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 80a2 	beq.w	8005bf2 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005aae:	4a59      	ldr	r2, [pc, #356]	@ (8005c14 <HAL_GPIO_DeInit+0x18c>)
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	089b      	lsrs	r3, r3, #2
 8005ab4:	3302      	adds	r3, #2
 8005ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aba:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f003 0303 	and.w	r3, r3, #3
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	2207      	movs	r2, #7
 8005ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	4013      	ands	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005ad6:	d00d      	beq.n	8005af4 <HAL_GPIO_DeInit+0x6c>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a4f      	ldr	r2, [pc, #316]	@ (8005c18 <HAL_GPIO_DeInit+0x190>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d007      	beq.n	8005af0 <HAL_GPIO_DeInit+0x68>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a4e      	ldr	r2, [pc, #312]	@ (8005c1c <HAL_GPIO_DeInit+0x194>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d101      	bne.n	8005aec <HAL_GPIO_DeInit+0x64>
 8005ae8:	2302      	movs	r3, #2
 8005aea:	e004      	b.n	8005af6 <HAL_GPIO_DeInit+0x6e>
 8005aec:	2307      	movs	r3, #7
 8005aee:	e002      	b.n	8005af6 <HAL_GPIO_DeInit+0x6e>
 8005af0:	2301      	movs	r3, #1
 8005af2:	e000      	b.n	8005af6 <HAL_GPIO_DeInit+0x6e>
 8005af4:	2300      	movs	r3, #0
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	f002 0203 	and.w	r2, r2, #3
 8005afc:	0092      	lsls	r2, r2, #2
 8005afe:	4093      	lsls	r3, r2
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d136      	bne.n	8005b74 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005b06:	4b46      	ldr	r3, [pc, #280]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b08:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	43db      	mvns	r3, r3
 8005b10:	4943      	ldr	r1, [pc, #268]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b12:	4013      	ands	r3, r2
 8005b14:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005b18:	4b41      	ldr	r3, [pc, #260]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b1a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	43db      	mvns	r3, r3
 8005b22:	493f      	ldr	r1, [pc, #252]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b24:	4013      	ands	r3, r2
 8005b26:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	43db      	mvns	r3, r3
 8005b32:	493b      	ldr	r1, [pc, #236]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005b38:	4b39      	ldr	r3, [pc, #228]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b3a:	685a      	ldr	r2, [r3, #4]
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	43db      	mvns	r3, r3
 8005b40:	4937      	ldr	r1, [pc, #220]	@ (8005c20 <HAL_GPIO_DeInit+0x198>)
 8005b42:	4013      	ands	r3, r2
 8005b44:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f003 0303 	and.w	r3, r3, #3
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	2207      	movs	r2, #7
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005b56:	4a2f      	ldr	r2, [pc, #188]	@ (8005c14 <HAL_GPIO_DeInit+0x18c>)
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	089b      	lsrs	r3, r3, #2
 8005b5c:	3302      	adds	r3, #2
 8005b5e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	43da      	mvns	r2, r3
 8005b66:	482b      	ldr	r0, [pc, #172]	@ (8005c14 <HAL_GPIO_DeInit+0x18c>)
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	089b      	lsrs	r3, r3, #2
 8005b6c:	400a      	ands	r2, r1
 8005b6e:	3302      	adds	r3, #2
 8005b70:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	2103      	movs	r1, #3
 8005b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b82:	431a      	orrs	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	08da      	lsrs	r2, r3, #3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	3208      	adds	r2, #8
 8005b90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f003 0307 	and.w	r3, r3, #7
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	220f      	movs	r2, #15
 8005b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba2:	43db      	mvns	r3, r3
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	08d2      	lsrs	r2, r2, #3
 8005ba8:	4019      	ands	r1, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	3208      	adds	r2, #8
 8005bae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	689a      	ldr	r2, [r3, #8]
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	2103      	movs	r1, #3
 8005bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc0:	43db      	mvns	r3, r3
 8005bc2:	401a      	ands	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	2101      	movs	r1, #1
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd4:	43db      	mvns	r3, r3
 8005bd6:	401a      	ands	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68da      	ldr	r2, [r3, #12]
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	005b      	lsls	r3, r3, #1
 8005be4:	2103      	movs	r1, #3
 8005be6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bea:	43db      	mvns	r3, r3
 8005bec:	401a      	ands	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005bf8:	683a      	ldr	r2, [r7, #0]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f47f af49 	bne.w	8005a98 <HAL_GPIO_DeInit+0x10>
  }
}
 8005c06:	bf00      	nop
 8005c08:	bf00      	nop
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bc80      	pop	{r7}
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40010000 	.word	0x40010000
 8005c18:	48000400 	.word	0x48000400
 8005c1c:	48000800 	.word	0x48000800
 8005c20:	58000800 	.word	0x58000800

08005c24 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691a      	ldr	r2, [r3, #16]
 8005c34:	887b      	ldrh	r3, [r7, #2]
 8005c36:	4013      	ands	r3, r2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d002      	beq.n	8005c42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	73fb      	strb	r3, [r7, #15]
 8005c40:	e001      	b.n	8005c46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c42:	2300      	movs	r3, #0
 8005c44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3714      	adds	r7, #20
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bc80      	pop	{r7}
 8005c50:	4770      	bx	lr

08005c52 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	807b      	strh	r3, [r7, #2]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c62:	787b      	ldrb	r3, [r7, #1]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d003      	beq.n	8005c70 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005c68:	887a      	ldrh	r2, [r7, #2]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005c6e:	e002      	b.n	8005c76 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005c70:	887a      	ldrh	r2, [r7, #2]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bc80      	pop	{r7}
 8005c7e:	4770      	bx	lr

08005c80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	4603      	mov	r3, r0
 8005c88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005c8a:	4b08      	ldr	r3, [pc, #32]	@ (8005cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	88fb      	ldrh	r3, [r7, #6]
 8005c90:	4013      	ands	r3, r2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d006      	beq.n	8005ca4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005c96:	4a05      	ldr	r2, [pc, #20]	@ (8005cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c98:	88fb      	ldrh	r3, [r7, #6]
 8005c9a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005c9c:	88fb      	ldrh	r3, [r7, #6]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f004 ffe4 	bl	800ac6c <HAL_GPIO_EXTI_Callback>
  }
}
 8005ca4:	bf00      	nop
 8005ca6:	3708      	adds	r7, #8
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	58000800 	.word	0x58000800

08005cb0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005cb4:	4b04      	ldr	r3, [pc, #16]	@ (8005cc8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a03      	ldr	r2, [pc, #12]	@ (8005cc8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cbe:	6013      	str	r3, [r2, #0]
}
 8005cc0:	bf00      	nop
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bc80      	pop	{r7}
 8005cc6:	4770      	bx	lr
 8005cc8:	58000400 	.word	0x58000400

08005ccc <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b082      	sub	sp, #8
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10c      	bne.n	8005cf8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005cde:	4b13      	ldr	r3, [pc, #76]	@ (8005d2c <HAL_PWR_EnterSLEEPMode+0x60>)
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ce6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cea:	d10d      	bne.n	8005d08 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005cec:	f000 f83c 	bl	8005d68 <HAL_PWREx_DisableLowPowerRunMode>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d008      	beq.n	8005d08 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005cf6:	e015      	b.n	8005d24 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8005d2c <HAL_PWR_EnterSLEEPMode+0x60>)
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005d04:	f000 f822 	bl	8005d4c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005d08:	4b09      	ldr	r3, [pc, #36]	@ (8005d30 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	4a08      	ldr	r2, [pc, #32]	@ (8005d30 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005d0e:	f023 0304 	bic.w	r3, r3, #4
 8005d12:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005d14:	78fb      	ldrb	r3, [r7, #3]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d101      	bne.n	8005d1e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005d1a:	bf30      	wfi
 8005d1c:	e002      	b.n	8005d24 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005d1e:	bf40      	sev
    __WFE();
 8005d20:	bf20      	wfe
    __WFE();
 8005d22:	bf20      	wfe
  }
}
 8005d24:	3708      	adds	r7, #8
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	58000400 	.word	0x58000400
 8005d30:	e000ed00 	.word	0xe000ed00

08005d34 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005d38:	4b03      	ldr	r3, [pc, #12]	@ (8005d48 <HAL_PWREx_GetVoltageRange+0x14>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bc80      	pop	{r7}
 8005d46:	4770      	bx	lr
 8005d48:	58000400 	.word	0x58000400

08005d4c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005d50:	4b04      	ldr	r3, [pc, #16]	@ (8005d64 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a03      	ldr	r2, [pc, #12]	@ (8005d64 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005d56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d5a:	6013      	str	r3, [r2, #0]
}
 8005d5c:	bf00      	nop
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bc80      	pop	{r7}
 8005d62:	4770      	bx	lr
 8005d64:	58000400 	.word	0x58000400

08005d68 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005d6e:	4b16      	ldr	r3, [pc, #88]	@ (8005dc8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a15      	ldr	r2, [pc, #84]	@ (8005dc8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d78:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005d7a:	4b14      	ldr	r3, [pc, #80]	@ (8005dcc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2232      	movs	r2, #50	@ 0x32
 8005d80:	fb02 f303 	mul.w	r3, r2, r3
 8005d84:	4a12      	ldr	r2, [pc, #72]	@ (8005dd0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005d86:	fba2 2303 	umull	r2, r3, r2, r3
 8005d8a:	0c9b      	lsrs	r3, r3, #18
 8005d8c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d8e:	e002      	b.n	8005d96 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	3b01      	subs	r3, #1
 8005d94:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d96:	4b0c      	ldr	r3, [pc, #48]	@ (8005dc8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005da2:	d102      	bne.n	8005daa <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1f2      	bne.n	8005d90 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005daa:	4b07      	ldr	r3, [pc, #28]	@ (8005dc8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005db2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005db6:	d101      	bne.n	8005dbc <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e000      	b.n	8005dbe <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bc80      	pop	{r7}
 8005dc6:	4770      	bx	lr
 8005dc8:	58000400 	.word	0x58000400
 8005dcc:	20000014 	.word	0x20000014
 8005dd0:	431bde83 	.word	0x431bde83

08005dd4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	4603      	mov	r3, r0
 8005ddc:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005dde:	4b10      	ldr	r3, [pc, #64]	@ (8005e20 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f023 0307 	bic.w	r3, r3, #7
 8005de6:	4a0e      	ldr	r2, [pc, #56]	@ (8005e20 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005de8:	f043 0302 	orr.w	r3, r3, #2
 8005dec:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM0PLUS */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005dee:	4b0d      	ldr	r3, [pc, #52]	@ (8005e24 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	4a0c      	ldr	r2, [pc, #48]	@ (8005e24 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005df4:	f043 0304 	orr.w	r3, r3, #4
 8005df8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005dfa:	79fb      	ldrb	r3, [r7, #7]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d101      	bne.n	8005e04 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005e00:	bf30      	wfi
 8005e02:	e002      	b.n	8005e0a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005e04:	bf40      	sev
    __WFE();
 8005e06:	bf20      	wfe
    __WFE();
 8005e08:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005e0a:	4b06      	ldr	r3, [pc, #24]	@ (8005e24 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	4a05      	ldr	r2, [pc, #20]	@ (8005e24 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005e10:	f023 0304 	bic.w	r3, r3, #4
 8005e14:	6113      	str	r3, [r2, #16]
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr
 8005e20:	58000400 	.word	0x58000400
 8005e24:	e000ed00 	.word	0xe000ed00

08005e28 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005e28:	b480      	push	{r7}
 8005e2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005e2c:	4b06      	ldr	r3, [pc, #24]	@ (8005e48 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e38:	d101      	bne.n	8005e3e <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e000      	b.n	8005e40 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bc80      	pop	{r7}
 8005e46:	4770      	bx	lr
 8005e48:	58000400 	.word	0x58000400

08005e4c <LL_RCC_HSE_EnableTcxo>:
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005e50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e5a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005e5e:	6013      	str	r3, [r2, #0]
}
 8005e60:	bf00      	nop
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bc80      	pop	{r7}
 8005e66:	4770      	bx	lr

08005e68 <LL_RCC_HSE_DisableTcxo>:
{
 8005e68:	b480      	push	{r7}
 8005e6a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005e6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005e7a:	6013      	str	r3, [r2, #0]
}
 8005e7c:	bf00      	nop
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bc80      	pop	{r7}
 8005e82:	4770      	bx	lr

08005e84 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e96:	d101      	bne.n	8005e9c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e000      	b.n	8005e9e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bc80      	pop	{r7}
 8005ea4:	4770      	bx	lr

08005ea6 <LL_RCC_HSE_Enable>:
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005eaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eb8:	6013      	str	r3, [r2, #0]
}
 8005eba:	bf00      	nop
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bc80      	pop	{r7}
 8005ec0:	4770      	bx	lr

08005ec2 <LL_RCC_HSE_Disable>:
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ed4:	6013      	str	r3, [r2, #0]
}
 8005ed6:	bf00      	nop
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bc80      	pop	{r7}
 8005edc:	4770      	bx	lr

08005ede <LL_RCC_HSE_IsReady>:
{
 8005ede:	b480      	push	{r7}
 8005ee0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005ee2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ef0:	d101      	bne.n	8005ef6 <LL_RCC_HSE_IsReady+0x18>
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e000      	b.n	8005ef8 <LL_RCC_HSE_IsReady+0x1a>
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bc80      	pop	{r7}
 8005efe:	4770      	bx	lr

08005f00 <LL_RCC_HSI_Enable>:
{
 8005f00:	b480      	push	{r7}
 8005f02:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005f04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f12:	6013      	str	r3, [r2, #0]
}
 8005f14:	bf00      	nop
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bc80      	pop	{r7}
 8005f1a:	4770      	bx	lr

08005f1c <LL_RCC_HSI_Disable>:
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005f20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f2e:	6013      	str	r3, [r2, #0]
}
 8005f30:	bf00      	nop
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bc80      	pop	{r7}
 8005f36:	4770      	bx	lr

08005f38 <LL_RCC_HSI_IsReady>:
{
 8005f38:	b480      	push	{r7}
 8005f3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005f3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f4a:	d101      	bne.n	8005f50 <LL_RCC_HSI_IsReady+0x18>
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <LL_RCC_HSI_IsReady+0x1a>
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bc80      	pop	{r7}
 8005f58:	4770      	bx	lr

08005f5a <LL_RCC_HSI_SetCalibTrimming>:
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b083      	sub	sp, #12
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	061b      	lsls	r3, r3, #24
 8005f70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f74:	4313      	orrs	r3, r2
 8005f76:	604b      	str	r3, [r1, #4]
}
 8005f78:	bf00      	nop
 8005f7a:	370c      	adds	r7, #12
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bc80      	pop	{r7}
 8005f80:	4770      	bx	lr

08005f82 <LL_RCC_LSE_IsReady>:
{
 8005f82:	b480      	push	{r7}
 8005f84:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d101      	bne.n	8005f9a <LL_RCC_LSE_IsReady+0x18>
 8005f96:	2301      	movs	r3, #1
 8005f98:	e000      	b.n	8005f9c <LL_RCC_LSE_IsReady+0x1a>
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bc80      	pop	{r7}
 8005fa2:	4770      	bx	lr

08005fa4 <LL_RCC_LSI_Enable>:
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005fa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fb4:	f043 0301 	orr.w	r3, r3, #1
 8005fb8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005fbc:	bf00      	nop
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr

08005fc4 <LL_RCC_LSI_Disable>:
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005fc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fd4:	f023 0301 	bic.w	r3, r3, #1
 8005fd8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005fdc:	bf00      	nop
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr

08005fe4 <LL_RCC_LSI_IsReady>:
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ff0:	f003 0302 	and.w	r3, r3, #2
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d101      	bne.n	8005ffc <LL_RCC_LSI_IsReady+0x18>
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e000      	b.n	8005ffe <LL_RCC_LSI_IsReady+0x1a>
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	46bd      	mov	sp, r7
 8006002:	bc80      	pop	{r7}
 8006004:	4770      	bx	lr

08006006 <LL_RCC_MSI_Enable>:
{
 8006006:	b480      	push	{r7}
 8006008:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800600a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	6013      	str	r3, [r2, #0]
}
 800601a:	bf00      	nop
 800601c:	46bd      	mov	sp, r7
 800601e:	bc80      	pop	{r7}
 8006020:	4770      	bx	lr

08006022 <LL_RCC_MSI_Disable>:
{
 8006022:	b480      	push	{r7}
 8006024:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006030:	f023 0301 	bic.w	r3, r3, #1
 8006034:	6013      	str	r3, [r2, #0]
}
 8006036:	bf00      	nop
 8006038:	46bd      	mov	sp, r7
 800603a:	bc80      	pop	{r7}
 800603c:	4770      	bx	lr

0800603e <LL_RCC_MSI_IsReady>:
{
 800603e:	b480      	push	{r7}
 8006040:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006042:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b02      	cmp	r3, #2
 800604e:	d101      	bne.n	8006054 <LL_RCC_MSI_IsReady+0x16>
 8006050:	2301      	movs	r3, #1
 8006052:	e000      	b.n	8006056 <LL_RCC_MSI_IsReady+0x18>
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	46bd      	mov	sp, r7
 800605a:	bc80      	pop	{r7}
 800605c:	4770      	bx	lr

0800605e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800605e:	b480      	push	{r7}
 8006060:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8006062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0308 	and.w	r3, r3, #8
 800606c:	2b08      	cmp	r3, #8
 800606e:	d101      	bne.n	8006074 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	46bd      	mov	sp, r7
 800607a:	bc80      	pop	{r7}
 800607c:	4770      	bx	lr

0800607e <LL_RCC_MSI_GetRange>:
{
 800607e:	b480      	push	{r7}
 8006080:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8006082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800608c:	4618      	mov	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	bc80      	pop	{r7}
 8006092:	4770      	bx	lr

08006094 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8006094:	b480      	push	{r7}
 8006096:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8006098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800609c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr

080060ac <LL_RCC_MSI_SetCalibTrimming>:
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80060b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	021b      	lsls	r3, r3, #8
 80060c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060c6:	4313      	orrs	r3, r2
 80060c8:	604b      	str	r3, [r1, #4]
}
 80060ca:	bf00      	nop
 80060cc:	370c      	adds	r7, #12
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bc80      	pop	{r7}
 80060d2:	4770      	bx	lr

080060d4 <LL_RCC_SetSysClkSource>:
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80060dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f023 0203 	bic.w	r2, r3, #3
 80060e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	608b      	str	r3, [r1, #8]
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bc80      	pop	{r7}
 80060f8:	4770      	bx	lr

080060fa <LL_RCC_GetSysClkSource>:
{
 80060fa:	b480      	push	{r7}
 80060fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80060fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 030c 	and.w	r3, r3, #12
}
 8006108:	4618      	mov	r0, r3
 800610a:	46bd      	mov	sp, r7
 800610c:	bc80      	pop	{r7}
 800610e:	4770      	bx	lr

08006110 <LL_RCC_SetAHBPrescaler>:
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006122:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4313      	orrs	r3, r2
 800612a:	608b      	str	r3, [r1, #8]
}
 800612c:	bf00      	nop
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	bc80      	pop	{r7}
 8006134:	4770      	bx	lr

08006136 <LL_RCC_SetAHB3Prescaler>:
{
 8006136:	b480      	push	{r7}
 8006138:	b083      	sub	sp, #12
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800613e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006142:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006146:	f023 020f 	bic.w	r2, r3, #15
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	091b      	lsrs	r3, r3, #4
 800614e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006152:	4313      	orrs	r3, r2
 8006154:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	bc80      	pop	{r7}
 8006160:	4770      	bx	lr

08006162 <LL_RCC_SetAPB1Prescaler>:
{
 8006162:	b480      	push	{r7}
 8006164:	b083      	sub	sp, #12
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800616a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006174:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4313      	orrs	r3, r2
 800617c:	608b      	str	r3, [r1, #8]
}
 800617e:	bf00      	nop
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	bc80      	pop	{r7}
 8006186:	4770      	bx	lr

08006188 <LL_RCC_SetAPB2Prescaler>:
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006190:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800619a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	608b      	str	r3, [r1, #8]
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr

080061ae <LL_RCC_GetAHBPrescaler>:
{
 80061ae:	b480      	push	{r7}
 80061b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80061b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80061bc:	4618      	mov	r0, r3
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr

080061c4 <LL_RCC_GetAHB3Prescaler>:
{
 80061c4:	b480      	push	{r7}
 80061c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80061c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061cc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	46bd      	mov	sp, r7
 80061da:	bc80      	pop	{r7}
 80061dc:	4770      	bx	lr

080061de <LL_RCC_GetAPB1Prescaler>:
{
 80061de:	b480      	push	{r7}
 80061e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80061e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bc80      	pop	{r7}
 80061f2:	4770      	bx	lr

080061f4 <LL_RCC_GetAPB2Prescaler>:
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80061f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8006202:	4618      	mov	r0, r3
 8006204:	46bd      	mov	sp, r7
 8006206:	bc80      	pop	{r7}
 8006208:	4770      	bx	lr

0800620a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800620a:	b480      	push	{r7}
 800620c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800620e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006218:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800621c:	6013      	str	r3, [r2, #0]
}
 800621e:	bf00      	nop
 8006220:	46bd      	mov	sp, r7
 8006222:	bc80      	pop	{r7}
 8006224:	4770      	bx	lr

08006226 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8006226:	b480      	push	{r7}
 8006228:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800622a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006234:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006238:	6013      	str	r3, [r2, #0]
}
 800623a:	bf00      	nop
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr

08006242 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006242:	b480      	push	{r7}
 8006244:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006250:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006254:	d101      	bne.n	800625a <LL_RCC_PLL_IsReady+0x18>
 8006256:	2301      	movs	r3, #1
 8006258:	e000      	b.n	800625c <LL_RCC_PLL_IsReady+0x1a>
 800625a:	2300      	movs	r3, #0
}
 800625c:	4618      	mov	r0, r3
 800625e:	46bd      	mov	sp, r7
 8006260:	bc80      	pop	{r7}
 8006262:	4770      	bx	lr

08006264 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006264:	b480      	push	{r7}
 8006266:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	0a1b      	lsrs	r3, r3, #8
 8006270:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006274:	4618      	mov	r0, r3
 8006276:	46bd      	mov	sp, r7
 8006278:	bc80      	pop	{r7}
 800627a:	4770      	bx	lr

0800627c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800627c:	b480      	push	{r7}
 800627e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800628a:	4618      	mov	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr

08006292 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006292:	b480      	push	{r7}
 8006294:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bc80      	pop	{r7}
 80062a6:	4770      	bx	lr

080062a8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80062a8:	b480      	push	{r7}
 80062aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80062ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	f003 0303 	and.w	r3, r3, #3
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bc80      	pop	{r7}
 80062bc:	4770      	bx	lr

080062be <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80062be:	b480      	push	{r7}
 80062c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80062c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d0:	d101      	bne.n	80062d6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	46bd      	mov	sp, r7
 80062dc:	bc80      	pop	{r7}
 80062de:	4770      	bx	lr

080062e0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80062e0:	b480      	push	{r7}
 80062e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80062e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80062ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062f4:	d101      	bne.n	80062fa <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80062f6:	2301      	movs	r3, #1
 80062f8:	e000      	b.n	80062fc <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	46bd      	mov	sp, r7
 8006300:	bc80      	pop	{r7}
 8006302:	4770      	bx	lr

08006304 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006304:	b480      	push	{r7}
 8006306:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006312:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006316:	d101      	bne.n	800631c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006318:	2301      	movs	r3, #1
 800631a:	e000      	b.n	800631e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800631c:	2300      	movs	r3, #0
}
 800631e:	4618      	mov	r0, r3
 8006320:	46bd      	mov	sp, r7
 8006322:	bc80      	pop	{r7}
 8006324:	4770      	bx	lr

08006326 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006326:	b480      	push	{r7}
 8006328:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800632a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006334:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006338:	d101      	bne.n	800633e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800633a:	2301      	movs	r3, #1
 800633c:	e000      	b.n	8006340 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr

08006348 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b088      	sub	sp, #32
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e36f      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800635a:	f7ff fece 	bl	80060fa <LL_RCC_GetSysClkSource>
 800635e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006360:	f7ff ffa2 	bl	80062a8 <LL_RCC_PLL_GetMainSource>
 8006364:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	2b00      	cmp	r3, #0
 8006370:	f000 80c4 	beq.w	80064fc <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d005      	beq.n	8006386 <HAL_RCC_OscConfig+0x3e>
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	2b0c      	cmp	r3, #12
 800637e:	d176      	bne.n	800646e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d173      	bne.n	800646e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d101      	bne.n	8006392 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e353      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006396:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0308 	and.w	r3, r3, #8
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d005      	beq.n	80063b0 <HAL_RCC_OscConfig+0x68>
 80063a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063ae:	e006      	b.n	80063be <HAL_RCC_OscConfig+0x76>
 80063b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063b8:	091b      	lsrs	r3, r3, #4
 80063ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063be:	4293      	cmp	r3, r2
 80063c0:	d222      	bcs.n	8006408 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063c6:	4618      	mov	r0, r3
 80063c8:	f000 fd3c 	bl	8006e44 <RCC_SetFlashLatencyFromMSIRange>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d001      	beq.n	80063d6 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e331      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80063d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063e0:	f043 0308 	orr.w	r3, r3, #8
 80063e4:	6013      	str	r3, [r2, #0]
 80063e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063f8:	4313      	orrs	r3, r2
 80063fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006400:	4618      	mov	r0, r3
 8006402:	f7ff fe53 	bl	80060ac <LL_RCC_MSI_SetCalibTrimming>
 8006406:	e021      	b.n	800644c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006412:	f043 0308 	orr.w	r3, r3, #8
 8006416:	6013      	str	r3, [r2, #0]
 8006418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006426:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800642a:	4313      	orrs	r3, r2
 800642c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006432:	4618      	mov	r0, r3
 8006434:	f7ff fe3a 	bl	80060ac <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643c:	4618      	mov	r0, r3
 800643e:	f000 fd01 	bl	8006e44 <RCC_SetFlashLatencyFromMSIRange>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e2f6      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800644c:	f000 fcc2 	bl	8006dd4 <HAL_RCC_GetHCLKFreq>
 8006450:	4603      	mov	r3, r0
 8006452:	4aa7      	ldr	r2, [pc, #668]	@ (80066f0 <HAL_RCC_OscConfig+0x3a8>)
 8006454:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8006456:	4ba7      	ldr	r3, [pc, #668]	@ (80066f4 <HAL_RCC_OscConfig+0x3ac>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4618      	mov	r0, r3
 800645c:	f7fc f958 	bl	8002710 <HAL_InitTick>
 8006460:	4603      	mov	r3, r0
 8006462:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006464:	7cfb      	ldrb	r3, [r7, #19]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d047      	beq.n	80064fa <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800646a:	7cfb      	ldrb	r3, [r7, #19]
 800646c:	e2e5      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d02c      	beq.n	80064d0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006476:	f7ff fdc6 	bl	8006006 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800647a:	f7fc f953 	bl	8002724 <HAL_GetTick>
 800647e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006480:	e008      	b.n	8006494 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006482:	f7fc f94f 	bl	8002724 <HAL_GetTick>
 8006486:	4602      	mov	r2, r0
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	2b02      	cmp	r3, #2
 800648e:	d901      	bls.n	8006494 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e2d2      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006494:	f7ff fdd3 	bl	800603e <LL_RCC_MSI_IsReady>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0f1      	beq.n	8006482 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800649e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064a8:	f043 0308 	orr.w	r3, r3, #8
 80064ac:	6013      	str	r3, [r2, #0]
 80064ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80064c0:	4313      	orrs	r3, r2
 80064c2:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff fdef 	bl	80060ac <LL_RCC_MSI_SetCalibTrimming>
 80064ce:	e015      	b.n	80064fc <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80064d0:	f7ff fda7 	bl	8006022 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80064d4:	f7fc f926 	bl	8002724 <HAL_GetTick>
 80064d8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80064da:	e008      	b.n	80064ee <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80064dc:	f7fc f922 	bl	8002724 <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d901      	bls.n	80064ee <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e2a5      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80064ee:	f7ff fda6 	bl	800603e <LL_RCC_MSI_IsReady>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1f1      	bne.n	80064dc <HAL_RCC_OscConfig+0x194>
 80064f8:	e000      	b.n	80064fc <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80064fa:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d058      	beq.n	80065ba <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	2b08      	cmp	r3, #8
 800650c:	d005      	beq.n	800651a <HAL_RCC_OscConfig+0x1d2>
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	2b0c      	cmp	r3, #12
 8006512:	d108      	bne.n	8006526 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	2b03      	cmp	r3, #3
 8006518:	d105      	bne.n	8006526 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d14b      	bne.n	80065ba <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e289      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8006526:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006538:	4313      	orrs	r3, r2
 800653a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006544:	d102      	bne.n	800654c <HAL_RCC_OscConfig+0x204>
 8006546:	f7ff fcae 	bl	8005ea6 <LL_RCC_HSE_Enable>
 800654a:	e00d      	b.n	8006568 <HAL_RCC_OscConfig+0x220>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8006554:	d104      	bne.n	8006560 <HAL_RCC_OscConfig+0x218>
 8006556:	f7ff fc79 	bl	8005e4c <LL_RCC_HSE_EnableTcxo>
 800655a:	f7ff fca4 	bl	8005ea6 <LL_RCC_HSE_Enable>
 800655e:	e003      	b.n	8006568 <HAL_RCC_OscConfig+0x220>
 8006560:	f7ff fcaf 	bl	8005ec2 <LL_RCC_HSE_Disable>
 8006564:	f7ff fc80 	bl	8005e68 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d012      	beq.n	8006596 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006570:	f7fc f8d8 	bl	8002724 <HAL_GetTick>
 8006574:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006576:	e008      	b.n	800658a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006578:	f7fc f8d4 	bl	8002724 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	2b64      	cmp	r3, #100	@ 0x64
 8006584:	d901      	bls.n	800658a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e257      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800658a:	f7ff fca8 	bl	8005ede <LL_RCC_HSE_IsReady>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d0f1      	beq.n	8006578 <HAL_RCC_OscConfig+0x230>
 8006594:	e011      	b.n	80065ba <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006596:	f7fc f8c5 	bl	8002724 <HAL_GetTick>
 800659a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800659c:	e008      	b.n	80065b0 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800659e:	f7fc f8c1 	bl	8002724 <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	2b64      	cmp	r3, #100	@ 0x64
 80065aa:	d901      	bls.n	80065b0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e244      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80065b0:	f7ff fc95 	bl	8005ede <LL_RCC_HSE_IsReady>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1f1      	bne.n	800659e <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d046      	beq.n	8006654 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	2b04      	cmp	r3, #4
 80065ca:	d005      	beq.n	80065d8 <HAL_RCC_OscConfig+0x290>
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	2b0c      	cmp	r3, #12
 80065d0:	d10e      	bne.n	80065f0 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d10b      	bne.n	80065f0 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e22a      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7ff fcb6 	bl	8005f5a <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80065ee:	e031      	b.n	8006654 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d019      	beq.n	800662c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065f8:	f7ff fc82 	bl	8005f00 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065fc:	f7fc f892 	bl	8002724 <HAL_GetTick>
 8006600:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006602:	e008      	b.n	8006616 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006604:	f7fc f88e 	bl	8002724 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e211      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006616:	f7ff fc8f 	bl	8005f38 <LL_RCC_HSI_IsReady>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d0f1      	beq.n	8006604 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	4618      	mov	r0, r3
 8006626:	f7ff fc98 	bl	8005f5a <LL_RCC_HSI_SetCalibTrimming>
 800662a:	e013      	b.n	8006654 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800662c:	f7ff fc76 	bl	8005f1c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006630:	f7fc f878 	bl	8002724 <HAL_GetTick>
 8006634:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006636:	e008      	b.n	800664a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006638:	f7fc f874 	bl	8002724 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	2b02      	cmp	r3, #2
 8006644:	d901      	bls.n	800664a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e1f7      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800664a:	f7ff fc75 	bl	8005f38 <LL_RCC_HSI_IsReady>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d1f1      	bne.n	8006638 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0308 	and.w	r3, r3, #8
 800665c:	2b00      	cmp	r3, #0
 800665e:	d06e      	beq.n	800673e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d056      	beq.n	8006716 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8006668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800666c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006670:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	69da      	ldr	r2, [r3, #28]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f003 0310 	and.w	r3, r3, #16
 800667c:	429a      	cmp	r2, r3
 800667e:	d031      	beq.n	80066e4 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d006      	beq.n	8006698 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e1d0      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d013      	beq.n	80066ca <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80066a2:	f7ff fc8f 	bl	8005fc4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066a6:	f7fc f83d 	bl	8002724 <HAL_GetTick>
 80066aa:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80066ac:	e008      	b.n	80066c0 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066ae:	f7fc f839 	bl	8002724 <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	2b11      	cmp	r3, #17
 80066ba:	d901      	bls.n	80066c0 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e1bc      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80066c0:	f7ff fc90 	bl	8005fe4 <LL_RCC_LSI_IsReady>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1f1      	bne.n	80066ae <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80066ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066d2:	f023 0210 	bic.w	r2, r3, #16
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80066de:	4313      	orrs	r3, r2
 80066e0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066e4:	f7ff fc5e 	bl	8005fa4 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066e8:	f7fc f81c 	bl	8002724 <HAL_GetTick>
 80066ec:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80066ee:	e00c      	b.n	800670a <HAL_RCC_OscConfig+0x3c2>
 80066f0:	20000014 	.word	0x20000014
 80066f4:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066f8:	f7fc f814 	bl	8002724 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b11      	cmp	r3, #17
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e197      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800670a:	f7ff fc6b 	bl	8005fe4 <LL_RCC_LSI_IsReady>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d0f1      	beq.n	80066f8 <HAL_RCC_OscConfig+0x3b0>
 8006714:	e013      	b.n	800673e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006716:	f7ff fc55 	bl	8005fc4 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800671a:	f7fc f803 	bl	8002724 <HAL_GetTick>
 800671e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006720:	e008      	b.n	8006734 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006722:	f7fb ffff 	bl	8002724 <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	2b11      	cmp	r3, #17
 800672e:	d901      	bls.n	8006734 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e182      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006734:	f7ff fc56 	bl	8005fe4 <LL_RCC_LSI_IsReady>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1f1      	bne.n	8006722 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0304 	and.w	r3, r3, #4
 8006746:	2b00      	cmp	r3, #0
 8006748:	f000 80d8 	beq.w	80068fc <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800674c:	f7ff fb6c 	bl	8005e28 <LL_PWR_IsEnabledBkUpAccess>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d113      	bne.n	800677e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006756:	f7ff faab 	bl	8005cb0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800675a:	f7fb ffe3 	bl	8002724 <HAL_GetTick>
 800675e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006760:	e008      	b.n	8006774 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006762:	f7fb ffdf 	bl	8002724 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	2b02      	cmp	r3, #2
 800676e:	d901      	bls.n	8006774 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e162      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006774:	f7ff fb58 	bl	8005e28 <LL_PWR_IsEnabledBkUpAccess>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d0f1      	beq.n	8006762 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d07b      	beq.n	800687e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	2b85      	cmp	r3, #133	@ 0x85
 800678c:	d003      	beq.n	8006796 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	2b05      	cmp	r3, #5
 8006794:	d109      	bne.n	80067aa <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006796:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800679a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800679e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067a2:	f043 0304 	orr.w	r3, r3, #4
 80067a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067aa:	f7fb ffbb 	bl	8002724 <HAL_GetTick>
 80067ae:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80067b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067bc:	f043 0301 	orr.w	r3, r3, #1
 80067c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80067c4:	e00a      	b.n	80067dc <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067c6:	f7fb ffad 	bl	8002724 <HAL_GetTick>
 80067ca:	4602      	mov	r2, r0
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d901      	bls.n	80067dc <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80067d8:	2303      	movs	r3, #3
 80067da:	e12e      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 80067dc:	f7ff fbd1 	bl	8005f82 <LL_RCC_LSE_IsReady>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d0ef      	beq.n	80067c6 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	2b81      	cmp	r3, #129	@ 0x81
 80067ec:	d003      	beq.n	80067f6 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	2b85      	cmp	r3, #133	@ 0x85
 80067f4:	d121      	bne.n	800683a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067f6:	f7fb ff95 	bl	8002724 <HAL_GetTick>
 80067fa:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80067fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006804:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006808:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800680c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006810:	e00a      	b.n	8006828 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006812:	f7fb ff87 	bl	8002724 <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006820:	4293      	cmp	r3, r2
 8006822:	d901      	bls.n	8006828 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e108      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800682c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006834:	2b00      	cmp	r3, #0
 8006836:	d0ec      	beq.n	8006812 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006838:	e060      	b.n	80068fc <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800683a:	f7fb ff73 	bl	8002724 <HAL_GetTick>
 800683e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006840:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006848:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800684c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006854:	e00a      	b.n	800686c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006856:	f7fb ff65 	bl	8002724 <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006864:	4293      	cmp	r3, r2
 8006866:	d901      	bls.n	800686c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e0e6      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800686c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006870:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006874:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1ec      	bne.n	8006856 <HAL_RCC_OscConfig+0x50e>
 800687c:	e03e      	b.n	80068fc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800687e:	f7fb ff51 	bl	8002724 <HAL_GetTick>
 8006882:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800688c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006890:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006894:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006898:	e00a      	b.n	80068b0 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800689a:	f7fb ff43 	bl	8002724 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d901      	bls.n	80068b0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e0c4      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80068b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1ec      	bne.n	800689a <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068c0:	f7fb ff30 	bl	8002724 <HAL_GetTick>
 80068c4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80068c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068d2:	f023 0301 	bic.w	r3, r3, #1
 80068d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80068da:	e00a      	b.n	80068f2 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068dc:	f7fb ff22 	bl	8002724 <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e0a3      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80068f2:	f7ff fb46 	bl	8005f82 <LL_RCC_LSE_IsReady>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1ef      	bne.n	80068dc <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 8099 	beq.w	8006a38 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	2b0c      	cmp	r3, #12
 800690a:	d06c      	beq.n	80069e6 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006910:	2b02      	cmp	r3, #2
 8006912:	d14b      	bne.n	80069ac <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006914:	f7ff fc87 	bl	8006226 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006918:	f7fb ff04 	bl	8002724 <HAL_GetTick>
 800691c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800691e:	e008      	b.n	8006932 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006920:	f7fb ff00 	bl	8002724 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b0a      	cmp	r3, #10
 800692c:	d901      	bls.n	8006932 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e083      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006932:	f7ff fc86 	bl	8006242 <LL_RCC_PLL_IsReady>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1f1      	bne.n	8006920 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800693c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006940:	68da      	ldr	r2, [r3, #12]
 8006942:	4b40      	ldr	r3, [pc, #256]	@ (8006a44 <HAL_RCC_OscConfig+0x6fc>)
 8006944:	4013      	ands	r3, r2
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800694e:	4311      	orrs	r1, r2
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006954:	0212      	lsls	r2, r2, #8
 8006956:	4311      	orrs	r1, r2
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800695c:	4311      	orrs	r1, r2
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006962:	4311      	orrs	r1, r2
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006968:	430a      	orrs	r2, r1
 800696a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800696e:	4313      	orrs	r3, r2
 8006970:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006972:	f7ff fc4a 	bl	800620a <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006976:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006984:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006986:	f7fb fecd 	bl	8002724 <HAL_GetTick>
 800698a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800698c:	e008      	b.n	80069a0 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800698e:	f7fb fec9 	bl	8002724 <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	2b0a      	cmp	r3, #10
 800699a:	d901      	bls.n	80069a0 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e04c      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80069a0:	f7ff fc4f 	bl	8006242 <LL_RCC_PLL_IsReady>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0f1      	beq.n	800698e <HAL_RCC_OscConfig+0x646>
 80069aa:	e045      	b.n	8006a38 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069ac:	f7ff fc3b 	bl	8006226 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069b0:	f7fb feb8 	bl	8002724 <HAL_GetTick>
 80069b4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80069b6:	e008      	b.n	80069ca <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069b8:	f7fb feb4 	bl	8002724 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b0a      	cmp	r3, #10
 80069c4:	d901      	bls.n	80069ca <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e037      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80069ca:	f7ff fc3a 	bl	8006242 <LL_RCC_PLL_IsReady>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1f1      	bne.n	80069b8 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80069d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069d8:	68da      	ldr	r2, [r3, #12]
 80069da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80069de:	4b1a      	ldr	r3, [pc, #104]	@ (8006a48 <HAL_RCC_OscConfig+0x700>)
 80069e0:	4013      	ands	r3, r2
 80069e2:	60cb      	str	r3, [r1, #12]
 80069e4:	e028      	b.n	8006a38 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d101      	bne.n	80069f2 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e023      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80069f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	f003 0203 	and.w	r2, r3, #3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d115      	bne.n	8006a34 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d10e      	bne.n	8006a34 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a20:	021b      	lsls	r3, r3, #8
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d106      	bne.n	8006a34 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d001      	beq.n	8006a38 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e000      	b.n	8006a3a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3720      	adds	r7, #32
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	11c1808c 	.word	0x11c1808c
 8006a48:	eefefffc 	.word	0xeefefffc

08006a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d101      	bne.n	8006a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e10f      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a60:	4b89      	ldr	r3, [pc, #548]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d91b      	bls.n	8006aa6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a6e:	4b86      	ldr	r3, [pc, #536]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f023 0207 	bic.w	r2, r3, #7
 8006a76:	4984      	ldr	r1, [pc, #528]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a7e:	f7fb fe51 	bl	8002724 <HAL_GetTick>
 8006a82:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a84:	e008      	b.n	8006a98 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006a86:	f7fb fe4d 	bl	8002724 <HAL_GetTick>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	2b02      	cmp	r3, #2
 8006a92:	d901      	bls.n	8006a98 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006a94:	2303      	movs	r3, #3
 8006a96:	e0f3      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a98:	4b7b      	ldr	r3, [pc, #492]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0307 	and.w	r3, r3, #7
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d1ef      	bne.n	8006a86 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d016      	beq.n	8006ae0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7ff fb2a 	bl	8006110 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006abc:	f7fb fe32 	bl	8002724 <HAL_GetTick>
 8006ac0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006ac2:	e008      	b.n	8006ad6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006ac4:	f7fb fe2e 	bl	8002724 <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d901      	bls.n	8006ad6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006ad2:	2303      	movs	r3, #3
 8006ad4:	e0d4      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006ad6:	f7ff fbf2 	bl	80062be <LL_RCC_IsActiveFlag_HPRE>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d0f1      	beq.n	8006ac4 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d016      	beq.n	8006b1a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	695b      	ldr	r3, [r3, #20]
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7ff fb20 	bl	8006136 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006af6:	f7fb fe15 	bl	8002724 <HAL_GetTick>
 8006afa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006afc:	e008      	b.n	8006b10 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006afe:	f7fb fe11 	bl	8002724 <HAL_GetTick>
 8006b02:	4602      	mov	r2, r0
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d901      	bls.n	8006b10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	e0b7      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006b10:	f7ff fbe6 	bl	80062e0 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d0f1      	beq.n	8006afe <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0304 	and.w	r3, r3, #4
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d016      	beq.n	8006b54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7ff fb19 	bl	8006162 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b30:	f7fb fdf8 	bl	8002724 <HAL_GetTick>
 8006b34:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006b36:	e008      	b.n	8006b4a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b38:	f7fb fdf4 	bl	8002724 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d901      	bls.n	8006b4a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e09a      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006b4a:	f7ff fbdb 	bl	8006304 <LL_RCC_IsActiveFlag_PPRE1>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d0f1      	beq.n	8006b38 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f003 0308 	and.w	r3, r3, #8
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d017      	beq.n	8006b90 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	00db      	lsls	r3, r3, #3
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7ff fb0e 	bl	8006188 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b6c:	f7fb fdda 	bl	8002724 <HAL_GetTick>
 8006b70:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006b72:	e008      	b.n	8006b86 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b74:	f7fb fdd6 	bl	8002724 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d901      	bls.n	8006b86 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e07c      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006b86:	f7ff fbce 	bl	8006326 <LL_RCC_IsActiveFlag_PPRE2>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d0f1      	beq.n	8006b74 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0301 	and.w	r3, r3, #1
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d043      	beq.n	8006c24 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	2b02      	cmp	r3, #2
 8006ba2:	d106      	bne.n	8006bb2 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006ba4:	f7ff f99b 	bl	8005ede <LL_RCC_HSE_IsReady>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d11e      	bne.n	8006bec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e066      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	2b03      	cmp	r3, #3
 8006bb8:	d106      	bne.n	8006bc8 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006bba:	f7ff fb42 	bl	8006242 <LL_RCC_PLL_IsReady>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d113      	bne.n	8006bec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e05b      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d106      	bne.n	8006bde <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006bd0:	f7ff fa35 	bl	800603e <LL_RCC_MSI_IsReady>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d108      	bne.n	8006bec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e050      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006bde:	f7ff f9ab 	bl	8005f38 <LL_RCC_HSI_IsReady>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e049      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7ff fa6f 	bl	80060d4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bf6:	f7fb fd95 	bl	8002724 <HAL_GetTick>
 8006bfa:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bfc:	e00a      	b.n	8006c14 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bfe:	f7fb fd91 	bl	8002724 <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d901      	bls.n	8006c14 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e035      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c14:	f7ff fa71 	bl	80060fa <LL_RCC_GetSysClkSource>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d1ec      	bne.n	8006bfe <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c24:	4b18      	ldr	r3, [pc, #96]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f003 0307 	and.w	r3, r3, #7
 8006c2c:	683a      	ldr	r2, [r7, #0]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d21b      	bcs.n	8006c6a <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c32:	4b15      	ldr	r3, [pc, #84]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f023 0207 	bic.w	r2, r3, #7
 8006c3a:	4913      	ldr	r1, [pc, #76]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c42:	f7fb fd6f 	bl	8002724 <HAL_GetTick>
 8006c46:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c48:	e008      	b.n	8006c5c <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c4a:	f7fb fd6b 	bl	8002724 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d901      	bls.n	8006c5c <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e011      	b.n	8006c80 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c88 <HAL_RCC_ClockConfig+0x23c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0307 	and.w	r3, r3, #7
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d1ef      	bne.n	8006c4a <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006c6a:	f000 f8b3 	bl	8006dd4 <HAL_RCC_GetHCLKFreq>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	4a06      	ldr	r2, [pc, #24]	@ (8006c8c <HAL_RCC_ClockConfig+0x240>)
 8006c72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8006c74:	4b06      	ldr	r3, [pc, #24]	@ (8006c90 <HAL_RCC_ClockConfig+0x244>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7fb fd49 	bl	8002710 <HAL_InitTick>
 8006c7e:	4603      	mov	r3, r0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	58004000 	.word	0x58004000
 8006c8c:	20000014 	.word	0x20000014
 8006c90:	20000018 	.word	0x20000018

08006c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c94:	b590      	push	{r4, r7, lr}
 8006c96:	b087      	sub	sp, #28
 8006c98:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ca2:	f7ff fa2a 	bl	80060fa <LL_RCC_GetSysClkSource>
 8006ca6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ca8:	f7ff fafe 	bl	80062a8 <LL_RCC_PLL_GetMainSource>
 8006cac:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d005      	beq.n	8006cc0 <HAL_RCC_GetSysClockFreq+0x2c>
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	2b0c      	cmp	r3, #12
 8006cb8:	d139      	bne.n	8006d2e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d136      	bne.n	8006d2e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006cc0:	f7ff f9cd 	bl	800605e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d115      	bne.n	8006cf6 <HAL_RCC_GetSysClockFreq+0x62>
 8006cca:	f7ff f9c8 	bl	800605e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d106      	bne.n	8006ce2 <HAL_RCC_GetSysClockFreq+0x4e>
 8006cd4:	f7ff f9d3 	bl	800607e <LL_RCC_MSI_GetRange>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	0a1b      	lsrs	r3, r3, #8
 8006cdc:	f003 030f 	and.w	r3, r3, #15
 8006ce0:	e005      	b.n	8006cee <HAL_RCC_GetSysClockFreq+0x5a>
 8006ce2:	f7ff f9d7 	bl	8006094 <LL_RCC_MSI_GetRangeAfterStandby>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	0a1b      	lsrs	r3, r3, #8
 8006cea:	f003 030f 	and.w	r3, r3, #15
 8006cee:	4a36      	ldr	r2, [pc, #216]	@ (8006dc8 <HAL_RCC_GetSysClockFreq+0x134>)
 8006cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cf4:	e014      	b.n	8006d20 <HAL_RCC_GetSysClockFreq+0x8c>
 8006cf6:	f7ff f9b2 	bl	800605e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d106      	bne.n	8006d0e <HAL_RCC_GetSysClockFreq+0x7a>
 8006d00:	f7ff f9bd 	bl	800607e <LL_RCC_MSI_GetRange>
 8006d04:	4603      	mov	r3, r0
 8006d06:	091b      	lsrs	r3, r3, #4
 8006d08:	f003 030f 	and.w	r3, r3, #15
 8006d0c:	e005      	b.n	8006d1a <HAL_RCC_GetSysClockFreq+0x86>
 8006d0e:	f7ff f9c1 	bl	8006094 <LL_RCC_MSI_GetRangeAfterStandby>
 8006d12:	4603      	mov	r3, r0
 8006d14:	091b      	lsrs	r3, r3, #4
 8006d16:	f003 030f 	and.w	r3, r3, #15
 8006d1a:	4a2b      	ldr	r2, [pc, #172]	@ (8006dc8 <HAL_RCC_GetSysClockFreq+0x134>)
 8006d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d20:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d115      	bne.n	8006d54 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006d2c:	e012      	b.n	8006d54 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b04      	cmp	r3, #4
 8006d32:	d102      	bne.n	8006d3a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d34:	4b25      	ldr	r3, [pc, #148]	@ (8006dcc <HAL_RCC_GetSysClockFreq+0x138>)
 8006d36:	617b      	str	r3, [r7, #20]
 8006d38:	e00c      	b.n	8006d54 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d109      	bne.n	8006d54 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006d40:	f7ff f8a0 	bl	8005e84 <LL_RCC_HSE_IsEnabledDiv2>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d102      	bne.n	8006d50 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006d4a:	4b20      	ldr	r3, [pc, #128]	@ (8006dcc <HAL_RCC_GetSysClockFreq+0x138>)
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	e001      	b.n	8006d54 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006d50:	4b1f      	ldr	r3, [pc, #124]	@ (8006dd0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006d52:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d54:	f7ff f9d1 	bl	80060fa <LL_RCC_GetSysClkSource>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b0c      	cmp	r3, #12
 8006d5c:	d12f      	bne.n	8006dbe <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006d5e:	f7ff faa3 	bl	80062a8 <LL_RCC_PLL_GetMainSource>
 8006d62:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d003      	beq.n	8006d72 <HAL_RCC_GetSysClockFreq+0xde>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b03      	cmp	r3, #3
 8006d6e:	d003      	beq.n	8006d78 <HAL_RCC_GetSysClockFreq+0xe4>
 8006d70:	e00d      	b.n	8006d8e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006d72:	4b16      	ldr	r3, [pc, #88]	@ (8006dcc <HAL_RCC_GetSysClockFreq+0x138>)
 8006d74:	60fb      	str	r3, [r7, #12]
        break;
 8006d76:	e00d      	b.n	8006d94 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006d78:	f7ff f884 	bl	8005e84 <LL_RCC_HSE_IsEnabledDiv2>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d102      	bne.n	8006d88 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006d82:	4b12      	ldr	r3, [pc, #72]	@ (8006dcc <HAL_RCC_GetSysClockFreq+0x138>)
 8006d84:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006d86:	e005      	b.n	8006d94 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006d88:	4b11      	ldr	r3, [pc, #68]	@ (8006dd0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006d8a:	60fb      	str	r3, [r7, #12]
        break;
 8006d8c:	e002      	b.n	8006d94 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	60fb      	str	r3, [r7, #12]
        break;
 8006d92:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d94:	f7ff fa66 	bl	8006264 <LL_RCC_PLL_GetN>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	fb03 f402 	mul.w	r4, r3, r2
 8006da0:	f7ff fa77 	bl	8006292 <LL_RCC_PLL_GetDivider>
 8006da4:	4603      	mov	r3, r0
 8006da6:	091b      	lsrs	r3, r3, #4
 8006da8:	3301      	adds	r3, #1
 8006daa:	fbb4 f4f3 	udiv	r4, r4, r3
 8006dae:	f7ff fa65 	bl	800627c <LL_RCC_PLL_GetR>
 8006db2:	4603      	mov	r3, r0
 8006db4:	0f5b      	lsrs	r3, r3, #29
 8006db6:	3301      	adds	r3, #1
 8006db8:	fbb4 f3f3 	udiv	r3, r4, r3
 8006dbc:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006dbe:	697b      	ldr	r3, [r7, #20]
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	371c      	adds	r7, #28
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd90      	pop	{r4, r7, pc}
 8006dc8:	080215b0 	.word	0x080215b0
 8006dcc:	00f42400 	.word	0x00f42400
 8006dd0:	01e84800 	.word	0x01e84800

08006dd4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dd4:	b598      	push	{r3, r4, r7, lr}
 8006dd6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006dd8:	f7ff ff5c 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 8006ddc:	4604      	mov	r4, r0
 8006dde:	f7ff f9e6 	bl	80061ae <LL_RCC_GetAHBPrescaler>
 8006de2:	4603      	mov	r3, r0
 8006de4:	091b      	lsrs	r3, r3, #4
 8006de6:	f003 030f 	and.w	r3, r3, #15
 8006dea:	4a03      	ldr	r2, [pc, #12]	@ (8006df8 <HAL_RCC_GetHCLKFreq+0x24>)
 8006dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006df0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	bd98      	pop	{r3, r4, r7, pc}
 8006df8:	08021550 	.word	0x08021550

08006dfc <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dfc:	b598      	push	{r3, r4, r7, lr}
 8006dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006e00:	f7ff ffe8 	bl	8006dd4 <HAL_RCC_GetHCLKFreq>
 8006e04:	4604      	mov	r4, r0
 8006e06:	f7ff f9ea 	bl	80061de <LL_RCC_GetAPB1Prescaler>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	0a1b      	lsrs	r3, r3, #8
 8006e0e:	4a03      	ldr	r2, [pc, #12]	@ (8006e1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e14:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	bd98      	pop	{r3, r4, r7, pc}
 8006e1c:	08021590 	.word	0x08021590

08006e20 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e20:	b598      	push	{r3, r4, r7, lr}
 8006e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006e24:	f7ff ffd6 	bl	8006dd4 <HAL_RCC_GetHCLKFreq>
 8006e28:	4604      	mov	r4, r0
 8006e2a:	f7ff f9e3 	bl	80061f4 <LL_RCC_GetAPB2Prescaler>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	0adb      	lsrs	r3, r3, #11
 8006e32:	4a03      	ldr	r2, [pc, #12]	@ (8006e40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e38:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	bd98      	pop	{r3, r4, r7, pc}
 8006e40:	08021590 	.word	0x08021590

08006e44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006e44:	b590      	push	{r4, r7, lr}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	091b      	lsrs	r3, r3, #4
 8006e50:	f003 030f 	and.w	r3, r3, #15
 8006e54:	4a10      	ldr	r2, [pc, #64]	@ (8006e98 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e5a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006e5c:	f7ff f9b2 	bl	80061c4 <LL_RCC_GetAHB3Prescaler>
 8006e60:	4603      	mov	r3, r0
 8006e62:	091b      	lsrs	r3, r3, #4
 8006e64:	f003 030f 	and.w	r3, r3, #15
 8006e68:	4a0c      	ldr	r2, [pc, #48]	@ (8006e9c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e74:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	4a09      	ldr	r2, [pc, #36]	@ (8006ea0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e7e:	0c9c      	lsrs	r4, r3, #18
 8006e80:	f7fe ff58 	bl	8005d34 <HAL_PWREx_GetVoltageRange>
 8006e84:	4603      	mov	r3, r0
 8006e86:	4619      	mov	r1, r3
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f000 f80b 	bl	8006ea4 <RCC_SetFlashLatency>
 8006e8e:	4603      	mov	r3, r0
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3714      	adds	r7, #20
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd90      	pop	{r4, r7, pc}
 8006e98:	080215b0 	.word	0x080215b0
 8006e9c:	08021550 	.word	0x08021550
 8006ea0:	431bde83 	.word	0x431bde83

08006ea4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08e      	sub	sp, #56	@ 0x38
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006eae:	4a3a      	ldr	r2, [pc, #232]	@ (8006f98 <RCC_SetFlashLatency+0xf4>)
 8006eb0:	f107 0320 	add.w	r3, r7, #32
 8006eb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006eb8:	6018      	str	r0, [r3, #0]
 8006eba:	3304      	adds	r3, #4
 8006ebc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006ebe:	4a37      	ldr	r2, [pc, #220]	@ (8006f9c <RCC_SetFlashLatency+0xf8>)
 8006ec0:	f107 0318 	add.w	r3, r7, #24
 8006ec4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ec8:	6018      	str	r0, [r3, #0]
 8006eca:	3304      	adds	r3, #4
 8006ecc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006ece:	4a34      	ldr	r2, [pc, #208]	@ (8006fa0 <RCC_SetFlashLatency+0xfc>)
 8006ed0:	f107 030c 	add.w	r3, r7, #12
 8006ed4:	ca07      	ldmia	r2, {r0, r1, r2}
 8006ed6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006eda:	2300      	movs	r3, #0
 8006edc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ee4:	d11b      	bne.n	8006f1e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006eea:	e014      	b.n	8006f16 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eee:	005b      	lsls	r3, r3, #1
 8006ef0:	3338      	adds	r3, #56	@ 0x38
 8006ef2:	443b      	add	r3, r7
 8006ef4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006ef8:	461a      	mov	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d807      	bhi.n	8006f10 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	3338      	adds	r3, #56	@ 0x38
 8006f06:	443b      	add	r3, r7
 8006f08:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006f0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f0e:	e021      	b.n	8006f54 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f12:	3301      	adds	r3, #1
 8006f14:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d9e7      	bls.n	8006eec <RCC_SetFlashLatency+0x48>
 8006f1c:	e01a      	b.n	8006f54 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006f1e:	2300      	movs	r3, #0
 8006f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f22:	e014      	b.n	8006f4e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f26:	005b      	lsls	r3, r3, #1
 8006f28:	3338      	adds	r3, #56	@ 0x38
 8006f2a:	443b      	add	r3, r7
 8006f2c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006f30:	461a      	mov	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d807      	bhi.n	8006f48 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	3338      	adds	r3, #56	@ 0x38
 8006f3e:	443b      	add	r3, r7
 8006f40:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006f44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f46:	e005      	b.n	8006f54 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d9e7      	bls.n	8006f24 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006f54:	4b13      	ldr	r3, [pc, #76]	@ (8006fa4 <RCC_SetFlashLatency+0x100>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f023 0207 	bic.w	r2, r3, #7
 8006f5c:	4911      	ldr	r1, [pc, #68]	@ (8006fa4 <RCC_SetFlashLatency+0x100>)
 8006f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f60:	4313      	orrs	r3, r2
 8006f62:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006f64:	f7fb fbde 	bl	8002724 <HAL_GetTick>
 8006f68:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006f6a:	e008      	b.n	8006f7e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006f6c:	f7fb fbda 	bl	8002724 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d901      	bls.n	8006f7e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e007      	b.n	8006f8e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006f7e:	4b09      	ldr	r3, [pc, #36]	@ (8006fa4 <RCC_SetFlashLatency+0x100>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0307 	and.w	r3, r3, #7
 8006f86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d1ef      	bne.n	8006f6c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3738      	adds	r7, #56	@ 0x38
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	08020948 	.word	0x08020948
 8006f9c:	08020950 	.word	0x08020950
 8006fa0:	08020958 	.word	0x08020958
 8006fa4:	58004000 	.word	0x58004000

08006fa8 <LL_RCC_LSE_IsReady>:
{
 8006fa8:	b480      	push	{r7}
 8006faa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006fac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fb4:	f003 0302 	and.w	r3, r3, #2
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d101      	bne.n	8006fc0 <LL_RCC_LSE_IsReady+0x18>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e000      	b.n	8006fc2 <LL_RCC_LSE_IsReady+0x1a>
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bc80      	pop	{r7}
 8006fc8:	4770      	bx	lr

08006fca <LL_RCC_SetUSARTClockSource>:
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	0c1b      	lsrs	r3, r3, #16
 8006fde:	43db      	mvns	r3, r3
 8006fe0:	401a      	ands	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fea:	4313      	orrs	r3, r2
 8006fec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ff0:	bf00      	nop
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bc80      	pop	{r7}
 8006ff8:	4770      	bx	lr

08006ffa <LL_RCC_SetI2SClockSource>:
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8007002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800700e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4313      	orrs	r3, r2
 8007016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800701a:	bf00      	nop
 800701c:	370c      	adds	r7, #12
 800701e:	46bd      	mov	sp, r7
 8007020:	bc80      	pop	{r7}
 8007022:	4770      	bx	lr

08007024 <LL_RCC_SetLPUARTClockSource>:
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800702c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007034:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007038:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4313      	orrs	r3, r2
 8007040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr

0800704e <LL_RCC_SetI2CClockSource>:
{
 800704e:	b480      	push	{r7}
 8007050:	b083      	sub	sp, #12
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007056:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800705a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	091b      	lsrs	r3, r3, #4
 8007062:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007066:	43db      	mvns	r3, r3
 8007068:	401a      	ands	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	011b      	lsls	r3, r3, #4
 800706e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007072:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007076:	4313      	orrs	r3, r2
 8007078:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800707c:	bf00      	nop
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	bc80      	pop	{r7}
 8007084:	4770      	bx	lr

08007086 <LL_RCC_SetLPTIMClockSource>:
{
 8007086:	b480      	push	{r7}
 8007088:	b083      	sub	sp, #12
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800708e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007092:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	0c1b      	lsrs	r3, r3, #16
 800709a:	041b      	lsls	r3, r3, #16
 800709c:	43db      	mvns	r3, r3
 800709e:	401a      	ands	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	041b      	lsls	r3, r3, #16
 80070a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070a8:	4313      	orrs	r3, r2
 80070aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80070ae:	bf00      	nop
 80070b0:	370c      	adds	r7, #12
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bc80      	pop	{r7}
 80070b6:	4770      	bx	lr

080070b8 <LL_RCC_SetRNGClockSource>:
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80070c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070c8:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80070cc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	bc80      	pop	{r7}
 80070e0:	4770      	bx	lr

080070e2 <LL_RCC_SetADCClockSource>:
{
 80070e2:	b480      	push	{r7}
 80070e4:	b083      	sub	sp, #12
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80070ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80070f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007102:	bf00      	nop
 8007104:	370c      	adds	r7, #12
 8007106:	46bd      	mov	sp, r7
 8007108:	bc80      	pop	{r7}
 800710a:	4770      	bx	lr

0800710c <LL_RCC_SetRTCClockSource>:
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800711c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007120:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4313      	orrs	r3, r2
 8007128:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800712c:	bf00      	nop
 800712e:	370c      	adds	r7, #12
 8007130:	46bd      	mov	sp, r7
 8007132:	bc80      	pop	{r7}
 8007134:	4770      	bx	lr

08007136 <LL_RCC_GetRTCClockSource>:
{
 8007136:	b480      	push	{r7}
 8007138:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800713a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800713e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007142:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8007146:	4618      	mov	r0, r3
 8007148:	46bd      	mov	sp, r7
 800714a:	bc80      	pop	{r7}
 800714c:	4770      	bx	lr

0800714e <LL_RCC_ForceBackupDomainReset>:
{
 800714e:	b480      	push	{r7}
 8007150:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800715a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800715e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007162:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007166:	bf00      	nop
 8007168:	46bd      	mov	sp, r7
 800716a:	bc80      	pop	{r7}
 800716c:	4770      	bx	lr

0800716e <LL_RCC_ReleaseBackupDomainReset>:
{
 800716e:	b480      	push	{r7}
 8007170:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800717a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800717e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007182:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007186:	bf00      	nop
 8007188:	46bd      	mov	sp, r7
 800718a:	bc80      	pop	{r7}
 800718c:	4770      	bx	lr
	...

08007190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b086      	sub	sp, #24
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8007198:	2300      	movs	r3, #0
 800719a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800719c:	2300      	movs	r3, #0
 800719e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80071a0:	2300      	movs	r3, #0
 80071a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d058      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80071b0:	f7fe fd7e 	bl	8005cb0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80071b4:	f7fb fab6 	bl	8002724 <HAL_GetTick>
 80071b8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80071ba:	e009      	b.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071bc:	f7fb fab2 	bl	8002724 <HAL_GetTick>
 80071c0:	4602      	mov	r2, r0
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	1ad3      	subs	r3, r2, r3
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d902      	bls.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	74fb      	strb	r3, [r7, #19]
        break;
 80071ce:	e006      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80071d0:	4b7b      	ldr	r3, [pc, #492]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071dc:	d1ee      	bne.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80071de:	7cfb      	ldrb	r3, [r7, #19]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d13c      	bne.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80071e4:	f7ff ffa7 	bl	8007136 <LL_RCC_GetRTCClockSource>
 80071e8:	4602      	mov	r2, r0
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d00f      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80071f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071fe:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007200:	f7ff ffa5 	bl	800714e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007204:	f7ff ffb3 	bl	800716e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007208:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f003 0302 	and.w	r3, r3, #2
 8007218:	2b00      	cmp	r3, #0
 800721a:	d014      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721c:	f7fb fa82 	bl	8002724 <HAL_GetTick>
 8007220:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8007222:	e00b      	b.n	800723c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007224:	f7fb fa7e 	bl	8002724 <HAL_GetTick>
 8007228:	4602      	mov	r2, r0
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	1ad3      	subs	r3, r2, r3
 800722e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007232:	4293      	cmp	r3, r2
 8007234:	d902      	bls.n	800723c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	74fb      	strb	r3, [r7, #19]
            break;
 800723a:	e004      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800723c:	f7ff feb4 	bl	8006fa8 <LL_RCC_LSE_IsReady>
 8007240:	4603      	mov	r3, r0
 8007242:	2b01      	cmp	r3, #1
 8007244:	d1ee      	bne.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8007246:	7cfb      	ldrb	r3, [r7, #19]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d105      	bne.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007250:	4618      	mov	r0, r3
 8007252:	f7ff ff5b 	bl	800710c <LL_RCC_SetRTCClockSource>
 8007256:	e004      	b.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007258:	7cfb      	ldrb	r3, [r7, #19]
 800725a:	74bb      	strb	r3, [r7, #18]
 800725c:	e001      	b.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800725e:	7cfb      	ldrb	r3, [r7, #19]
 8007260:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b00      	cmp	r3, #0
 800726c:	d004      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	4618      	mov	r0, r3
 8007274:	f7ff fea9 	bl	8006fca <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b00      	cmp	r3, #0
 8007282:	d004      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	4618      	mov	r0, r3
 800728a:	f7ff fe9e 	bl	8006fca <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 0320 	and.w	r3, r3, #32
 8007296:	2b00      	cmp	r3, #0
 8007298:	d004      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	4618      	mov	r0, r3
 80072a0:	f7ff fec0 	bl	8007024 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d004      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a1b      	ldr	r3, [r3, #32]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff fee6 	bl	8007086 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d004      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7ff fedb 	bl	8007086 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d004      	beq.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7ff fed0 	bl	8007086 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d004      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	4618      	mov	r0, r3
 80072f8:	f7ff fea9 	bl	800704e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007304:	2b00      	cmp	r3, #0
 8007306:	d004      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	699b      	ldr	r3, [r3, #24]
 800730c:	4618      	mov	r0, r3
 800730e:	f7ff fe9e 	bl	800704e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800731a:	2b00      	cmp	r3, #0
 800731c:	d004      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	69db      	ldr	r3, [r3, #28]
 8007322:	4618      	mov	r0, r3
 8007324:	f7ff fe93 	bl	800704e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 0310 	and.w	r3, r3, #16
 8007330:	2b00      	cmp	r3, #0
 8007332:	d011      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	4618      	mov	r0, r3
 800733a:	f7ff fe5e 	bl	8006ffa <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007346:	d107      	bne.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007348:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800734c:	68db      	ldr	r3, [r3, #12]
 800734e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007352:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007356:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007360:	2b00      	cmp	r3, #0
 8007362:	d010      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff fea5 	bl	80070b8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007372:	2b00      	cmp	r3, #0
 8007374:	d107      	bne.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007380:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007384:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d011      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007396:	4618      	mov	r0, r3
 8007398:	f7ff fea3 	bl	80070e2 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073a4:	d107      	bne.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80073a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80073b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073b4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80073b6:	7cbb      	ldrb	r3, [r7, #18]
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3718      	adds	r7, #24
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	58000400 	.word	0x58000400

080073c4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d07b      	beq.n	80074ce <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d106      	bne.n	80073f0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7fa fe00 	bl	8001ff0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80073f8:	4b37      	ldr	r3, [pc, #220]	@ (80074d8 <HAL_RTC_Init+0x114>)
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b10      	cmp	r3, #16
 8007402:	d05b      	beq.n	80074bc <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 8007404:	4b34      	ldr	r3, [pc, #208]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800740c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007410:	d051      	beq.n	80074b6 <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007412:	4b31      	ldr	r3, [pc, #196]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007414:	22ca      	movs	r2, #202	@ 0xca
 8007416:	625a      	str	r2, [r3, #36]	@ 0x24
 8007418:	4b2f      	ldr	r3, [pc, #188]	@ (80074d8 <HAL_RTC_Init+0x114>)
 800741a:	2253      	movs	r2, #83	@ 0x53
 800741c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 fa14 	bl	800784c <RTC_EnterInitMode>
 8007424:	4603      	mov	r3, r0
 8007426:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 8007428:	7bfb      	ldrb	r3, [r7, #15]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d13f      	bne.n	80074ae <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800742e:	4b2a      	ldr	r3, [pc, #168]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	4a29      	ldr	r2, [pc, #164]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007434:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8007438:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800743c:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800743e:	4b26      	ldr	r3, [pc, #152]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007440:	699a      	ldr	r2, [r3, #24]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6859      	ldr	r1, [r3, #4]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	4319      	orrs	r1, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	699b      	ldr	r3, [r3, #24]
 8007450:	430b      	orrs	r3, r1
 8007452:	4921      	ldr	r1, [pc, #132]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007454:	4313      	orrs	r3, r2
 8007456:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68da      	ldr	r2, [r3, #12]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	041b      	lsls	r3, r3, #16
 8007462:	491d      	ldr	r1, [pc, #116]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007464:	4313      	orrs	r3, r2
 8007466:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8007468:	4b1b      	ldr	r3, [pc, #108]	@ (80074d8 <HAL_RTC_Init+0x114>)
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007478:	430b      	orrs	r3, r1
 800747a:	4917      	ldr	r1, [pc, #92]	@ (80074d8 <HAL_RTC_Init+0x114>)
 800747c:	4313      	orrs	r3, r2
 800747e:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 fa17 	bl	80078b4 <RTC_ExitInitMode>
 8007486:	4603      	mov	r3, r0
 8007488:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 800748a:	7bfb      	ldrb	r3, [r7, #15]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d10e      	bne.n	80074ae <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 8007490:	4b11      	ldr	r3, [pc, #68]	@ (80074d8 <HAL_RTC_Init+0x114>)
 8007492:	699b      	ldr	r3, [r3, #24]
 8007494:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a19      	ldr	r1, [r3, #32]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	69db      	ldr	r3, [r3, #28]
 80074a0:	4319      	orrs	r1, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	430b      	orrs	r3, r1
 80074a8:	490b      	ldr	r1, [pc, #44]	@ (80074d8 <HAL_RTC_Init+0x114>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074ae:	4b0a      	ldr	r3, [pc, #40]	@ (80074d8 <HAL_RTC_Init+0x114>)
 80074b0:	22ff      	movs	r2, #255	@ 0xff
 80074b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80074b4:	e004      	b.n	80074c0 <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	73fb      	strb	r3, [r7, #15]
 80074ba:	e001      	b.n	80074c0 <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80074bc:	2300      	movs	r3, #0
 80074be:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d103      	bne.n	80074ce <HAL_RTC_Init+0x10a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 80074ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3710      	adds	r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	40002800 	.word	0x40002800

080074dc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80074dc:	b590      	push	{r4, r7, lr}
 80074de:	b087      	sub	sp, #28
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80074e8:	2300      	movs	r3, #0
 80074ea:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d101      	bne.n	80074fa <HAL_RTC_SetAlarm_IT+0x1e>
 80074f6:	2302      	movs	r3, #2
 80074f8:	e0f3      	b.n	80076e2 <HAL_RTC_SetAlarm_IT+0x206>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2202      	movs	r2, #2
 8007506:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                                                                                   RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800750a:	4b78      	ldr	r3, [pc, #480]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007512:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800751a:	d06a      	beq.n	80075f2 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d13a      	bne.n	8007598 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007522:	4b72      	ldr	r3, [pc, #456]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800752a:	2b00      	cmp	r3, #0
 800752c:	d102      	bne.n	8007534 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	2200      	movs	r2, #0
 8007532:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if (sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY)
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	695b      	ldr	r3, [r3, #20]
 8007538:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	4618      	mov	r0, r3
 8007542:	f000 f9f5 	bl	8007930 <RTC_ByteToBcd2>
 8007546:	4603      	mov	r3, r0
 8007548:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	785b      	ldrb	r3, [r3, #1]
 800754e:	4618      	mov	r0, r3
 8007550:	f000 f9ee 	bl	8007930 <RTC_ByteToBcd2>
 8007554:	4603      	mov	r3, r0
 8007556:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007558:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	789b      	ldrb	r3, [r3, #2]
 800755e:	4618      	mov	r0, r3
 8007560:	f000 f9e6 	bl	8007930 <RTC_ByteToBcd2>
 8007564:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007566:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	78db      	ldrb	r3, [r3, #3]
 800756e:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007570:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800757a:	4618      	mov	r0, r3
 800757c:	f000 f9d8 	bl	8007930 <RTC_ByteToBcd2>
 8007580:	4603      	mov	r3, r0
 8007582:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007584:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800758c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007592:	4313      	orrs	r3, r2
 8007594:	617b      	str	r3, [r7, #20]
 8007596:	e02c      	b.n	80075f2 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if (sAlarm->AlarmMask != RTC_ALARMMASK_ALL)
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 80075a0:	d00d      	beq.n	80075be <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if (sAlarm->AlarmMask != RTC_ALARMMASK_HOURS)
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80075aa:	d008      	beq.n	80075be <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80075ac:	4b4f      	ldr	r3, [pc, #316]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d102      	bne.n	80075be <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	2200      	movs	r2, #0
 80075bc:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	785b      	ldrb	r3, [r3, #1]
 80075c8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80075ca:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80075d0:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	78db      	ldrb	r3, [r3, #3]
 80075d6:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80075d8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80075e0:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80075e2:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80075e8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80075ee:	4313      	orrs	r3, r2
 80075f0:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075f2:	4b3e      	ldr	r3, [pc, #248]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 80075f4:	22ca      	movs	r2, #202	@ 0xca
 80075f6:	625a      	str	r2, [r3, #36]	@ 0x24
 80075f8:	4b3c      	ldr	r3, [pc, #240]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 80075fa:	2253      	movs	r2, #83	@ 0x53
 80075fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007606:	d12c      	bne.n	8007662 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007608:	4b38      	ldr	r3, [pc, #224]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800760a:	699b      	ldr	r3, [r3, #24]
 800760c:	4a37      	ldr	r2, [pc, #220]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800760e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007612:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007614:	4b35      	ldr	r3, [pc, #212]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007616:	2201      	movs	r2, #1
 8007618:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007620:	d107      	bne.n	8007632 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	699a      	ldr	r2, [r3, #24]
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	4930      	ldr	r1, [pc, #192]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800762c:	4313      	orrs	r3, r2
 800762e:	644b      	str	r3, [r1, #68]	@ 0x44
 8007630:	e006      	b.n	8007640 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007632:	4a2e      	ldr	r2, [pc, #184]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007638:	4a2c      	ldr	r2, [pc, #176]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	699b      	ldr	r3, [r3, #24]
 800763e:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007640:	4a2a      	ldr	r2, [pc, #168]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800764c:	f043 0201 	orr.w	r2, r3, #1
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007654:	4b25      	ldr	r3, [pc, #148]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	4a24      	ldr	r2, [pc, #144]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800765a:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800765e:	6193      	str	r3, [r2, #24]
 8007660:	e02b      	b.n	80076ba <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007662:	4b22      	ldr	r3, [pc, #136]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	4a21      	ldr	r2, [pc, #132]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007668:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 800766c:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800766e:	4b1f      	ldr	r3, [pc, #124]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007670:	2202      	movs	r2, #2
 8007672:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800767a:	d107      	bne.n	800768c <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	699a      	ldr	r2, [r3, #24]
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	69db      	ldr	r3, [r3, #28]
 8007684:	4919      	ldr	r1, [pc, #100]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007686:	4313      	orrs	r3, r2
 8007688:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800768a:	e006      	b.n	800769a <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800768c:	4a17      	ldr	r2, [pc, #92]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8007692:	4a16      	ldr	r2, [pc, #88]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	699b      	ldr	r3, [r3, #24]
 8007698:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800769a:	4a14      	ldr	r2, [pc, #80]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076a6:	f043 0202 	orr.w	r2, r3, #2
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80076ae:	4b0f      	ldr	r3, [pc, #60]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 80076b0:	699b      	ldr	r3, [r3, #24]
 80076b2:	4a0e      	ldr	r2, [pc, #56]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 80076b4:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 80076b8:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80076ba:	4b0d      	ldr	r3, [pc, #52]	@ (80076f0 <HAL_RTC_SetAlarm_IT+0x214>)
 80076bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076c0:	4a0b      	ldr	r2, [pc, #44]	@ (80076f0 <HAL_RTC_SetAlarm_IT+0x214>)
 80076c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076c6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076ca:	4b08      	ldr	r3, [pc, #32]	@ (80076ec <HAL_RTC_SetAlarm_IT+0x210>)
 80076cc:	22ff      	movs	r2, #255	@ 0xff
 80076ce:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	371c      	adds	r7, #28
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd90      	pop	{r4, r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40002800 	.word	0x40002800
 80076f0:	58000800 	.word	0x58000800

080076f4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007704:	2b01      	cmp	r3, #1
 8007706:	d101      	bne.n	800770c <HAL_RTC_DeactivateAlarm+0x18>
 8007708:	2302      	movs	r3, #2
 800770a:	e048      	b.n	800779e <HAL_RTC_DeactivateAlarm+0xaa>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2202      	movs	r2, #2
 8007718:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800771c:	4b22      	ldr	r3, [pc, #136]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800771e:	22ca      	movs	r2, #202	@ 0xca
 8007720:	625a      	str	r2, [r3, #36]	@ 0x24
 8007722:	4b21      	ldr	r3, [pc, #132]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007724:	2253      	movs	r2, #83	@ 0x53
 8007726:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800772e:	d115      	bne.n	800775c <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007730:	4b1d      	ldr	r3, [pc, #116]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007732:	699b      	ldr	r3, [r3, #24]
 8007734:	4a1c      	ldr	r2, [pc, #112]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007736:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800773a:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800773c:	4b1a      	ldr	r3, [pc, #104]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800773e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007740:	4a19      	ldr	r2, [pc, #100]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007742:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007746:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800774c:	f023 0201 	bic.w	r2, r3, #1
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007754:	4b14      	ldr	r3, [pc, #80]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007756:	2201      	movs	r2, #1
 8007758:	65da      	str	r2, [r3, #92]	@ 0x5c
 800775a:	e014      	b.n	8007786 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800775c:	4b12      	ldr	r3, [pc, #72]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800775e:	699b      	ldr	r3, [r3, #24]
 8007760:	4a11      	ldr	r2, [pc, #68]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007762:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007766:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007768:	4b0f      	ldr	r3, [pc, #60]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800776a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800776c:	4a0e      	ldr	r2, [pc, #56]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800776e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007772:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007778:	f023 0202 	bic.w	r2, r3, #2
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007780:	4b09      	ldr	r3, [pc, #36]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007782:	2202      	movs	r2, #2
 8007784:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007786:	4b08      	ldr	r3, [pc, #32]	@ (80077a8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007788:	22ff      	movs	r2, #255	@ 0xff
 800778a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bc80      	pop	{r7}
 80077a6:	4770      	bx	lr
 80077a8:	40002800 	.word	0x40002800

080077ac <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80077b4:	4b11      	ldr	r3, [pc, #68]	@ (80077fc <HAL_RTC_AlarmIRQHandler+0x50>)
 80077b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077bc:	4013      	ands	r3, r2
 80077be:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f003 0301 	and.w	r3, r3, #1
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d005      	beq.n	80077d6 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80077ca:	4b0c      	ldr	r3, [pc, #48]	@ (80077fc <HAL_RTC_AlarmIRQHandler+0x50>)
 80077cc:	2201      	movs	r2, #1
 80077ce:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f7fb fa2a 	bl	8002c2a <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f003 0302 	and.w	r3, r3, #2
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d005      	beq.n	80077ec <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80077e0:	4b06      	ldr	r3, [pc, #24]	@ (80077fc <HAL_RTC_AlarmIRQHandler+0x50>)
 80077e2:	2202      	movs	r2, #2
 80077e4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f94a 	bl	8007a80 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80077f4:	bf00      	nop
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	40002800 	.word	0x40002800

08007800 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007808:	4b0f      	ldr	r3, [pc, #60]	@ (8007848 <HAL_RTC_WaitForSynchro+0x48>)
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	4a0e      	ldr	r2, [pc, #56]	@ (8007848 <HAL_RTC_WaitForSynchro+0x48>)
 800780e:	f023 0320 	bic.w	r3, r3, #32
 8007812:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007814:	f7fa ff86 	bl	8002724 <HAL_GetTick>
 8007818:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800781a:	e009      	b.n	8007830 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800781c:	f7fa ff82 	bl	8002724 <HAL_GetTick>
 8007820:	4602      	mov	r2, r0
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800782a:	d901      	bls.n	8007830 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e006      	b.n	800783e <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007830:	4b05      	ldr	r3, [pc, #20]	@ (8007848 <HAL_RTC_WaitForSynchro+0x48>)
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	f003 0320 	and.w	r3, r3, #32
 8007838:	2b00      	cmp	r3, #0
 800783a:	d0ef      	beq.n	800781c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3710      	adds	r7, #16
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	40002800 	.word	0x40002800

0800784c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007854:	2300      	movs	r3, #0
 8007856:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007858:	4b15      	ldr	r3, [pc, #84]	@ (80078b0 <RTC_EnterInitMode+0x64>)
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007860:	2b00      	cmp	r3, #0
 8007862:	d120      	bne.n	80078a6 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007864:	4b12      	ldr	r3, [pc, #72]	@ (80078b0 <RTC_EnterInitMode+0x64>)
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	4a11      	ldr	r2, [pc, #68]	@ (80078b0 <RTC_EnterInitMode+0x64>)
 800786a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800786e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007870:	f7fa ff58 	bl	8002724 <HAL_GetTick>
 8007874:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007876:	e00d      	b.n	8007894 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007878:	f7fa ff54 	bl	8002724 <HAL_GetTick>
 800787c:	4602      	mov	r2, r0
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	1ad3      	subs	r3, r2, r3
 8007882:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007886:	d905      	bls.n	8007894 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007888:	2303      	movs	r3, #3
 800788a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2203      	movs	r2, #3
 8007890:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007894:	4b06      	ldr	r3, [pc, #24]	@ (80078b0 <RTC_EnterInitMode+0x64>)
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800789c:	2b00      	cmp	r3, #0
 800789e:	d102      	bne.n	80078a6 <RTC_EnterInitMode+0x5a>
 80078a0:	7bfb      	ldrb	r3, [r7, #15]
 80078a2:	2b03      	cmp	r3, #3
 80078a4:	d1e8      	bne.n	8007878 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80078a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3710      	adds	r7, #16
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	40002800 	.word	0x40002800

080078b4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078bc:	2300      	movs	r3, #0
 80078be:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80078c0:	4b1a      	ldr	r3, [pc, #104]	@ (800792c <RTC_ExitInitMode+0x78>)
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	4a19      	ldr	r2, [pc, #100]	@ (800792c <RTC_ExitInitMode+0x78>)
 80078c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078ca:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80078cc:	4b17      	ldr	r3, [pc, #92]	@ (800792c <RTC_ExitInitMode+0x78>)
 80078ce:	699b      	ldr	r3, [r3, #24]
 80078d0:	f003 0320 	and.w	r3, r3, #32
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10c      	bne.n	80078f2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f7ff ff91 	bl	8007800 <HAL_RTC_WaitForSynchro>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d01e      	beq.n	8007922 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2203      	movs	r2, #3
 80078e8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	73fb      	strb	r3, [r7, #15]
 80078f0:	e017      	b.n	8007922 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80078f2:	4b0e      	ldr	r3, [pc, #56]	@ (800792c <RTC_ExitInitMode+0x78>)
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	4a0d      	ldr	r2, [pc, #52]	@ (800792c <RTC_ExitInitMode+0x78>)
 80078f8:	f023 0320 	bic.w	r3, r3, #32
 80078fc:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f7ff ff7e 	bl	8007800 <HAL_RTC_WaitForSynchro>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d005      	beq.n	8007916 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2203      	movs	r2, #3
 800790e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007912:	2303      	movs	r3, #3
 8007914:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007916:	4b05      	ldr	r3, [pc, #20]	@ (800792c <RTC_ExitInitMode+0x78>)
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	4a04      	ldr	r2, [pc, #16]	@ (800792c <RTC_ExitInitMode+0x78>)
 800791c:	f043 0320 	orr.w	r3, r3, #32
 8007920:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007922:	7bfb      	ldrb	r3, [r7, #15]
}
 8007924:	4618      	mov	r0, r3
 8007926:	3710      	adds	r7, #16
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	40002800 	.word	0x40002800

08007930 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	4603      	mov	r3, r0
 8007938:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800793a:	2300      	movs	r3, #0
 800793c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800793e:	79fb      	ldrb	r3, [r7, #7]
 8007940:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007942:	e005      	b.n	8007950 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	3301      	adds	r3, #1
 8007948:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800794a:	7afb      	ldrb	r3, [r7, #11]
 800794c:	3b0a      	subs	r3, #10
 800794e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007950:	7afb      	ldrb	r3, [r7, #11]
 8007952:	2b09      	cmp	r3, #9
 8007954:	d8f6      	bhi.n	8007944 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	b2db      	uxtb	r3, r3
 800795a:	011b      	lsls	r3, r3, #4
 800795c:	b2da      	uxtb	r2, r3
 800795e:	7afb      	ldrb	r3, [r7, #11]
 8007960:	4313      	orrs	r3, r2
 8007962:	b2db      	uxtb	r3, r3
}
 8007964:	4618      	mov	r0, r3
 8007966:	3714      	adds	r7, #20
 8007968:	46bd      	mov	sp, r7
 800796a:	bc80      	pop	{r7}
 800796c:	4770      	bx	lr
	...

08007970 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800797e:	2b01      	cmp	r3, #1
 8007980:	d101      	bne.n	8007986 <HAL_RTCEx_EnableBypassShadow+0x16>
 8007982:	2302      	movs	r3, #2
 8007984:	e01f      	b.n	80079c6 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2202      	movs	r2, #2
 8007992:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007996:	4b0e      	ldr	r3, [pc, #56]	@ (80079d0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007998:	22ca      	movs	r2, #202	@ 0xca
 800799a:	625a      	str	r2, [r3, #36]	@ 0x24
 800799c:	4b0c      	ldr	r3, [pc, #48]	@ (80079d0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800799e:	2253      	movs	r2, #83	@ 0x53
 80079a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80079a2:	4b0b      	ldr	r3, [pc, #44]	@ (80079d0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	4a0a      	ldr	r2, [pc, #40]	@ (80079d0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079a8:	f043 0320 	orr.w	r3, r3, #32
 80079ac:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079ae:	4b08      	ldr	r3, [pc, #32]	@ (80079d0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079b0:	22ff      	movs	r2, #255	@ 0xff
 80079b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80079c4:	2300      	movs	r3, #0
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	370c      	adds	r7, #12
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr
 80079d0:	40002800 	.word	0x40002800

080079d4 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d101      	bne.n	80079ea <HAL_RTCEx_SetSSRU_IT+0x16>
 80079e6:	2302      	movs	r3, #2
 80079e8:	e027      	b.n	8007a3a <HAL_RTCEx_SetSSRU_IT+0x66>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2201      	movs	r2, #1
 80079ee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2202      	movs	r2, #2
 80079f6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079fa:	4b12      	ldr	r3, [pc, #72]	@ (8007a44 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80079fc:	22ca      	movs	r2, #202	@ 0xca
 80079fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8007a00:	4b10      	ldr	r3, [pc, #64]	@ (8007a44 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a02:	2253      	movs	r2, #83	@ 0x53
 8007a04:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007a06:	4b0f      	ldr	r3, [pc, #60]	@ (8007a44 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	4a0e      	ldr	r2, [pc, #56]	@ (8007a44 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a10:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007a12:	4b0d      	ldr	r3, [pc, #52]	@ (8007a48 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a18:	4a0b      	ldr	r2, [pc, #44]	@ (8007a48 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007a1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a1e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a22:	4b08      	ldr	r3, [pc, #32]	@ (8007a44 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a24:	22ff      	movs	r2, #255	@ 0xff
 8007a26:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	370c      	adds	r7, #12
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc80      	pop	{r7}
 8007a42:	4770      	bx	lr
 8007a44:	40002800 	.word	0x40002800
 8007a48:	58000800 	.word	0x58000800

08007a4c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007a54:	4b09      	ldr	r3, [pc, #36]	@ (8007a7c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d005      	beq.n	8007a6c <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007a60:	4b06      	ldr	r3, [pc, #24]	@ (8007a7c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007a62:	2240      	movs	r2, #64	@ 0x40
 8007a64:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7fb f8e9 	bl	8002c3e <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007a74:	bf00      	nop
 8007a76:	3708      	adds	r7, #8
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	40002800 	.word	0x40002800

08007a80 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bc80      	pop	{r7}
 8007a90:	4770      	bx	lr
	...

08007a94 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007aa0:	4b07      	ldr	r3, [pc, #28]	@ (8007ac0 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007aa2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	697a      	ldr	r2, [r7, #20]
 8007aaa:	4413      	add	r3, r2
 8007aac:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	601a      	str	r2, [r3, #0]
}
 8007ab4:	bf00      	nop
 8007ab6:	371c      	adds	r7, #28
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bc80      	pop	{r7}
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	4000b100 	.word	0x4000b100

08007ac4 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b085      	sub	sp, #20
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007ace:	4b07      	ldr	r3, [pc, #28]	@ (8007aec <HAL_RTCEx_BKUPRead+0x28>)
 8007ad0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	4413      	add	r3, r2
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3714      	adds	r7, #20
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bc80      	pop	{r7}
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	4000b100 	.word	0x4000b100

08007af0 <LL_PWR_SetRadioBusyTrigger>:
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007af8:	4b06      	ldr	r3, [pc, #24]	@ (8007b14 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007b00:	4904      	ldr	r1, [pc, #16]	@ (8007b14 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	608b      	str	r3, [r1, #8]
}
 8007b08:	bf00      	nop
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bc80      	pop	{r7}
 8007b10:	4770      	bx	lr
 8007b12:	bf00      	nop
 8007b14:	58000400 	.word	0x58000400

08007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007b18:	b480      	push	{r7}
 8007b1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007b1c:	4b05      	ldr	r3, [pc, #20]	@ (8007b34 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b22:	4a04      	ldr	r2, [pc, #16]	@ (8007b34 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007b24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007b2c:	bf00      	nop
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bc80      	pop	{r7}
 8007b32:	4770      	bx	lr
 8007b34:	58000400 	.word	0x58000400

08007b38 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007b38:	b480      	push	{r7}
 8007b3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007b3c:	4b05      	ldr	r3, [pc, #20]	@ (8007b54 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b42:	4a04      	ldr	r2, [pc, #16]	@ (8007b54 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007b44:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007b48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007b4c:	bf00      	nop
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bc80      	pop	{r7}
 8007b52:	4770      	bx	lr
 8007b54:	58000400 	.word	0x58000400

08007b58 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007b58:	b480      	push	{r7}
 8007b5a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007b5c:	4b03      	ldr	r3, [pc, #12]	@ (8007b6c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007b5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b62:	619a      	str	r2, [r3, #24]
}
 8007b64:	bf00      	nop
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bc80      	pop	{r7}
 8007b6a:	4770      	bx	lr
 8007b6c:	58000400 	.word	0x58000400

08007b70 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007b70:	b480      	push	{r7}
 8007b72:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007b74:	4b06      	ldr	r3, [pc, #24]	@ (8007b90 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007b76:	695b      	ldr	r3, [r3, #20]
 8007b78:	f003 0302 	and.w	r3, r3, #2
 8007b7c:	2b02      	cmp	r3, #2
 8007b7e:	d101      	bne.n	8007b84 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007b80:	2301      	movs	r3, #1
 8007b82:	e000      	b.n	8007b86 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bc80      	pop	{r7}
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	58000400 	.word	0x58000400

08007b94 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007b94:	b480      	push	{r7}
 8007b96:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007b98:	4b06      	ldr	r3, [pc, #24]	@ (8007bb4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	f003 0304 	and.w	r3, r3, #4
 8007ba0:	2b04      	cmp	r3, #4
 8007ba2:	d101      	bne.n	8007ba8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e000      	b.n	8007baa <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bc80      	pop	{r7}
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	58000400 	.word	0x58000400

08007bb8 <LL_RCC_RF_DisableReset>:
{
 8007bb8:	b480      	push	{r7}
 8007bba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007bbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007bc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bc8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007bcc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007bd0:	bf00      	nop
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bc80      	pop	{r7}
 8007bd6:	4770      	bx	lr

08007bd8 <LL_RCC_IsRFUnderReset>:
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007bdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007be0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007be4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007be8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bec:	d101      	bne.n	8007bf2 <LL_RCC_IsRFUnderReset+0x1a>
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e000      	b.n	8007bf4 <LL_RCC_IsRFUnderReset+0x1c>
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bc80      	pop	{r7}
 8007bfa:	4770      	bx	lr

08007bfc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007c04:	4b06      	ldr	r3, [pc, #24]	@ (8007c20 <LL_EXTI_EnableIT_32_63+0x24>)
 8007c06:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007c0a:	4905      	ldr	r1, [pc, #20]	@ (8007c20 <LL_EXTI_EnableIT_32_63+0x24>)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bc80      	pop	{r7}
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	58000800 	.word	0x58000800

08007c24 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d103      	bne.n	8007c3a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	73fb      	strb	r3, [r7, #15]
    return status;
 8007c36:	7bfb      	ldrb	r3, [r7, #15]
 8007c38:	e052      	b.n	8007ce0 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	799b      	ldrb	r3, [r3, #6]
 8007c42:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007c44:	7bbb      	ldrb	r3, [r7, #14]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d002      	beq.n	8007c50 <HAL_SUBGHZ_Init+0x2c>
 8007c4a:	7bbb      	ldrb	r3, [r7, #14]
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	d109      	bne.n	8007c64 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f7fa fafa 	bl	8002250 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007c5c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007c60:	f7ff ffcc 	bl	8007bfc <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007c64:	7bbb      	ldrb	r3, [r7, #14]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d126      	bne.n	8007cb8 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2202      	movs	r2, #2
 8007c6e:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007c70:	f7ff ffa2 	bl	8007bb8 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007c74:	4b1c      	ldr	r3, [pc, #112]	@ (8007ce8 <HAL_SUBGHZ_Init+0xc4>)
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	4613      	mov	r3, r2
 8007c7a:	00db      	lsls	r3, r3, #3
 8007c7c:	1a9b      	subs	r3, r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	0cdb      	lsrs	r3, r3, #19
 8007c82:	2264      	movs	r2, #100	@ 0x64
 8007c84:	fb02 f303 	mul.w	r3, r2, r3
 8007c88:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d105      	bne.n	8007c9c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	609a      	str	r2, [r3, #8]
        break;
 8007c9a:	e007      	b.n	8007cac <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007ca2:	f7ff ff99 	bl	8007bd8 <LL_RCC_IsRFUnderReset>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1ee      	bne.n	8007c8a <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007cac:	f7ff ff34 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007cb0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007cb4:	f7ff ff1c 	bl	8007af0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007cb8:	f7ff ff4e 	bl	8007b58 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007cbc:	7bfb      	ldrb	r3, [r7, #15]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10a      	bne.n	8007cd8 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 fac2 	bl	8008250 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	719a      	strb	r2, [r3, #6]

  return status;
 8007cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	20000014 	.word	0x20000014

08007cec <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b086      	sub	sp, #24
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	607a      	str	r2, [r7, #4]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	817b      	strh	r3, [r7, #10]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	799b      	ldrb	r3, [r3, #6]
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d14a      	bne.n	8007da0 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	795b      	ldrb	r3, [r3, #5]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d101      	bne.n	8007d16 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007d12:	2302      	movs	r3, #2
 8007d14:	e045      	b.n	8007da2 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2202      	movs	r2, #2
 8007d20:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	f000 fb62 	bl	80083ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d28:	f7ff ff06 	bl	8007b38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007d2c:	210d      	movs	r1, #13
 8007d2e:	68f8      	ldr	r0, [r7, #12]
 8007d30:	f000 faae 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007d34:	897b      	ldrh	r3, [r7, #10]
 8007d36:	0a1b      	lsrs	r3, r3, #8
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	f000 faa6 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007d44:	897b      	ldrh	r3, [r7, #10]
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	4619      	mov	r1, r3
 8007d4a:	68f8      	ldr	r0, [r7, #12]
 8007d4c:	f000 faa0 	bl	8008290 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d50:	2300      	movs	r3, #0
 8007d52:	82bb      	strh	r3, [r7, #20]
 8007d54:	e00a      	b.n	8007d6c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007d56:	8abb      	ldrh	r3, [r7, #20]
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	68f8      	ldr	r0, [r7, #12]
 8007d62:	f000 fa95 	bl	8008290 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007d66:	8abb      	ldrh	r3, [r7, #20]
 8007d68:	3301      	adds	r3, #1
 8007d6a:	82bb      	strh	r3, [r7, #20]
 8007d6c:	8aba      	ldrh	r2, [r7, #20]
 8007d6e:	893b      	ldrh	r3, [r7, #8]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d3f0      	bcc.n	8007d56 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d74:	f7ff fed0 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f000 fb57 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d002      	beq.n	8007d8c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	75fb      	strb	r3, [r7, #23]
 8007d8a:	e001      	b.n	8007d90 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2201      	movs	r2, #1
 8007d94:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	715a      	strb	r2, [r3, #5]

    return status;
 8007d9c:	7dfb      	ldrb	r3, [r7, #23]
 8007d9e:	e000      	b.n	8007da2 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007da0:	2302      	movs	r3, #2
  }
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3718      	adds	r7, #24
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}

08007daa <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b088      	sub	sp, #32
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	60f8      	str	r0, [r7, #12]
 8007db2:	607a      	str	r2, [r7, #4]
 8007db4:	461a      	mov	r2, r3
 8007db6:	460b      	mov	r3, r1
 8007db8:	817b      	strh	r3, [r7, #10]
 8007dba:	4613      	mov	r3, r2
 8007dbc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	799b      	ldrb	r3, [r3, #6]
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d14a      	bne.n	8007e62 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	795b      	ldrb	r3, [r3, #5]
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d101      	bne.n	8007dd8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	e045      	b.n	8007e64 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f000 fb04 	bl	80083ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007de4:	f7ff fea8 	bl	8007b38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007de8:	211d      	movs	r1, #29
 8007dea:	68f8      	ldr	r0, [r7, #12]
 8007dec:	f000 fa50 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007df0:	897b      	ldrh	r3, [r7, #10]
 8007df2:	0a1b      	lsrs	r3, r3, #8
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	4619      	mov	r1, r3
 8007dfa:	68f8      	ldr	r0, [r7, #12]
 8007dfc:	f000 fa48 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007e00:	897b      	ldrh	r3, [r7, #10]
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	4619      	mov	r1, r3
 8007e06:	68f8      	ldr	r0, [r7, #12]
 8007e08:	f000 fa42 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007e0c:	2100      	movs	r1, #0
 8007e0e:	68f8      	ldr	r0, [r7, #12]
 8007e10:	f000 fa3e 	bl	8008290 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e14:	2300      	movs	r3, #0
 8007e16:	82fb      	strh	r3, [r7, #22]
 8007e18:	e009      	b.n	8007e2e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007e1a:	69b9      	ldr	r1, [r7, #24]
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	f000 fa8d 	bl	800833c <SUBGHZSPI_Receive>
      pData++;
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	3301      	adds	r3, #1
 8007e26:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007e28:	8afb      	ldrh	r3, [r7, #22]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	82fb      	strh	r3, [r7, #22]
 8007e2e:	8afa      	ldrh	r2, [r7, #22]
 8007e30:	893b      	ldrh	r3, [r7, #8]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d3f1      	bcc.n	8007e1a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e36:	f7ff fe6f 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f000 faf6 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d002      	beq.n	8007e4e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	77fb      	strb	r3, [r7, #31]
 8007e4c:	e001      	b.n	8007e52 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2201      	movs	r2, #1
 8007e56:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	715a      	strb	r2, [r3, #5]

    return status;
 8007e5e:	7ffb      	ldrb	r3, [r7, #31]
 8007e60:	e000      	b.n	8007e64 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007e62:	2302      	movs	r3, #2
  }
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3720      	adds	r7, #32
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b086      	sub	sp, #24
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	607a      	str	r2, [r7, #4]
 8007e76:	461a      	mov	r2, r3
 8007e78:	460b      	mov	r3, r1
 8007e7a:	72fb      	strb	r3, [r7, #11]
 8007e7c:	4613      	mov	r3, r2
 8007e7e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	799b      	ldrb	r3, [r3, #6]
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d14a      	bne.n	8007f20 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	795b      	ldrb	r3, [r3, #5]
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d101      	bne.n	8007e96 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007e92:	2302      	movs	r3, #2
 8007e94:	e045      	b.n	8007f22 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2201      	movs	r2, #1
 8007e9a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e9c:	68f8      	ldr	r0, [r7, #12]
 8007e9e:	f000 faa5 	bl	80083ec <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007ea2:	7afb      	ldrb	r3, [r7, #11]
 8007ea4:	2b84      	cmp	r3, #132	@ 0x84
 8007ea6:	d002      	beq.n	8007eae <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007ea8:	7afb      	ldrb	r3, [r7, #11]
 8007eaa:	2b94      	cmp	r3, #148	@ 0x94
 8007eac:	d103      	bne.n	8007eb6 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	711a      	strb	r2, [r3, #4]
 8007eb4:	e002      	b.n	8007ebc <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007ebc:	f7ff fe3c 	bl	8007b38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007ec0:	7afb      	ldrb	r3, [r7, #11]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f000 f9e3 	bl	8008290 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007eca:	2300      	movs	r3, #0
 8007ecc:	82bb      	strh	r3, [r7, #20]
 8007ece:	e00a      	b.n	8007ee6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007ed0:	8abb      	ldrh	r3, [r7, #20]
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	4619      	mov	r1, r3
 8007eda:	68f8      	ldr	r0, [r7, #12]
 8007edc:	f000 f9d8 	bl	8008290 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007ee0:	8abb      	ldrh	r3, [r7, #20]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	82bb      	strh	r3, [r7, #20]
 8007ee6:	8aba      	ldrh	r2, [r7, #20]
 8007ee8:	893b      	ldrh	r3, [r7, #8]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d3f0      	bcc.n	8007ed0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007eee:	f7ff fe13 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007ef2:	7afb      	ldrb	r3, [r7, #11]
 8007ef4:	2b84      	cmp	r3, #132	@ 0x84
 8007ef6:	d002      	beq.n	8007efe <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007ef8:	68f8      	ldr	r0, [r7, #12]
 8007efa:	f000 fa97 	bl	800842c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d002      	beq.n	8007f0c <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	75fb      	strb	r3, [r7, #23]
 8007f0a:	e001      	b.n	8007f10 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2201      	movs	r2, #1
 8007f14:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	715a      	strb	r2, [r3, #5]

    return status;
 8007f1c:	7dfb      	ldrb	r3, [r7, #23]
 8007f1e:	e000      	b.n	8007f22 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007f20:	2302      	movs	r3, #2
  }
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3718      	adds	r7, #24
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}

08007f2a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007f2a:	b580      	push	{r7, lr}
 8007f2c:	b088      	sub	sp, #32
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	60f8      	str	r0, [r7, #12]
 8007f32:	607a      	str	r2, [r7, #4]
 8007f34:	461a      	mov	r2, r3
 8007f36:	460b      	mov	r3, r1
 8007f38:	72fb      	strb	r3, [r7, #11]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	799b      	ldrb	r3, [r3, #6]
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d13d      	bne.n	8007fc8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	795b      	ldrb	r3, [r3, #5]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d101      	bne.n	8007f58 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007f54:	2302      	movs	r3, #2
 8007f56:	e038      	b.n	8007fca <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f5e:	68f8      	ldr	r0, [r7, #12]
 8007f60:	f000 fa44 	bl	80083ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f64:	f7ff fde8 	bl	8007b38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007f68:	7afb      	ldrb	r3, [r7, #11]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 f98f 	bl	8008290 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007f72:	2100      	movs	r1, #0
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f000 f98b 	bl	8008290 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	82fb      	strh	r3, [r7, #22]
 8007f7e:	e009      	b.n	8007f94 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007f80:	69b9      	ldr	r1, [r7, #24]
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	f000 f9da 	bl	800833c <SUBGHZSPI_Receive>
      pData++;
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007f8e:	8afb      	ldrh	r3, [r7, #22]
 8007f90:	3301      	adds	r3, #1
 8007f92:	82fb      	strh	r3, [r7, #22]
 8007f94:	8afa      	ldrh	r2, [r7, #22]
 8007f96:	893b      	ldrh	r3, [r7, #8]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d3f1      	bcc.n	8007f80 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f9c:	f7ff fdbc 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f000 fa43 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d002      	beq.n	8007fb4 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	77fb      	strb	r3, [r7, #31]
 8007fb2:	e001      	b.n	8007fb8 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	715a      	strb	r2, [r3, #5]

    return status;
 8007fc4:	7ffb      	ldrb	r3, [r7, #31]
 8007fc6:	e000      	b.n	8007fca <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007fc8:	2302      	movs	r3, #2
  }
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3720      	adds	r7, #32
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b086      	sub	sp, #24
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	60f8      	str	r0, [r7, #12]
 8007fda:	607a      	str	r2, [r7, #4]
 8007fdc:	461a      	mov	r2, r3
 8007fde:	460b      	mov	r3, r1
 8007fe0:	72fb      	strb	r3, [r7, #11]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	799b      	ldrb	r3, [r3, #6]
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	d13e      	bne.n	800806e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	795b      	ldrb	r3, [r3, #5]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d101      	bne.n	8007ffc <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	e039      	b.n	8008070 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2201      	movs	r2, #1
 8008000:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 f9f2 	bl	80083ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008008:	f7ff fd96 	bl	8007b38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800800c:	210e      	movs	r1, #14
 800800e:	68f8      	ldr	r0, [r7, #12]
 8008010:	f000 f93e 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8008014:	7afb      	ldrb	r3, [r7, #11]
 8008016:	4619      	mov	r1, r3
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 f939 	bl	8008290 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800801e:	2300      	movs	r3, #0
 8008020:	82bb      	strh	r3, [r7, #20]
 8008022:	e00a      	b.n	800803a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8008024:	8abb      	ldrh	r3, [r7, #20]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	4413      	add	r3, r2
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	4619      	mov	r1, r3
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f000 f92e 	bl	8008290 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008034:	8abb      	ldrh	r3, [r7, #20]
 8008036:	3301      	adds	r3, #1
 8008038:	82bb      	strh	r3, [r7, #20]
 800803a:	8aba      	ldrh	r2, [r7, #20]
 800803c:	893b      	ldrh	r3, [r7, #8]
 800803e:	429a      	cmp	r2, r3
 8008040:	d3f0      	bcc.n	8008024 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008042:	f7ff fd69 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008046:	68f8      	ldr	r0, [r7, #12]
 8008048:	f000 f9f0 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d002      	beq.n	800805a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8008054:	2301      	movs	r3, #1
 8008056:	75fb      	strb	r3, [r7, #23]
 8008058:	e001      	b.n	800805e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800805a:	2300      	movs	r3, #0
 800805c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2201      	movs	r2, #1
 8008062:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	715a      	strb	r2, [r3, #5]

    return status;
 800806a:	7dfb      	ldrb	r3, [r7, #23]
 800806c:	e000      	b.n	8008070 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800806e:	2302      	movs	r3, #2
  }
}
 8008070:	4618      	mov	r0, r3
 8008072:	3718      	adds	r7, #24
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b088      	sub	sp, #32
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	607a      	str	r2, [r7, #4]
 8008082:	461a      	mov	r2, r3
 8008084:	460b      	mov	r3, r1
 8008086:	72fb      	strb	r3, [r7, #11]
 8008088:	4613      	mov	r3, r2
 800808a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	799b      	ldrb	r3, [r3, #6]
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b01      	cmp	r3, #1
 8008098:	d141      	bne.n	800811e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	795b      	ldrb	r3, [r3, #5]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d101      	bne.n	80080a6 <HAL_SUBGHZ_ReadBuffer+0x2e>
 80080a2:	2302      	movs	r3, #2
 80080a4:	e03c      	b.n	8008120 <HAL_SUBGHZ_ReadBuffer+0xa8>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2201      	movs	r2, #1
 80080aa:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f000 f99d 	bl	80083ec <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80080b2:	f7ff fd41 	bl	8007b38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80080b6:	211e      	movs	r1, #30
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f000 f8e9 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80080be:	7afb      	ldrb	r3, [r7, #11]
 80080c0:	4619      	mov	r1, r3
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f000 f8e4 	bl	8008290 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80080c8:	2100      	movs	r1, #0
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f000 f8e0 	bl	8008290 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80080d0:	2300      	movs	r3, #0
 80080d2:	82fb      	strh	r3, [r7, #22]
 80080d4:	e009      	b.n	80080ea <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80080d6:	69b9      	ldr	r1, [r7, #24]
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f000 f92f 	bl	800833c <SUBGHZSPI_Receive>
      pData++;
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	3301      	adds	r3, #1
 80080e2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80080e4:	8afb      	ldrh	r3, [r7, #22]
 80080e6:	3301      	adds	r3, #1
 80080e8:	82fb      	strh	r3, [r7, #22]
 80080ea:	8afa      	ldrh	r2, [r7, #22]
 80080ec:	893b      	ldrh	r3, [r7, #8]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d3f1      	bcc.n	80080d6 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80080f2:	f7ff fd11 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f000 f998 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	689b      	ldr	r3, [r3, #8]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d002      	beq.n	800810a <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8008104:	2301      	movs	r3, #1
 8008106:	77fb      	strb	r3, [r7, #31]
 8008108:	e001      	b.n	800810e <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800810a:	2300      	movs	r3, #0
 800810c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2201      	movs	r2, #1
 8008112:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	715a      	strb	r2, [r3, #5]

    return status;
 800811a:	7ffb      	ldrb	r3, [r7, #31]
 800811c:	e000      	b.n	8008120 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800811e:	2302      	movs	r3, #2
  }
}
 8008120:	4618      	mov	r0, r3
 8008122:	3720      	adds	r7, #32
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8008130:	2300      	movs	r3, #0
 8008132:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8008134:	f107 020c 	add.w	r2, r7, #12
 8008138:	2302      	movs	r3, #2
 800813a:	2112      	movs	r1, #18
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f7ff fef4 	bl	8007f2a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8008142:	7b3b      	ldrb	r3, [r7, #12]
 8008144:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8008146:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800814a:	021b      	lsls	r3, r3, #8
 800814c:	b21a      	sxth	r2, r3
 800814e:	7b7b      	ldrb	r3, [r7, #13]
 8008150:	b21b      	sxth	r3, r3
 8008152:	4313      	orrs	r3, r2
 8008154:	b21b      	sxth	r3, r3
 8008156:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8008158:	f107 020c 	add.w	r2, r7, #12
 800815c:	2302      	movs	r3, #2
 800815e:	2102      	movs	r1, #2
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f7ff fe83 	bl	8007e6c <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8008166:	89fb      	ldrh	r3, [r7, #14]
 8008168:	f003 0301 	and.w	r3, r3, #1
 800816c:	2b00      	cmp	r3, #0
 800816e:	d002      	beq.n	8008176 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f013 fd8d 	bl	801bc90 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET))
 8008176:	89fb      	ldrh	r3, [r7, #14]
 8008178:	085b      	lsrs	r3, r3, #1
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	2b00      	cmp	r3, #0
 8008180:	d00e      	beq.n	80081a0 <HAL_SUBGHZ_IRQHandler+0x78>
  {
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8008182:	89fb      	ldrh	r3, [r7, #14]
 8008184:	099b      	lsrs	r3, r3, #6
 8008186:	f003 0301 	and.w	r3, r3, #1
 800818a:	2b00      	cmp	r3, #0
 800818c:	d005      	beq.n	800819a <HAL_SUBGHZ_IRQHandler+0x72>
    {
      hsubghz->ErrorCode |= HAL_SUBGHZ_ERROR_CRC_MISMATCH;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	f043 0204 	orr.w	r2, r3, #4
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	609a      	str	r2, [r3, #8]
    }
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f013 fd86 	bl	801bcac <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80081a0:	89fb      	ldrh	r3, [r7, #14]
 80081a2:	089b      	lsrs	r3, r3, #2
 80081a4:	f003 0301 	and.w	r3, r3, #1
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <HAL_SUBGHZ_IRQHandler+0x8a>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f013 fdd5 	bl	801bd5c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80081b2:	89fb      	ldrh	r3, [r7, #14]
 80081b4:	08db      	lsrs	r3, r3, #3
 80081b6:	f003 0301 	and.w	r3, r3, #1
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d002      	beq.n	80081c4 <HAL_SUBGHZ_IRQHandler+0x9c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f013 fdda 	bl	801bd78 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80081c4:	89fb      	ldrh	r3, [r7, #14]
 80081c6:	091b      	lsrs	r3, r3, #4
 80081c8:	f003 0301 	and.w	r3, r3, #1
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d002      	beq.n	80081d6 <HAL_SUBGHZ_IRQHandler+0xae>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f013 fddf 	bl	801bd94 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80081d6:	89fb      	ldrh	r3, [r7, #14]
 80081d8:	095b      	lsrs	r3, r3, #5
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d002      	beq.n	80081e8 <HAL_SUBGHZ_IRQHandler+0xc0>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f013 fdac 	bl	801bd40 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80081e8:	89fb      	ldrh	r3, [r7, #14]
 80081ea:	099b      	lsrs	r3, r3, #6
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d002      	beq.n	80081fa <HAL_SUBGHZ_IRQHandler+0xd2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f013 fd67 	bl	801bcc8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80081fa:	89fb      	ldrh	r3, [r7, #14]
 80081fc:	09db      	lsrs	r3, r3, #7
 80081fe:	f003 0301 	and.w	r3, r3, #1
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00e      	beq.n	8008224 <HAL_SUBGHZ_IRQHandler+0xfc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8008206:	89fb      	ldrh	r3, [r7, #14]
 8008208:	0a1b      	lsrs	r3, r3, #8
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b00      	cmp	r3, #0
 8008210:	d004      	beq.n	800821c <HAL_SUBGHZ_IRQHandler+0xf4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8008212:	2101      	movs	r1, #1
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f013 fd65 	bl	801bce4 <HAL_SUBGHZ_CADStatusCallback>
 800821a:	e003      	b.n	8008224 <HAL_SUBGHZ_IRQHandler+0xfc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800821c:	2100      	movs	r1, #0
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f013 fd60 	bl	801bce4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8008224:	89fb      	ldrh	r3, [r7, #14]
 8008226:	0a5b      	lsrs	r3, r3, #9
 8008228:	f003 0301 	and.w	r3, r3, #1
 800822c:	2b00      	cmp	r3, #0
 800822e:	d002      	beq.n	8008236 <HAL_SUBGHZ_IRQHandler+0x10e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f013 fd75 	bl	801bd20 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8008236:	89fb      	ldrh	r3, [r7, #14]
 8008238:	0b9b      	lsrs	r3, r3, #14
 800823a:	f003 0301 	and.w	r3, r3, #1
 800823e:	2b00      	cmp	r3, #0
 8008240:	d002      	beq.n	8008248 <HAL_SUBGHZ_IRQHandler+0x120>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f013 fdb4 	bl	801bdb0 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8008248:	bf00      	nop
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008258:	4b0c      	ldr	r3, [pc, #48]	@ (800828c <SUBGHZSPI_Init+0x3c>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a0b      	ldr	r2, [pc, #44]	@ (800828c <SUBGHZSPI_Init+0x3c>)
 800825e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008262:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8008264:	4a09      	ldr	r2, [pc, #36]	@ (800828c <SUBGHZSPI_Init+0x3c>)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 800826c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800826e:	4b07      	ldr	r3, [pc, #28]	@ (800828c <SUBGHZSPI_Init+0x3c>)
 8008270:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8008274:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008276:	4b05      	ldr	r3, [pc, #20]	@ (800828c <SUBGHZSPI_Init+0x3c>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a04      	ldr	r2, [pc, #16]	@ (800828c <SUBGHZSPI_Init+0x3c>)
 800827c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008280:	6013      	str	r3, [r2, #0]
}
 8008282:	bf00      	nop
 8008284:	370c      	adds	r7, #12
 8008286:	46bd      	mov	sp, r7
 8008288:	bc80      	pop	{r7}
 800828a:	4770      	bx	lr
 800828c:	58010000 	.word	0x58010000

08008290 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8008290:	b480      	push	{r7}
 8008292:	b087      	sub	sp, #28
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	460b      	mov	r3, r1
 800829a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800829c:	2300      	movs	r3, #0
 800829e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80082a0:	4b23      	ldr	r3, [pc, #140]	@ (8008330 <SUBGHZSPI_Transmit+0xa0>)
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	4613      	mov	r3, r2
 80082a6:	00db      	lsls	r3, r3, #3
 80082a8:	1a9b      	subs	r3, r3, r2
 80082aa:	009b      	lsls	r3, r3, #2
 80082ac:	0cdb      	lsrs	r3, r3, #19
 80082ae:	2264      	movs	r2, #100	@ 0x64
 80082b0:	fb02 f303 	mul.w	r3, r2, r3
 80082b4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d105      	bne.n	80082c8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	609a      	str	r2, [r3, #8]
      break;
 80082c6:	e008      	b.n	80082da <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80082ce:	4b19      	ldr	r3, [pc, #100]	@ (8008334 <SUBGHZSPI_Transmit+0xa4>)
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f003 0302 	and.w	r3, r3, #2
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d1ed      	bne.n	80082b6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80082da:	4b17      	ldr	r3, [pc, #92]	@ (8008338 <SUBGHZSPI_Transmit+0xa8>)
 80082dc:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	78fa      	ldrb	r2, [r7, #3]
 80082e2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80082e4:	4b12      	ldr	r3, [pc, #72]	@ (8008330 <SUBGHZSPI_Transmit+0xa0>)
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	4613      	mov	r3, r2
 80082ea:	00db      	lsls	r3, r3, #3
 80082ec:	1a9b      	subs	r3, r3, r2
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	0cdb      	lsrs	r3, r3, #19
 80082f2:	2264      	movs	r2, #100	@ 0x64
 80082f4:	fb02 f303 	mul.w	r3, r2, r3
 80082f8:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d105      	bne.n	800830c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	609a      	str	r2, [r3, #8]
      break;
 800830a:	e008      	b.n	800831e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	3b01      	subs	r3, #1
 8008310:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008312:	4b08      	ldr	r3, [pc, #32]	@ (8008334 <SUBGHZSPI_Transmit+0xa4>)
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	2b01      	cmp	r3, #1
 800831c:	d1ed      	bne.n	80082fa <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800831e:	4b05      	ldr	r3, [pc, #20]	@ (8008334 <SUBGHZSPI_Transmit+0xa4>)
 8008320:	68db      	ldr	r3, [r3, #12]

  return status;
 8008322:	7dfb      	ldrb	r3, [r7, #23]
}
 8008324:	4618      	mov	r0, r3
 8008326:	371c      	adds	r7, #28
 8008328:	46bd      	mov	sp, r7
 800832a:	bc80      	pop	{r7}
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	20000014 	.word	0x20000014
 8008334:	58010000 	.word	0x58010000
 8008338:	5801000c 	.word	0x5801000c

0800833c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800833c:	b480      	push	{r7}
 800833e:	b087      	sub	sp, #28
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008346:	2300      	movs	r3, #0
 8008348:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800834a:	4b25      	ldr	r3, [pc, #148]	@ (80083e0 <SUBGHZSPI_Receive+0xa4>)
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	4613      	mov	r3, r2
 8008350:	00db      	lsls	r3, r3, #3
 8008352:	1a9b      	subs	r3, r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	0cdb      	lsrs	r3, r3, #19
 8008358:	2264      	movs	r2, #100	@ 0x64
 800835a:	fb02 f303 	mul.w	r3, r2, r3
 800835e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d105      	bne.n	8008372 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2201      	movs	r2, #1
 800836e:	609a      	str	r2, [r3, #8]
      break;
 8008370:	e008      	b.n	8008384 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3b01      	subs	r3, #1
 8008376:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008378:	4b1a      	ldr	r3, [pc, #104]	@ (80083e4 <SUBGHZSPI_Receive+0xa8>)
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	f003 0302 	and.w	r3, r3, #2
 8008380:	2b02      	cmp	r3, #2
 8008382:	d1ed      	bne.n	8008360 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008384:	4b18      	ldr	r3, [pc, #96]	@ (80083e8 <SUBGHZSPI_Receive+0xac>)
 8008386:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	22ff      	movs	r2, #255	@ 0xff
 800838c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800838e:	4b14      	ldr	r3, [pc, #80]	@ (80083e0 <SUBGHZSPI_Receive+0xa4>)
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	4613      	mov	r3, r2
 8008394:	00db      	lsls	r3, r3, #3
 8008396:	1a9b      	subs	r3, r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	0cdb      	lsrs	r3, r3, #19
 800839c:	2264      	movs	r2, #100	@ 0x64
 800839e:	fb02 f303 	mul.w	r3, r2, r3
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d105      	bne.n	80083b6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2201      	movs	r2, #1
 80083b2:	609a      	str	r2, [r3, #8]
      break;
 80083b4:	e008      	b.n	80083c8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	3b01      	subs	r3, #1
 80083ba:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80083bc:	4b09      	ldr	r3, [pc, #36]	@ (80083e4 <SUBGHZSPI_Receive+0xa8>)
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	f003 0301 	and.w	r3, r3, #1
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d1ed      	bne.n	80083a4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80083c8:	4b06      	ldr	r3, [pc, #24]	@ (80083e4 <SUBGHZSPI_Receive+0xa8>)
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	b2da      	uxtb	r2, r3
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	701a      	strb	r2, [r3, #0]

  return status;
 80083d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	371c      	adds	r7, #28
 80083d8:	46bd      	mov	sp, r7
 80083da:	bc80      	pop	{r7}
 80083dc:	4770      	bx	lr
 80083de:	bf00      	nop
 80083e0:	20000014 	.word	0x20000014
 80083e4:	58010000 	.word	0x58010000
 80083e8:	5801000c 	.word	0x5801000c

080083ec <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	791b      	ldrb	r3, [r3, #4]
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d10d      	bne.n	8008418 <SUBGHZ_CheckDeviceReady+0x2c>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80083fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008428 <SUBGHZ_CheckDeviceReady+0x3c>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	0c1b      	lsrs	r3, r3, #16
 8008402:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008404:	f7ff fb98 	bl	8007b38 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	3b01      	subs	r3, #1
 800840c:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1f9      	bne.n	8008408 <SUBGHZ_CheckDeviceReady+0x1c>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008414:	f7ff fb80 	bl	8007b18 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 f807 	bl	800842c <SUBGHZ_WaitOnBusy>
 800841e:	4603      	mov	r3, r0
}
 8008420:	4618      	mov	r0, r3
 8008422:	3710      	adds	r7, #16
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	20000014 	.word	0x20000014

0800842c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8008434:	2300      	movs	r3, #0
 8008436:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8008438:	4b12      	ldr	r3, [pc, #72]	@ (8008484 <SUBGHZ_WaitOnBusy+0x58>)
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	4613      	mov	r3, r2
 800843e:	005b      	lsls	r3, r3, #1
 8008440:	4413      	add	r3, r2
 8008442:	00db      	lsls	r3, r3, #3
 8008444:	0d1b      	lsrs	r3, r3, #20
 8008446:	2264      	movs	r2, #100	@ 0x64
 8008448:	fb02 f303 	mul.w	r3, r2, r3
 800844c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800844e:	f7ff fba1 	bl	8007b94 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8008452:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d105      	bne.n	8008466 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2202      	movs	r2, #2
 8008462:	609a      	str	r2, [r3, #8]
      break;
 8008464:	e009      	b.n	800847a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	3b01      	subs	r3, #1
 800846a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800846c:	f7ff fb80 	bl	8007b70 <LL_PWR_IsActiveFlag_RFBUSYS>
 8008470:	4602      	mov	r2, r0
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	4013      	ands	r3, r2
 8008476:	2b01      	cmp	r3, #1
 8008478:	d0e9      	beq.n	800844e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800847a:	7dfb      	ldrb	r3, [r7, #23]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3718      	adds	r7, #24
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}
 8008484:	20000014 	.word	0x20000014

08008488 <LL_RCC_GetUSARTClockSource>:
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008494:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	401a      	ands	r2, r3
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	041b      	lsls	r3, r3, #16
 80084a0:	4313      	orrs	r3, r2
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	370c      	adds	r7, #12
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bc80      	pop	{r7}
 80084aa:	4770      	bx	lr

080084ac <LL_RCC_GetLPUARTClockSource>:
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80084b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4013      	ands	r3, r2
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bc80      	pop	{r7}
 80084c8:	4770      	bx	lr

080084ca <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b082      	sub	sp, #8
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d101      	bne.n	80084dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e042      	b.n	8008562 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d106      	bne.n	80084f4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f7fa fd82 	bl	8002ff8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2224      	movs	r2, #36	@ 0x24
 80084f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 0201 	bic.w	r2, r2, #1
 800850a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008510:	2b00      	cmp	r3, #0
 8008512:	d002      	beq.n	800851a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 ff61 	bl	80093dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 fcea 	bl	8008ef4 <UART_SetConfig>
 8008520:	4603      	mov	r3, r0
 8008522:	2b01      	cmp	r3, #1
 8008524:	d101      	bne.n	800852a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e01b      	b.n	8008562 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	685a      	ldr	r2, [r3, #4]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008538:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	689a      	ldr	r2, [r3, #8]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008548:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f042 0201 	orr.w	r2, r2, #1
 8008558:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 ffdf 	bl	800951e <UART_CheckIdleState>
 8008560:	4603      	mov	r3, r0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b08a      	sub	sp, #40	@ 0x28
 800856e:	af02      	add	r7, sp, #8
 8008570:	60f8      	str	r0, [r7, #12]
 8008572:	60b9      	str	r1, [r7, #8]
 8008574:	603b      	str	r3, [r7, #0]
 8008576:	4613      	mov	r3, r2
 8008578:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008580:	2b20      	cmp	r3, #32
 8008582:	f040 8086 	bne.w	8008692 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d002      	beq.n	8008592 <HAL_UART_Transmit+0x28>
 800858c:	88fb      	ldrh	r3, [r7, #6]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d101      	bne.n	8008596 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	e07e      	b.n	8008694 <HAL_UART_Transmit+0x12a>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2221      	movs	r2, #33	@ 0x21
 80085a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085a6:	f7fa f8bd 	bl	8002724 <HAL_GetTick>
 80085aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	88fa      	ldrh	r2, [r7, #6]
 80085b0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	88fa      	ldrh	r2, [r7, #6]
 80085b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085c4:	d108      	bne.n	80085d8 <HAL_UART_Transmit+0x6e>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	691b      	ldr	r3, [r3, #16]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d104      	bne.n	80085d8 <HAL_UART_Transmit+0x6e>
    {
      pdata8bits  = NULL;
 80085ce:	2300      	movs	r3, #0
 80085d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	61bb      	str	r3, [r7, #24]
 80085d6:	e003      	b.n	80085e0 <HAL_UART_Transmit+0x76>
    }
    else
    {
      pdata8bits  = pData;
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085dc:	2300      	movs	r3, #0
 80085de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80085e0:	e03a      	b.n	8008658 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	9300      	str	r3, [sp, #0]
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	2200      	movs	r2, #0
 80085ea:	2180      	movs	r1, #128	@ 0x80
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f001 f840 	bl	8009672 <UART_WaitOnFlagUntilTimeout>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d005      	beq.n	8008604 <HAL_UART_Transmit+0x9a>
      {

        huart->gState = HAL_UART_STATE_READY;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2220      	movs	r2, #32
 80085fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008600:	2303      	movs	r3, #3
 8008602:	e047      	b.n	8008694 <HAL_UART_Transmit+0x12a>
      }
      if (pdata8bits == NULL)
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10b      	bne.n	8008622 <HAL_UART_Transmit+0xb8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800860a:	69bb      	ldr	r3, [r7, #24]
 800860c:	881b      	ldrh	r3, [r3, #0]
 800860e:	461a      	mov	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008618:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800861a:	69bb      	ldr	r3, [r7, #24]
 800861c:	3302      	adds	r3, #2
 800861e:	61bb      	str	r3, [r7, #24]
 8008620:	e007      	b.n	8008632 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	781a      	ldrb	r2, [r3, #0]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800862c:	69fb      	ldr	r3, [r7, #28]
 800862e:	3301      	adds	r3, #1
 8008630:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008638:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800863c:	2b21      	cmp	r3, #33	@ 0x21
 800863e:	d109      	bne.n	8008654 <HAL_UART_Transmit+0xea>
      {
        huart->TxXferCount--;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008646:	b29b      	uxth	r3, r3
 8008648:	3b01      	subs	r3, #1
 800864a:	b29a      	uxth	r2, r3
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8008652:	e001      	b.n	8008658 <HAL_UART_Transmit+0xee>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e01d      	b.n	8008694 <HAL_UART_Transmit+0x12a>
    while (huart->TxXferCount > 0U)
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800865e:	b29b      	uxth	r3, r3
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1be      	bne.n	80085e2 <HAL_UART_Transmit+0x78>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	9300      	str	r3, [sp, #0]
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	2200      	movs	r2, #0
 800866c:	2140      	movs	r1, #64	@ 0x40
 800866e:	68f8      	ldr	r0, [r7, #12]
 8008670:	f000 ffff 	bl	8009672 <UART_WaitOnFlagUntilTimeout>
 8008674:	4603      	mov	r3, r0
 8008676:	2b00      	cmp	r3, #0
 8008678:	d005      	beq.n	8008686 <HAL_UART_Transmit+0x11c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2220      	movs	r2, #32
 800867e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008682:	2303      	movs	r3, #3
 8008684:	e006      	b.n	8008694 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2220      	movs	r2, #32
 800868a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800868e:	2300      	movs	r3, #0
 8008690:	e000      	b.n	8008694 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008692:	2302      	movs	r3, #2
  }
}
 8008694:	4618      	mov	r0, r3
 8008696:	3720      	adds	r7, #32
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b08a      	sub	sp, #40	@ 0x28
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	4613      	mov	r3, r2
 80086a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086b0:	2b20      	cmp	r3, #32
 80086b2:	d137      	bne.n	8008724 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d002      	beq.n	80086c0 <HAL_UART_Receive_IT+0x24>
 80086ba:	88fb      	ldrh	r3, [r7, #6]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d101      	bne.n	80086c4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	e030      	b.n	8008726 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a18      	ldr	r2, [pc, #96]	@ (8008730 <HAL_UART_Receive_IT+0x94>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d01f      	beq.n	8008714 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d018      	beq.n	8008714 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	e853 3f00 	ldrex	r3, [r3]
 80086ee:	613b      	str	r3, [r7, #16]
   return(result);
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80086f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	461a      	mov	r2, r3
 80086fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008700:	623b      	str	r3, [r7, #32]
 8008702:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008704:	69f9      	ldr	r1, [r7, #28]
 8008706:	6a3a      	ldr	r2, [r7, #32]
 8008708:	e841 2300 	strex	r3, r2, [r1]
 800870c:	61bb      	str	r3, [r7, #24]
   return(result);
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e6      	bne.n	80086e2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008714:	88fb      	ldrh	r3, [r7, #6]
 8008716:	461a      	mov	r2, r3
 8008718:	68b9      	ldr	r1, [r7, #8]
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f001 f816 	bl	800974c <UART_Start_Receive_IT>
 8008720:	4603      	mov	r3, r0
 8008722:	e000      	b.n	8008726 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008724:	2302      	movs	r3, #2
  }
}
 8008726:	4618      	mov	r0, r3
 8008728:	3728      	adds	r7, #40	@ 0x28
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop
 8008730:	40008000 	.word	0x40008000

08008734 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b08a      	sub	sp, #40	@ 0x28
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	4613      	mov	r3, r2
 8008740:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008748:	2b20      	cmp	r3, #32
 800874a:	d167      	bne.n	800881c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d002      	beq.n	8008758 <HAL_UART_Transmit_DMA+0x24>
 8008752:	88fb      	ldrh	r3, [r7, #6]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d101      	bne.n	800875c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e060      	b.n	800881e <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	88fa      	ldrh	r2, [r7, #6]
 8008766:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	88fa      	ldrh	r2, [r7, #6]
 800876e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2221      	movs	r2, #33	@ 0x21
 800877e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008786:	2b00      	cmp	r3, #0
 8008788:	d028      	beq.n	80087dc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800878e:	4a26      	ldr	r2, [pc, #152]	@ (8008828 <HAL_UART_Transmit_DMA+0xf4>)
 8008790:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008796:	4a25      	ldr	r2, [pc, #148]	@ (800882c <HAL_UART_Transmit_DMA+0xf8>)
 8008798:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800879e:	4a24      	ldr	r2, [pc, #144]	@ (8008830 <HAL_UART_Transmit_DMA+0xfc>)
 80087a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087a6:	2200      	movs	r2, #0
 80087a8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087b2:	4619      	mov	r1, r3
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	3328      	adds	r3, #40	@ 0x28
 80087ba:	461a      	mov	r2, r3
 80087bc:	88fb      	ldrh	r3, [r7, #6]
 80087be:	f7fc fb3b 	bl	8004e38 <HAL_DMA_Start_IT>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d009      	beq.n	80087dc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2210      	movs	r2, #16
 80087cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2220      	movs	r2, #32
 80087d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80087d8:	2301      	movs	r3, #1
 80087da:	e020      	b.n	800881e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2240      	movs	r2, #64	@ 0x40
 80087e2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	3308      	adds	r3, #8
 80087ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	e853 3f00 	ldrex	r3, [r3]
 80087f2:	613b      	str	r3, [r7, #16]
   return(result);
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	3308      	adds	r3, #8
 8008802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008804:	623a      	str	r2, [r7, #32]
 8008806:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008808:	69f9      	ldr	r1, [r7, #28]
 800880a:	6a3a      	ldr	r2, [r7, #32]
 800880c:	e841 2300 	strex	r3, r2, [r1]
 8008810:	61bb      	str	r3, [r7, #24]
   return(result);
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d1e5      	bne.n	80087e4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008818:	2300      	movs	r3, #0
 800881a:	e000      	b.n	800881e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800881c:	2302      	movs	r3, #2
  }
}
 800881e:	4618      	mov	r0, r3
 8008820:	3728      	adds	r7, #40	@ 0x28
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	08009ad7 	.word	0x08009ad7
 800882c:	08009b69 	.word	0x08009b69
 8008830:	08009b85 	.word	0x08009b85

08008834 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b0ba      	sub	sp, #232	@ 0xe8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	69db      	ldr	r3, [r3, #28]
 8008842:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800885a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800885e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008862:	4013      	ands	r3, r2
 8008864:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008868:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800886c:	2b00      	cmp	r3, #0
 800886e:	d11b      	bne.n	80088a8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008874:	f003 0320 	and.w	r3, r3, #32
 8008878:	2b00      	cmp	r3, #0
 800887a:	d015      	beq.n	80088a8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800887c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008880:	f003 0320 	and.w	r3, r3, #32
 8008884:	2b00      	cmp	r3, #0
 8008886:	d105      	bne.n	8008894 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008888:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800888c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d009      	beq.n	80088a8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008898:	2b00      	cmp	r3, #0
 800889a:	f000 8300 	beq.w	8008e9e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	4798      	blx	r3
      }
      return;
 80088a6:	e2fa      	b.n	8008e9e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80088a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 8123 	beq.w	8008af8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80088b2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80088b6:	4b8d      	ldr	r3, [pc, #564]	@ (8008aec <HAL_UART_IRQHandler+0x2b8>)
 80088b8:	4013      	ands	r3, r2
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d106      	bne.n	80088cc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80088be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80088c2:	4b8b      	ldr	r3, [pc, #556]	@ (8008af0 <HAL_UART_IRQHandler+0x2bc>)
 80088c4:	4013      	ands	r3, r2
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f000 8116 	beq.w	8008af8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088d0:	f003 0301 	and.w	r3, r3, #1
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d011      	beq.n	80088fc <HAL_UART_IRQHandler+0xc8>
 80088d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d00b      	beq.n	80088fc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2201      	movs	r2, #1
 80088ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088f2:	f043 0201 	orr.w	r2, r3, #1
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008900:	f003 0302 	and.w	r3, r3, #2
 8008904:	2b00      	cmp	r3, #0
 8008906:	d011      	beq.n	800892c <HAL_UART_IRQHandler+0xf8>
 8008908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800890c:	f003 0301 	and.w	r3, r3, #1
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00b      	beq.n	800892c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2202      	movs	r2, #2
 800891a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008922:	f043 0204 	orr.w	r2, r3, #4
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800892c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008930:	f003 0304 	and.w	r3, r3, #4
 8008934:	2b00      	cmp	r3, #0
 8008936:	d011      	beq.n	800895c <HAL_UART_IRQHandler+0x128>
 8008938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800893c:	f003 0301 	and.w	r3, r3, #1
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00b      	beq.n	800895c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2204      	movs	r2, #4
 800894a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008952:	f043 0202 	orr.w	r2, r3, #2
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800895c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008960:	f003 0308 	and.w	r3, r3, #8
 8008964:	2b00      	cmp	r3, #0
 8008966:	d017      	beq.n	8008998 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800896c:	f003 0320 	and.w	r3, r3, #32
 8008970:	2b00      	cmp	r3, #0
 8008972:	d105      	bne.n	8008980 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008974:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008978:	4b5c      	ldr	r3, [pc, #368]	@ (8008aec <HAL_UART_IRQHandler+0x2b8>)
 800897a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800897c:	2b00      	cmp	r3, #0
 800897e:	d00b      	beq.n	8008998 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2208      	movs	r2, #8
 8008986:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800898e:	f043 0208 	orr.w	r2, r3, #8
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800899c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d012      	beq.n	80089ca <HAL_UART_IRQHandler+0x196>
 80089a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00c      	beq.n	80089ca <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089c0:	f043 0220 	orr.w	r2, r3, #32
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f000 8266 	beq.w	8008ea2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80089d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089da:	f003 0320 	and.w	r3, r3, #32
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d013      	beq.n	8008a0a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80089e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089e6:	f003 0320 	and.w	r3, r3, #32
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d105      	bne.n	80089fa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80089ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d007      	beq.n	8008a0a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d003      	beq.n	8008a0a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a10:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a1e:	2b40      	cmp	r3, #64	@ 0x40
 8008a20:	d005      	beq.n	8008a2e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008a22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a26:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d054      	beq.n	8008ad8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 ffec 	bl	8009a0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a3e:	2b40      	cmp	r3, #64	@ 0x40
 8008a40:	d146      	bne.n	8008ad0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	3308      	adds	r3, #8
 8008a48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a50:	e853 3f00 	ldrex	r3, [r3]
 8008a54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3308      	adds	r3, #8
 8008a6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a7e:	e841 2300 	strex	r3, r2, [r1]
 8008a82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1d9      	bne.n	8008a42 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d017      	beq.n	8008ac8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a9e:	4a15      	ldr	r2, [pc, #84]	@ (8008af4 <HAL_UART_IRQHandler+0x2c0>)
 8008aa0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7fc faa1 	bl	8004ff0 <HAL_DMA_Abort_IT>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d019      	beq.n	8008ae8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008ac2:	4610      	mov	r0, r2
 8008ac4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac6:	e00f      	b.n	8008ae8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f9fe 	bl	8008eca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ace:	e00b      	b.n	8008ae8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 f9fa 	bl	8008eca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad6:	e007      	b.n	8008ae8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 f9f6 	bl	8008eca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008ae6:	e1dc      	b.n	8008ea2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae8:	bf00      	nop
    return;
 8008aea:	e1da      	b.n	8008ea2 <HAL_UART_IRQHandler+0x66e>
 8008aec:	10000001 	.word	0x10000001
 8008af0:	04000120 	.word	0x04000120
 8008af4:	08009bf5 	.word	0x08009bf5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	f040 8170 	bne.w	8008de2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b06:	f003 0310 	and.w	r3, r3, #16
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	f000 8169 	beq.w	8008de2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b14:	f003 0310 	and.w	r3, r3, #16
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f000 8162 	beq.w	8008de2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2210      	movs	r2, #16
 8008b24:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b30:	2b40      	cmp	r3, #64	@ 0x40
 8008b32:	f040 80d8 	bne.w	8008ce6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b44:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 80af 	beq.w	8008cac <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008b54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	f080 80a7 	bcs.w	8008cac <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f003 0320 	and.w	r3, r3, #32
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	f040 8087 	bne.w	8008c8a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b88:	e853 3f00 	ldrex	r3, [r3]
 8008b8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008ba6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008baa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008bb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008bbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1da      	bne.n	8008b7c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3308      	adds	r3, #8
 8008bcc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bd0:	e853 3f00 	ldrex	r3, [r3]
 8008bd4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008bd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008bd8:	f023 0301 	bic.w	r3, r3, #1
 8008bdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	3308      	adds	r3, #8
 8008be6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008bea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008bee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bf2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bf6:	e841 2300 	strex	r3, r2, [r1]
 8008bfa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1e1      	bne.n	8008bc6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	3308      	adds	r3, #8
 8008c08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008c12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	3308      	adds	r3, #8
 8008c22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c2e:	e841 2300 	strex	r3, r2, [r1]
 8008c32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1e3      	bne.n	8008c02 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2220      	movs	r2, #32
 8008c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c50:	e853 3f00 	ldrex	r3, [r3]
 8008c54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c58:	f023 0310 	bic.w	r3, r3, #16
 8008c5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	461a      	mov	r2, r3
 8008c66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c6c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c72:	e841 2300 	strex	r3, r2, [r1]
 8008c76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1e4      	bne.n	8008c48 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c84:	4618      	mov	r0, r3
 8008c86:	f7fc f955 	bl	8004f34 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2202      	movs	r2, #2
 8008c8e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	1ad3      	subs	r3, r2, r3
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f919 	bl	8008edc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008caa:	e0fc      	b.n	8008ea6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008cb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	f040 80f5 	bne.w	8008ea6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f003 0320 	and.w	r3, r3, #32
 8008cca:	2b20      	cmp	r3, #32
 8008ccc:	f040 80eb 	bne.w	8008ea6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008cdc:	4619      	mov	r1, r3
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f8fc 	bl	8008edc <HAL_UARTEx_RxEventCallback>
      return;
 8008ce4:	e0df      	b.n	8008ea6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	1ad3      	subs	r3, r2, r3
 8008cf6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f000 80d1 	beq.w	8008eaa <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008d08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	f000 80cc 	beq.w	8008eaa <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1a:	e853 3f00 	ldrex	r3, [r3]
 8008d1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	461a      	mov	r2, r3
 8008d30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008d34:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d36:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d3c:	e841 2300 	strex	r3, r2, [r1]
 8008d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1e4      	bne.n	8008d12 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	3308      	adds	r3, #8
 8008d4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d52:	e853 3f00 	ldrex	r3, [r3]
 8008d56:	623b      	str	r3, [r7, #32]
   return(result);
 8008d58:	6a3b      	ldr	r3, [r7, #32]
 8008d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d5e:	f023 0301 	bic.w	r3, r3, #1
 8008d62:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	3308      	adds	r3, #8
 8008d6c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d70:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d78:	e841 2300 	strex	r3, r2, [r1]
 8008d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d1e1      	bne.n	8008d48 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2220      	movs	r2, #32
 8008d88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	e853 3f00 	ldrex	r3, [r3]
 8008da4:	60fb      	str	r3, [r7, #12]
   return(result);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f023 0310 	bic.w	r3, r3, #16
 8008dac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	461a      	mov	r2, r3
 8008db6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008dba:	61fb      	str	r3, [r7, #28]
 8008dbc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dbe:	69b9      	ldr	r1, [r7, #24]
 8008dc0:	69fa      	ldr	r2, [r7, #28]
 8008dc2:	e841 2300 	strex	r3, r2, [r1]
 8008dc6:	617b      	str	r3, [r7, #20]
   return(result);
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d1e4      	bne.n	8008d98 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008dd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008dd8:	4619      	mov	r1, r3
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 f87e 	bl	8008edc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008de0:	e063      	b.n	8008eaa <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008de6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00e      	beq.n	8008e0c <HAL_UART_IRQHandler+0x5d8>
 8008dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008df2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d008      	beq.n	8008e0c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008e02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f001 fc4f 	bl	800a6a8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e0a:	e051      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d014      	beq.n	8008e42 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d105      	bne.n	8008e30 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008e24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d008      	beq.n	8008e42 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d03a      	beq.n	8008eae <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	4798      	blx	r3
    }
    return;
 8008e40:	e035      	b.n	8008eae <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d009      	beq.n	8008e62 <HAL_UART_IRQHandler+0x62e>
 8008e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d003      	beq.n	8008e62 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fed8 	bl	8009c10 <UART_EndTransmit_IT>
    return;
 8008e60:	e026      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d009      	beq.n	8008e82 <HAL_UART_IRQHandler+0x64e>
 8008e6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e72:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f001 fc26 	bl	800a6cc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e80:	e016      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d010      	beq.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
 8008e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	da0c      	bge.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f001 fc0f 	bl	800a6ba <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e9c:	e008      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
      return;
 8008e9e:	bf00      	nop
 8008ea0:	e006      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
    return;
 8008ea2:	bf00      	nop
 8008ea4:	e004      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
      return;
 8008ea6:	bf00      	nop
 8008ea8:	e002      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
      return;
 8008eaa:	bf00      	nop
 8008eac:	e000      	b.n	8008eb0 <HAL_UART_IRQHandler+0x67c>
    return;
 8008eae:	bf00      	nop
  }
}
 8008eb0:	37e8      	adds	r7, #232	@ 0xe8
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop

08008eb8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ec0:	bf00      	nop
 8008ec2:	370c      	adds	r7, #12
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bc80      	pop	{r7}
 8008ec8:	4770      	bx	lr

08008eca <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008eca:	b480      	push	{r7}
 8008ecc:	b083      	sub	sp, #12
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008ed2:	bf00      	nop
 8008ed4:	370c      	adds	r7, #12
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bc80      	pop	{r7}
 8008eda:	4770      	bx	lr

08008edc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ee8:	bf00      	nop
 8008eea:	370c      	adds	r7, #12
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bc80      	pop	{r7}
 8008ef0:	4770      	bx	lr
	...

08008ef4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ef8:	b08c      	sub	sp, #48	@ 0x30
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	689a      	ldr	r2, [r3, #8]
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	691b      	ldr	r3, [r3, #16]
 8008f0c:	431a      	orrs	r2, r3
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	695b      	ldr	r3, [r3, #20]
 8008f12:	431a      	orrs	r2, r3
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	69db      	ldr	r3, [r3, #28]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	4b94      	ldr	r3, [pc, #592]	@ (8009174 <UART_SetConfig+0x280>)
 8008f24:	4013      	ands	r3, r2
 8008f26:	697a      	ldr	r2, [r7, #20]
 8008f28:	6812      	ldr	r2, [r2, #0]
 8008f2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f2c:	430b      	orrs	r3, r1
 8008f2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	68da      	ldr	r2, [r3, #12]
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	430a      	orrs	r2, r1
 8008f44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a89      	ldr	r2, [pc, #548]	@ (8009178 <UART_SetConfig+0x284>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d004      	beq.n	8008f60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008f6a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	6812      	ldr	r2, [r2, #0]
 8008f72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f74:	430b      	orrs	r3, r1
 8008f76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f7e:	f023 010f 	bic.w	r1, r3, #15
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	430a      	orrs	r2, r1
 8008f8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a7a      	ldr	r2, [pc, #488]	@ (800917c <UART_SetConfig+0x288>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d127      	bne.n	8008fe8 <UART_SetConfig+0xf4>
 8008f98:	2003      	movs	r0, #3
 8008f9a:	f7ff fa75 	bl	8008488 <LL_RCC_GetUSARTClockSource>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008fa4:	2b03      	cmp	r3, #3
 8008fa6:	d81b      	bhi.n	8008fe0 <UART_SetConfig+0xec>
 8008fa8:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb0 <UART_SetConfig+0xbc>)
 8008faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fae:	bf00      	nop
 8008fb0:	08008fc1 	.word	0x08008fc1
 8008fb4:	08008fd1 	.word	0x08008fd1
 8008fb8:	08008fc9 	.word	0x08008fc9
 8008fbc:	08008fd9 	.word	0x08008fd9
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fc6:	e080      	b.n	80090ca <UART_SetConfig+0x1d6>
 8008fc8:	2302      	movs	r3, #2
 8008fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fce:	e07c      	b.n	80090ca <UART_SetConfig+0x1d6>
 8008fd0:	2304      	movs	r3, #4
 8008fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fd6:	e078      	b.n	80090ca <UART_SetConfig+0x1d6>
 8008fd8:	2308      	movs	r3, #8
 8008fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fde:	e074      	b.n	80090ca <UART_SetConfig+0x1d6>
 8008fe0:	2310      	movs	r3, #16
 8008fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fe6:	e070      	b.n	80090ca <UART_SetConfig+0x1d6>
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a64      	ldr	r2, [pc, #400]	@ (8009180 <UART_SetConfig+0x28c>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d138      	bne.n	8009064 <UART_SetConfig+0x170>
 8008ff2:	200c      	movs	r0, #12
 8008ff4:	f7ff fa48 	bl	8008488 <LL_RCC_GetUSARTClockSource>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8008ffe:	2b0c      	cmp	r3, #12
 8009000:	d82c      	bhi.n	800905c <UART_SetConfig+0x168>
 8009002:	a201      	add	r2, pc, #4	@ (adr r2, 8009008 <UART_SetConfig+0x114>)
 8009004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009008:	0800903d 	.word	0x0800903d
 800900c:	0800905d 	.word	0x0800905d
 8009010:	0800905d 	.word	0x0800905d
 8009014:	0800905d 	.word	0x0800905d
 8009018:	0800904d 	.word	0x0800904d
 800901c:	0800905d 	.word	0x0800905d
 8009020:	0800905d 	.word	0x0800905d
 8009024:	0800905d 	.word	0x0800905d
 8009028:	08009045 	.word	0x08009045
 800902c:	0800905d 	.word	0x0800905d
 8009030:	0800905d 	.word	0x0800905d
 8009034:	0800905d 	.word	0x0800905d
 8009038:	08009055 	.word	0x08009055
 800903c:	2300      	movs	r3, #0
 800903e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009042:	e042      	b.n	80090ca <UART_SetConfig+0x1d6>
 8009044:	2302      	movs	r3, #2
 8009046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800904a:	e03e      	b.n	80090ca <UART_SetConfig+0x1d6>
 800904c:	2304      	movs	r3, #4
 800904e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009052:	e03a      	b.n	80090ca <UART_SetConfig+0x1d6>
 8009054:	2308      	movs	r3, #8
 8009056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800905a:	e036      	b.n	80090ca <UART_SetConfig+0x1d6>
 800905c:	2310      	movs	r3, #16
 800905e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009062:	e032      	b.n	80090ca <UART_SetConfig+0x1d6>
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a43      	ldr	r2, [pc, #268]	@ (8009178 <UART_SetConfig+0x284>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d12a      	bne.n	80090c4 <UART_SetConfig+0x1d0>
 800906e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8009072:	f7ff fa1b 	bl	80084ac <LL_RCC_GetLPUARTClockSource>
 8009076:	4603      	mov	r3, r0
 8009078:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800907c:	d01a      	beq.n	80090b4 <UART_SetConfig+0x1c0>
 800907e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009082:	d81b      	bhi.n	80090bc <UART_SetConfig+0x1c8>
 8009084:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009088:	d00c      	beq.n	80090a4 <UART_SetConfig+0x1b0>
 800908a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800908e:	d815      	bhi.n	80090bc <UART_SetConfig+0x1c8>
 8009090:	2b00      	cmp	r3, #0
 8009092:	d003      	beq.n	800909c <UART_SetConfig+0x1a8>
 8009094:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009098:	d008      	beq.n	80090ac <UART_SetConfig+0x1b8>
 800909a:	e00f      	b.n	80090bc <UART_SetConfig+0x1c8>
 800909c:	2300      	movs	r3, #0
 800909e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090a2:	e012      	b.n	80090ca <UART_SetConfig+0x1d6>
 80090a4:	2302      	movs	r3, #2
 80090a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090aa:	e00e      	b.n	80090ca <UART_SetConfig+0x1d6>
 80090ac:	2304      	movs	r3, #4
 80090ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090b2:	e00a      	b.n	80090ca <UART_SetConfig+0x1d6>
 80090b4:	2308      	movs	r3, #8
 80090b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ba:	e006      	b.n	80090ca <UART_SetConfig+0x1d6>
 80090bc:	2310      	movs	r3, #16
 80090be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090c2:	e002      	b.n	80090ca <UART_SetConfig+0x1d6>
 80090c4:	2310      	movs	r3, #16
 80090c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a2a      	ldr	r2, [pc, #168]	@ (8009178 <UART_SetConfig+0x284>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	f040 80a4 	bne.w	800921e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80090d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80090da:	2b08      	cmp	r3, #8
 80090dc:	d823      	bhi.n	8009126 <UART_SetConfig+0x232>
 80090de:	a201      	add	r2, pc, #4	@ (adr r2, 80090e4 <UART_SetConfig+0x1f0>)
 80090e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e4:	08009109 	.word	0x08009109
 80090e8:	08009127 	.word	0x08009127
 80090ec:	08009111 	.word	0x08009111
 80090f0:	08009127 	.word	0x08009127
 80090f4:	08009117 	.word	0x08009117
 80090f8:	08009127 	.word	0x08009127
 80090fc:	08009127 	.word	0x08009127
 8009100:	08009127 	.word	0x08009127
 8009104:	0800911f 	.word	0x0800911f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009108:	f7fd fe78 	bl	8006dfc <HAL_RCC_GetPCLK1Freq>
 800910c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800910e:	e010      	b.n	8009132 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009110:	4b1c      	ldr	r3, [pc, #112]	@ (8009184 <UART_SetConfig+0x290>)
 8009112:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009114:	e00d      	b.n	8009132 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009116:	f7fd fdbd 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 800911a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800911c:	e009      	b.n	8009132 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800911e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009122:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009124:	e005      	b.n	8009132 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8009126:	2300      	movs	r3, #0
 8009128:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800912a:	2301      	movs	r3, #1
 800912c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009130:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009134:	2b00      	cmp	r3, #0
 8009136:	f000 8137 	beq.w	80093a8 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800913e:	4a12      	ldr	r2, [pc, #72]	@ (8009188 <UART_SetConfig+0x294>)
 8009140:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009144:	461a      	mov	r2, r3
 8009146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009148:	fbb3 f3f2 	udiv	r3, r3, r2
 800914c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	685a      	ldr	r2, [r3, #4]
 8009152:	4613      	mov	r3, r2
 8009154:	005b      	lsls	r3, r3, #1
 8009156:	4413      	add	r3, r2
 8009158:	69ba      	ldr	r2, [r7, #24]
 800915a:	429a      	cmp	r2, r3
 800915c:	d305      	bcc.n	800916a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009164:	69ba      	ldr	r2, [r7, #24]
 8009166:	429a      	cmp	r2, r3
 8009168:	d910      	bls.n	800918c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009170:	e11a      	b.n	80093a8 <UART_SetConfig+0x4b4>
 8009172:	bf00      	nop
 8009174:	cfff69f3 	.word	0xcfff69f3
 8009178:	40008000 	.word	0x40008000
 800917c:	40013800 	.word	0x40013800
 8009180:	40004400 	.word	0x40004400
 8009184:	00f42400 	.word	0x00f42400
 8009188:	08021640 	.word	0x08021640
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800918c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800918e:	2200      	movs	r2, #0
 8009190:	60bb      	str	r3, [r7, #8]
 8009192:	60fa      	str	r2, [r7, #12]
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009198:	4a8e      	ldr	r2, [pc, #568]	@ (80093d4 <UART_SetConfig+0x4e0>)
 800919a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800919e:	b29b      	uxth	r3, r3
 80091a0:	2200      	movs	r2, #0
 80091a2:	603b      	str	r3, [r7, #0]
 80091a4:	607a      	str	r2, [r7, #4]
 80091a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80091ae:	f7f7 fef7 	bl	8000fa0 <__aeabi_uldivmod>
 80091b2:	4602      	mov	r2, r0
 80091b4:	460b      	mov	r3, r1
 80091b6:	4610      	mov	r0, r2
 80091b8:	4619      	mov	r1, r3
 80091ba:	f04f 0200 	mov.w	r2, #0
 80091be:	f04f 0300 	mov.w	r3, #0
 80091c2:	020b      	lsls	r3, r1, #8
 80091c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80091c8:	0202      	lsls	r2, r0, #8
 80091ca:	6979      	ldr	r1, [r7, #20]
 80091cc:	6849      	ldr	r1, [r1, #4]
 80091ce:	0849      	lsrs	r1, r1, #1
 80091d0:	2000      	movs	r0, #0
 80091d2:	460c      	mov	r4, r1
 80091d4:	4605      	mov	r5, r0
 80091d6:	eb12 0804 	adds.w	r8, r2, r4
 80091da:	eb43 0905 	adc.w	r9, r3, r5
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	469a      	mov	sl, r3
 80091e6:	4693      	mov	fp, r2
 80091e8:	4652      	mov	r2, sl
 80091ea:	465b      	mov	r3, fp
 80091ec:	4640      	mov	r0, r8
 80091ee:	4649      	mov	r1, r9
 80091f0:	f7f7 fed6 	bl	8000fa0 <__aeabi_uldivmod>
 80091f4:	4602      	mov	r2, r0
 80091f6:	460b      	mov	r3, r1
 80091f8:	4613      	mov	r3, r2
 80091fa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091fc:	6a3b      	ldr	r3, [r7, #32]
 80091fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009202:	d308      	bcc.n	8009216 <UART_SetConfig+0x322>
 8009204:	6a3b      	ldr	r3, [r7, #32]
 8009206:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800920a:	d204      	bcs.n	8009216 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	6a3a      	ldr	r2, [r7, #32]
 8009212:	60da      	str	r2, [r3, #12]
 8009214:	e0c8      	b.n	80093a8 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800921c:	e0c4      	b.n	80093a8 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	69db      	ldr	r3, [r3, #28]
 8009222:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009226:	d167      	bne.n	80092f8 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8009228:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800922c:	2b08      	cmp	r3, #8
 800922e:	d828      	bhi.n	8009282 <UART_SetConfig+0x38e>
 8009230:	a201      	add	r2, pc, #4	@ (adr r2, 8009238 <UART_SetConfig+0x344>)
 8009232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009236:	bf00      	nop
 8009238:	0800925d 	.word	0x0800925d
 800923c:	08009265 	.word	0x08009265
 8009240:	0800926d 	.word	0x0800926d
 8009244:	08009283 	.word	0x08009283
 8009248:	08009273 	.word	0x08009273
 800924c:	08009283 	.word	0x08009283
 8009250:	08009283 	.word	0x08009283
 8009254:	08009283 	.word	0x08009283
 8009258:	0800927b 	.word	0x0800927b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800925c:	f7fd fdce 	bl	8006dfc <HAL_RCC_GetPCLK1Freq>
 8009260:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009262:	e014      	b.n	800928e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009264:	f7fd fddc 	bl	8006e20 <HAL_RCC_GetPCLK2Freq>
 8009268:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800926a:	e010      	b.n	800928e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800926c:	4b5a      	ldr	r3, [pc, #360]	@ (80093d8 <UART_SetConfig+0x4e4>)
 800926e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009270:	e00d      	b.n	800928e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009272:	f7fd fd0f 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 8009276:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009278:	e009      	b.n	800928e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800927a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800927e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009280:	e005      	b.n	800928e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8009282:	2300      	movs	r3, #0
 8009284:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009286:	2301      	movs	r3, #1
 8009288:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800928c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800928e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009290:	2b00      	cmp	r3, #0
 8009292:	f000 8089 	beq.w	80093a8 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800929a:	4a4e      	ldr	r2, [pc, #312]	@ (80093d4 <UART_SetConfig+0x4e0>)
 800929c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092a0:	461a      	mov	r2, r3
 80092a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80092a8:	005a      	lsls	r2, r3, #1
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	085b      	lsrs	r3, r3, #1
 80092b0:	441a      	add	r2, r3
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80092ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092bc:	6a3b      	ldr	r3, [r7, #32]
 80092be:	2b0f      	cmp	r3, #15
 80092c0:	d916      	bls.n	80092f0 <UART_SetConfig+0x3fc>
 80092c2:	6a3b      	ldr	r3, [r7, #32]
 80092c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092c8:	d212      	bcs.n	80092f0 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092ca:	6a3b      	ldr	r3, [r7, #32]
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	f023 030f 	bic.w	r3, r3, #15
 80092d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80092d4:	6a3b      	ldr	r3, [r7, #32]
 80092d6:	085b      	lsrs	r3, r3, #1
 80092d8:	b29b      	uxth	r3, r3
 80092da:	f003 0307 	and.w	r3, r3, #7
 80092de:	b29a      	uxth	r2, r3
 80092e0:	8bfb      	ldrh	r3, [r7, #30]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	8bfa      	ldrh	r2, [r7, #30]
 80092ec:	60da      	str	r2, [r3, #12]
 80092ee:	e05b      	b.n	80093a8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80092f0:	2301      	movs	r3, #1
 80092f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092f6:	e057      	b.n	80093a8 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80092f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80092fc:	2b08      	cmp	r3, #8
 80092fe:	d828      	bhi.n	8009352 <UART_SetConfig+0x45e>
 8009300:	a201      	add	r2, pc, #4	@ (adr r2, 8009308 <UART_SetConfig+0x414>)
 8009302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009306:	bf00      	nop
 8009308:	0800932d 	.word	0x0800932d
 800930c:	08009335 	.word	0x08009335
 8009310:	0800933d 	.word	0x0800933d
 8009314:	08009353 	.word	0x08009353
 8009318:	08009343 	.word	0x08009343
 800931c:	08009353 	.word	0x08009353
 8009320:	08009353 	.word	0x08009353
 8009324:	08009353 	.word	0x08009353
 8009328:	0800934b 	.word	0x0800934b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800932c:	f7fd fd66 	bl	8006dfc <HAL_RCC_GetPCLK1Freq>
 8009330:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009332:	e014      	b.n	800935e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009334:	f7fd fd74 	bl	8006e20 <HAL_RCC_GetPCLK2Freq>
 8009338:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800933a:	e010      	b.n	800935e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800933c:	4b26      	ldr	r3, [pc, #152]	@ (80093d8 <UART_SetConfig+0x4e4>)
 800933e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009340:	e00d      	b.n	800935e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009342:	f7fd fca7 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 8009346:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009348:	e009      	b.n	800935e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800934a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800934e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009350:	e005      	b.n	800935e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8009352:	2300      	movs	r3, #0
 8009354:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800935c:	bf00      	nop
    }

    if (pclk != 0U)
 800935e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009360:	2b00      	cmp	r3, #0
 8009362:	d021      	beq.n	80093a8 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009368:	4a1a      	ldr	r2, [pc, #104]	@ (80093d4 <UART_SetConfig+0x4e0>)
 800936a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800936e:	461a      	mov	r2, r3
 8009370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009372:	fbb3 f2f2 	udiv	r2, r3, r2
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	085b      	lsrs	r3, r3, #1
 800937c:	441a      	add	r2, r3
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	fbb2 f3f3 	udiv	r3, r2, r3
 8009386:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009388:	6a3b      	ldr	r3, [r7, #32]
 800938a:	2b0f      	cmp	r3, #15
 800938c:	d909      	bls.n	80093a2 <UART_SetConfig+0x4ae>
 800938e:	6a3b      	ldr	r3, [r7, #32]
 8009390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009394:	d205      	bcs.n	80093a2 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009396:	6a3b      	ldr	r3, [r7, #32]
 8009398:	b29a      	uxth	r2, r3
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	60da      	str	r2, [r3, #12]
 80093a0:	e002      	b.n	80093a8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	2201      	movs	r2, #1
 80093ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	2200      	movs	r2, #0
 80093bc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	2200      	movs	r2, #0
 80093c2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80093c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3730      	adds	r7, #48	@ 0x30
 80093cc:	46bd      	mov	sp, r7
 80093ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093d2:	bf00      	nop
 80093d4:	08021640 	.word	0x08021640
 80093d8:	00f42400 	.word	0x00f42400

080093dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093dc:	b480      	push	{r7}
 80093de:	b083      	sub	sp, #12
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e8:	f003 0308 	and.w	r3, r3, #8
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00a      	beq.n	8009406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	430a      	orrs	r2, r1
 8009404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800940a:	f003 0301 	and.w	r3, r3, #1
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00a      	beq.n	8009428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	430a      	orrs	r2, r1
 8009426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800942c:	f003 0302 	and.w	r3, r3, #2
 8009430:	2b00      	cmp	r3, #0
 8009432:	d00a      	beq.n	800944a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	430a      	orrs	r2, r1
 8009448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800944e:	f003 0304 	and.w	r3, r3, #4
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00a      	beq.n	800946c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	430a      	orrs	r2, r1
 800946a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009470:	f003 0310 	and.w	r3, r3, #16
 8009474:	2b00      	cmp	r3, #0
 8009476:	d00a      	beq.n	800948e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	430a      	orrs	r2, r1
 800948c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009492:	f003 0320 	and.w	r3, r3, #32
 8009496:	2b00      	cmp	r3, #0
 8009498:	d00a      	beq.n	80094b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	430a      	orrs	r2, r1
 80094ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d01a      	beq.n	80094f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	430a      	orrs	r2, r1
 80094d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094da:	d10a      	bne.n	80094f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	430a      	orrs	r2, r1
 80094f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d00a      	beq.n	8009514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	430a      	orrs	r2, r1
 8009512:	605a      	str	r2, [r3, #4]
  }
}
 8009514:	bf00      	nop
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	bc80      	pop	{r7}
 800951c:	4770      	bx	lr

0800951e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b098      	sub	sp, #96	@ 0x60
 8009522:	af02      	add	r7, sp, #8
 8009524:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800952e:	f7f9 f8f9 	bl	8002724 <HAL_GetTick>
 8009532:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f003 0308 	and.w	r3, r3, #8
 800953e:	2b08      	cmp	r3, #8
 8009540:	d12f      	bne.n	80095a2 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009542:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009546:	9300      	str	r3, [sp, #0]
 8009548:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800954a:	2200      	movs	r2, #0
 800954c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 f88e 	bl	8009672 <UART_WaitOnFlagUntilTimeout>
 8009556:	4603      	mov	r3, r0
 8009558:	2b00      	cmp	r3, #0
 800955a:	d022      	beq.n	80095a2 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009564:	e853 3f00 	ldrex	r3, [r3]
 8009568:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800956a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800956c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009570:	653b      	str	r3, [r7, #80]	@ 0x50
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	461a      	mov	r2, r3
 8009578:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800957a:	647b      	str	r3, [r7, #68]	@ 0x44
 800957c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009580:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009582:	e841 2300 	strex	r3, r2, [r1]
 8009586:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800958a:	2b00      	cmp	r3, #0
 800958c:	d1e6      	bne.n	800955c <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2220      	movs	r2, #32
 8009592:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2200      	movs	r2, #0
 800959a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800959e:	2303      	movs	r3, #3
 80095a0:	e063      	b.n	800966a <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0304 	and.w	r3, r3, #4
 80095ac:	2b04      	cmp	r3, #4
 80095ae:	d149      	bne.n	8009644 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095b8:	2200      	movs	r2, #0
 80095ba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f000 f857 	bl	8009672 <UART_WaitOnFlagUntilTimeout>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d03c      	beq.n	8009644 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d2:	e853 3f00 	ldrex	r3, [r3]
 80095d6:	623b      	str	r3, [r7, #32]
   return(result);
 80095d8:	6a3b      	ldr	r3, [r7, #32]
 80095da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	461a      	mov	r2, r3
 80095e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80095ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f0:	e841 2300 	strex	r3, r2, [r1]
 80095f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d1e6      	bne.n	80095ca <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	3308      	adds	r3, #8
 8009602:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	e853 3f00 	ldrex	r3, [r3]
 800960a:	60fb      	str	r3, [r7, #12]
   return(result);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f023 0301 	bic.w	r3, r3, #1
 8009612:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	3308      	adds	r3, #8
 800961a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800961c:	61fa      	str	r2, [r7, #28]
 800961e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	69b9      	ldr	r1, [r7, #24]
 8009622:	69fa      	ldr	r2, [r7, #28]
 8009624:	e841 2300 	strex	r3, r2, [r1]
 8009628:	617b      	str	r3, [r7, #20]
   return(result);
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1e5      	bne.n	80095fc <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2220      	movs	r2, #32
 8009634:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009640:	2303      	movs	r3, #3
 8009642:	e012      	b.n	800966a <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2220      	movs	r2, #32
 8009648:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2220      	movs	r2, #32
 8009650:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2200      	movs	r2, #0
 8009658:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009668:	2300      	movs	r3, #0
}
 800966a:	4618      	mov	r0, r3
 800966c:	3758      	adds	r7, #88	@ 0x58
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}

08009672 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009672:	b580      	push	{r7, lr}
 8009674:	b084      	sub	sp, #16
 8009676:	af00      	add	r7, sp, #0
 8009678:	60f8      	str	r0, [r7, #12]
 800967a:	60b9      	str	r1, [r7, #8]
 800967c:	603b      	str	r3, [r7, #0]
 800967e:	4613      	mov	r3, r2
 8009680:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009682:	e04f      	b.n	8009724 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800968a:	d04b      	beq.n	8009724 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800968c:	f7f9 f84a 	bl	8002724 <HAL_GetTick>
 8009690:	4602      	mov	r2, r0
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	1ad3      	subs	r3, r2, r3
 8009696:	69ba      	ldr	r2, [r7, #24]
 8009698:	429a      	cmp	r2, r3
 800969a:	d302      	bcc.n	80096a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d101      	bne.n	80096a6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096a2:	2303      	movs	r3, #3
 80096a4:	e04e      	b.n	8009744 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f003 0304 	and.w	r3, r3, #4
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d037      	beq.n	8009724 <UART_WaitOnFlagUntilTimeout+0xb2>
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	2b80      	cmp	r3, #128	@ 0x80
 80096b8:	d034      	beq.n	8009724 <UART_WaitOnFlagUntilTimeout+0xb2>
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	2b40      	cmp	r3, #64	@ 0x40
 80096be:	d031      	beq.n	8009724 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	69db      	ldr	r3, [r3, #28]
 80096c6:	f003 0308 	and.w	r3, r3, #8
 80096ca:	2b08      	cmp	r3, #8
 80096cc:	d110      	bne.n	80096f0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	2208      	movs	r2, #8
 80096d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096d6:	68f8      	ldr	r0, [r7, #12]
 80096d8:	f000 f998 	bl	8009a0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2208      	movs	r2, #8
 80096e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2200      	movs	r2, #0
 80096e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	e029      	b.n	8009744 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	69db      	ldr	r3, [r3, #28]
 80096f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80096fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096fe:	d111      	bne.n	8009724 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009708:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f000 f97e 	bl	8009a0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2220      	movs	r2, #32
 8009714:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2200      	movs	r2, #0
 800971c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009720:	2303      	movs	r3, #3
 8009722:	e00f      	b.n	8009744 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	69da      	ldr	r2, [r3, #28]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	4013      	ands	r3, r2
 800972e:	68ba      	ldr	r2, [r7, #8]
 8009730:	429a      	cmp	r2, r3
 8009732:	bf0c      	ite	eq
 8009734:	2301      	moveq	r3, #1
 8009736:	2300      	movne	r3, #0
 8009738:	b2db      	uxtb	r3, r3
 800973a:	461a      	mov	r2, r3
 800973c:	79fb      	ldrb	r3, [r7, #7]
 800973e:	429a      	cmp	r2, r3
 8009740:	d0a0      	beq.n	8009684 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009742:	2300      	movs	r3, #0
}
 8009744:	4618      	mov	r0, r3
 8009746:	3710      	adds	r7, #16
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800974c:	b480      	push	{r7}
 800974e:	b0a3      	sub	sp, #140	@ 0x8c
 8009750:	af00      	add	r7, sp, #0
 8009752:	60f8      	str	r0, [r7, #12]
 8009754:	60b9      	str	r1, [r7, #8]
 8009756:	4613      	mov	r3, r2
 8009758:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	68ba      	ldr	r2, [r7, #8]
 800975e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	88fa      	ldrh	r2, [r7, #6]
 8009764:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	88fa      	ldrh	r2, [r7, #6]
 800976c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2200      	movs	r2, #0
 8009774:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	689b      	ldr	r3, [r3, #8]
 800977a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800977e:	d10e      	bne.n	800979e <UART_Start_Receive_IT+0x52>
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	691b      	ldr	r3, [r3, #16]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d105      	bne.n	8009794 <UART_Start_Receive_IT+0x48>
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800978e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009792:	e02d      	b.n	80097f0 <UART_Start_Receive_IT+0xa4>
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	22ff      	movs	r2, #255	@ 0xff
 8009798:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800979c:	e028      	b.n	80097f0 <UART_Start_Receive_IT+0xa4>
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d10d      	bne.n	80097c2 <UART_Start_Receive_IT+0x76>
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	691b      	ldr	r3, [r3, #16]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d104      	bne.n	80097b8 <UART_Start_Receive_IT+0x6c>
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	22ff      	movs	r2, #255	@ 0xff
 80097b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80097b6:	e01b      	b.n	80097f0 <UART_Start_Receive_IT+0xa4>
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	227f      	movs	r2, #127	@ 0x7f
 80097bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80097c0:	e016      	b.n	80097f0 <UART_Start_Receive_IT+0xa4>
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097ca:	d10d      	bne.n	80097e8 <UART_Start_Receive_IT+0x9c>
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	691b      	ldr	r3, [r3, #16]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d104      	bne.n	80097de <UART_Start_Receive_IT+0x92>
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	227f      	movs	r2, #127	@ 0x7f
 80097d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80097dc:	e008      	b.n	80097f0 <UART_Start_Receive_IT+0xa4>
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	223f      	movs	r2, #63	@ 0x3f
 80097e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80097e6:	e003      	b.n	80097f0 <UART_Start_Receive_IT+0xa4>
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	2200      	movs	r2, #0
 80097ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2222      	movs	r2, #34	@ 0x22
 80097fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	3308      	adds	r3, #8
 8009806:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009808:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800980a:	e853 3f00 	ldrex	r3, [r3]
 800980e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009810:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009812:	f043 0301 	orr.w	r3, r3, #1
 8009816:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3308      	adds	r3, #8
 8009820:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009824:	673a      	str	r2, [r7, #112]	@ 0x70
 8009826:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009828:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800982a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800982c:	e841 2300 	strex	r3, r2, [r1]
 8009830:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009832:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009834:	2b00      	cmp	r3, #0
 8009836:	d1e3      	bne.n	8009800 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800983c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009840:	d14f      	bne.n	80098e2 <UART_Start_Receive_IT+0x196>
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009848:	88fa      	ldrh	r2, [r7, #6]
 800984a:	429a      	cmp	r2, r3
 800984c:	d349      	bcc.n	80098e2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	689b      	ldr	r3, [r3, #8]
 8009852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009856:	d107      	bne.n	8009868 <UART_Start_Receive_IT+0x11c>
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d103      	bne.n	8009868 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	4a46      	ldr	r2, [pc, #280]	@ (800997c <UART_Start_Receive_IT+0x230>)
 8009864:	675a      	str	r2, [r3, #116]	@ 0x74
 8009866:	e002      	b.n	800986e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	4a45      	ldr	r2, [pc, #276]	@ (8009980 <UART_Start_Receive_IT+0x234>)
 800986c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d01a      	beq.n	80098ac <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800987e:	e853 3f00 	ldrex	r3, [r3]
 8009882:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009884:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009886:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800988a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	461a      	mov	r2, r3
 8009894:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009898:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800989a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800989e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80098a0:	e841 2300 	strex	r3, r2, [r1]
 80098a4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80098a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1e4      	bne.n	8009876 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	3308      	adds	r3, #8
 80098b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b6:	e853 3f00 	ldrex	r3, [r3]
 80098ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	3308      	adds	r3, #8
 80098ca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80098cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80098ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80098d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098d4:	e841 2300 	strex	r3, r2, [r1]
 80098d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80098da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d1e5      	bne.n	80098ac <UART_Start_Receive_IT+0x160>
 80098e0:	e046      	b.n	8009970 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098ea:	d107      	bne.n	80098fc <UART_Start_Receive_IT+0x1b0>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d103      	bne.n	80098fc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	4a23      	ldr	r2, [pc, #140]	@ (8009984 <UART_Start_Receive_IT+0x238>)
 80098f8:	675a      	str	r2, [r3, #116]	@ 0x74
 80098fa:	e002      	b.n	8009902 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	4a22      	ldr	r2, [pc, #136]	@ (8009988 <UART_Start_Receive_IT+0x23c>)
 8009900:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	691b      	ldr	r3, [r3, #16]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d019      	beq.n	800993e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009912:	e853 3f00 	ldrex	r3, [r3]
 8009916:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800991a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800991e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	461a      	mov	r2, r3
 8009926:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009928:	637b      	str	r3, [r7, #52]	@ 0x34
 800992a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800992e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009930:	e841 2300 	strex	r3, r2, [r1]
 8009934:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009938:	2b00      	cmp	r3, #0
 800993a:	d1e6      	bne.n	800990a <UART_Start_Receive_IT+0x1be>
 800993c:	e018      	b.n	8009970 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	e853 3f00 	ldrex	r3, [r3]
 800994a:	613b      	str	r3, [r7, #16]
   return(result);
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	f043 0320 	orr.w	r3, r3, #32
 8009952:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	461a      	mov	r2, r3
 800995a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800995c:	623b      	str	r3, [r7, #32]
 800995e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009960:	69f9      	ldr	r1, [r7, #28]
 8009962:	6a3a      	ldr	r2, [r7, #32]
 8009964:	e841 2300 	strex	r3, r2, [r1]
 8009968:	61bb      	str	r3, [r7, #24]
   return(result);
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1e6      	bne.n	800993e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009970:	2300      	movs	r3, #0
}
 8009972:	4618      	mov	r0, r3
 8009974:	378c      	adds	r7, #140	@ 0x8c
 8009976:	46bd      	mov	sp, r7
 8009978:	bc80      	pop	{r7}
 800997a:	4770      	bx	lr
 800997c:	0800a33d 	.word	0x0800a33d
 8009980:	08009fd9 	.word	0x08009fd9
 8009984:	08009e21 	.word	0x08009e21
 8009988:	08009c69 	.word	0x08009c69

0800998c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800998c:	b480      	push	{r7}
 800998e:	b08f      	sub	sp, #60	@ 0x3c
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999a:	6a3b      	ldr	r3, [r7, #32]
 800999c:	e853 3f00 	ldrex	r3, [r3]
 80099a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80099a2:	69fb      	ldr	r3, [r7, #28]
 80099a4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80099a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	461a      	mov	r2, r3
 80099b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099b4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099ba:	e841 2300 	strex	r3, r2, [r1]
 80099be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d1e6      	bne.n	8009994 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3308      	adds	r3, #8
 80099cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	e853 3f00 	ldrex	r3, [r3]
 80099d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80099dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3308      	adds	r3, #8
 80099e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099e6:	61ba      	str	r2, [r7, #24]
 80099e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ea:	6979      	ldr	r1, [r7, #20]
 80099ec:	69ba      	ldr	r2, [r7, #24]
 80099ee:	e841 2300 	strex	r3, r2, [r1]
 80099f2:	613b      	str	r3, [r7, #16]
   return(result);
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1e5      	bne.n	80099c6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2220      	movs	r2, #32
 80099fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009a02:	bf00      	nop
 8009a04:	373c      	adds	r7, #60	@ 0x3c
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bc80      	pop	{r7}
 8009a0a:	4770      	bx	lr

08009a0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b095      	sub	sp, #84	@ 0x54
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a1c:	e853 3f00 	ldrex	r3, [r3]
 8009a20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a32:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a3a:	e841 2300 	strex	r3, r2, [r1]
 8009a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1e6      	bne.n	8009a14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	3308      	adds	r3, #8
 8009a4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a4e:	6a3b      	ldr	r3, [r7, #32]
 8009a50:	e853 3f00 	ldrex	r3, [r3]
 8009a54:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a5c:	f023 0301 	bic.w	r3, r3, #1
 8009a60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	3308      	adds	r3, #8
 8009a68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a72:	e841 2300 	strex	r3, r2, [r1]
 8009a76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d1e3      	bne.n	8009a46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d118      	bne.n	8009ab8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	e853 3f00 	ldrex	r3, [r3]
 8009a92:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	f023 0310 	bic.w	r3, r3, #16
 8009a9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	461a      	mov	r2, r3
 8009aa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009aa4:	61bb      	str	r3, [r7, #24]
 8009aa6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa8:	6979      	ldr	r1, [r7, #20]
 8009aaa:	69ba      	ldr	r2, [r7, #24]
 8009aac:	e841 2300 	strex	r3, r2, [r1]
 8009ab0:	613b      	str	r3, [r7, #16]
   return(result);
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d1e6      	bne.n	8009a86 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2220      	movs	r2, #32
 8009abc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009acc:	bf00      	nop
 8009ace:	3754      	adds	r7, #84	@ 0x54
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bc80      	pop	{r7}
 8009ad4:	4770      	bx	lr

08009ad6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009ad6:	b580      	push	{r7, lr}
 8009ad8:	b090      	sub	sp, #64	@ 0x40
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f003 0320 	and.w	r3, r3, #32
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d133      	bne.n	8009b5a <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	3308      	adds	r3, #8
 8009af8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009afc:	e853 3f00 	ldrex	r3, [r3]
 8009b00:	623b      	str	r3, [r7, #32]
   return(result);
 8009b02:	6a3b      	ldr	r3, [r7, #32]
 8009b04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009b0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	3308      	adds	r3, #8
 8009b10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b12:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b1a:	e841 2300 	strex	r3, r2, [r1]
 8009b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1e5      	bne.n	8009af2 <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	e853 3f00 	ldrex	r3, [r3]
 8009b32:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	461a      	mov	r2, r3
 8009b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b44:	61fb      	str	r3, [r7, #28]
 8009b46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b48:	69b9      	ldr	r1, [r7, #24]
 8009b4a:	69fa      	ldr	r2, [r7, #28]
 8009b4c:	e841 2300 	strex	r3, r2, [r1]
 8009b50:	617b      	str	r3, [r7, #20]
   return(result);
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1e6      	bne.n	8009b26 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b58:	e002      	b.n	8009b60 <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 8009b5a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009b5c:	f7f9 fc6c 	bl	8003438 <HAL_UART_TxCpltCallback>
}
 8009b60:	bf00      	nop
 8009b62:	3740      	adds	r7, #64	@ 0x40
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b74:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f7ff f99e 	bl	8008eb8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b7c:	bf00      	nop
 8009b7e:	3710      	adds	r7, #16
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}

08009b84 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b086      	sub	sp, #24
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b90:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b98:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ba0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bac:	2b80      	cmp	r3, #128	@ 0x80
 8009bae:	d105      	bne.n	8009bbc <UART_DMAError+0x38>
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	2b21      	cmp	r3, #33	@ 0x21
 8009bb4:	d102      	bne.n	8009bbc <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8009bb6:	6978      	ldr	r0, [r7, #20]
 8009bb8:	f7ff fee8 	bl	800998c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bc6:	2b40      	cmp	r3, #64	@ 0x40
 8009bc8:	d105      	bne.n	8009bd6 <UART_DMAError+0x52>
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	2b22      	cmp	r3, #34	@ 0x22
 8009bce:	d102      	bne.n	8009bd6 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8009bd0:	6978      	ldr	r0, [r7, #20]
 8009bd2:	f7ff ff1b 	bl	8009a0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bdc:	f043 0210 	orr.w	r2, r3, #16
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009be6:	6978      	ldr	r0, [r7, #20]
 8009be8:	f7ff f96f 	bl	8008eca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009bec:	bf00      	nop
 8009bee:	3718      	adds	r7, #24
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c00:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c02:	68f8      	ldr	r0, [r7, #12]
 8009c04:	f7ff f961 	bl	8008eca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c08:	bf00      	nop
 8009c0a:	3710      	adds	r7, #16
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b088      	sub	sp, #32
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	e853 3f00 	ldrex	r3, [r3]
 8009c24:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c2c:	61fb      	str	r3, [r7, #28]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	461a      	mov	r2, r3
 8009c34:	69fb      	ldr	r3, [r7, #28]
 8009c36:	61bb      	str	r3, [r7, #24]
 8009c38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3a:	6979      	ldr	r1, [r7, #20]
 8009c3c:	69ba      	ldr	r2, [r7, #24]
 8009c3e:	e841 2300 	strex	r3, r2, [r1]
 8009c42:	613b      	str	r3, [r7, #16]
   return(result);
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d1e6      	bne.n	8009c18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f7f9 fbed 	bl	8003438 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c5e:	bf00      	nop
 8009c60:	3720      	adds	r7, #32
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
	...

08009c68 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b09c      	sub	sp, #112	@ 0x70
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009c76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c80:	2b22      	cmp	r3, #34	@ 0x22
 8009c82:	f040 80be 	bne.w	8009e02 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009c90:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009c94:	b2d9      	uxtb	r1, r3
 8009c96:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009c9a:	b2da      	uxtb	r2, r3
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ca0:	400a      	ands	r2, r1
 8009ca2:	b2d2      	uxtb	r2, r2
 8009ca4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009caa:	1c5a      	adds	r2, r3, #1
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	b29a      	uxth	r2, r3
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f040 80a1 	bne.w	8009e12 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cd8:	e853 3f00 	ldrex	r3, [r3]
 8009cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009cde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ce0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	461a      	mov	r2, r3
 8009cec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009cee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cf0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009cf4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009cf6:	e841 2300 	strex	r3, r2, [r1]
 8009cfa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009cfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d1e6      	bne.n	8009cd0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	3308      	adds	r3, #8
 8009d08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d0c:	e853 3f00 	ldrex	r3, [r3]
 8009d10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d14:	f023 0301 	bic.w	r3, r3, #1
 8009d18:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	3308      	adds	r3, #8
 8009d20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009d22:	647a      	str	r2, [r7, #68]	@ 0x44
 8009d24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d2a:	e841 2300 	strex	r3, r2, [r1]
 8009d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d1e5      	bne.n	8009d02 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2220      	movs	r2, #32
 8009d3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2200      	movs	r2, #0
 8009d42:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a33      	ldr	r2, [pc, #204]	@ (8009e1c <UART_RxISR_8BIT+0x1b4>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d01f      	beq.n	8009d94 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d018      	beq.n	8009d94 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6a:	e853 3f00 	ldrex	r3, [r3]
 8009d6e:	623b      	str	r3, [r7, #32]
   return(result);
 8009d70:	6a3b      	ldr	r3, [r7, #32]
 8009d72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009d76:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d80:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d82:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d88:	e841 2300 	strex	r3, r2, [r1]
 8009d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d1e6      	bne.n	8009d62 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d12e      	bne.n	8009dfa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	e853 3f00 	ldrex	r3, [r3]
 8009dae:	60fb      	str	r3, [r7, #12]
   return(result);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f023 0310 	bic.w	r3, r3, #16
 8009db6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009dc0:	61fb      	str	r3, [r7, #28]
 8009dc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc4:	69b9      	ldr	r1, [r7, #24]
 8009dc6:	69fa      	ldr	r2, [r7, #28]
 8009dc8:	e841 2300 	strex	r3, r2, [r1]
 8009dcc:	617b      	str	r3, [r7, #20]
   return(result);
 8009dce:	697b      	ldr	r3, [r7, #20]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d1e6      	bne.n	8009da2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	69db      	ldr	r3, [r3, #28]
 8009dda:	f003 0310 	and.w	r3, r3, #16
 8009dde:	2b10      	cmp	r3, #16
 8009de0:	d103      	bne.n	8009dea <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	2210      	movs	r2, #16
 8009de8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009df0:	4619      	mov	r1, r3
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f7ff f872 	bl	8008edc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009df8:	e00b      	b.n	8009e12 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f7f9 fb32 	bl	8003464 <HAL_UART_RxCpltCallback>
}
 8009e00:	e007      	b.n	8009e12 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	699a      	ldr	r2, [r3, #24]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f042 0208 	orr.w	r2, r2, #8
 8009e10:	619a      	str	r2, [r3, #24]
}
 8009e12:	bf00      	nop
 8009e14:	3770      	adds	r7, #112	@ 0x70
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	40008000 	.word	0x40008000

08009e20 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b09c      	sub	sp, #112	@ 0x70
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009e2e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e38:	2b22      	cmp	r3, #34	@ 0x22
 8009e3a:	f040 80be 	bne.w	8009fba <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e44:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009e4e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009e52:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009e56:	4013      	ands	r3, r2
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e5c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e62:	1c9a      	adds	r2, r3, #2
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e6e:	b29b      	uxth	r3, r3
 8009e70:	3b01      	subs	r3, #1
 8009e72:	b29a      	uxth	r2, r3
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f040 80a1 	bne.w	8009fca <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e90:	e853 3f00 	ldrex	r3, [r3]
 8009e94:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009e96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e9c:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ea6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ea8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eaa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009eac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009eae:	e841 2300 	strex	r3, r2, [r1]
 8009eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009eb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d1e6      	bne.n	8009e88 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	3308      	adds	r3, #8
 8009ec0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ec4:	e853 3f00 	ldrex	r3, [r3]
 8009ec8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ecc:	f023 0301 	bic.w	r3, r3, #1
 8009ed0:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	3308      	adds	r3, #8
 8009ed8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009eda:	643a      	str	r2, [r7, #64]	@ 0x40
 8009edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ede:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ee0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ee2:	e841 2300 	strex	r3, r2, [r1]
 8009ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1e5      	bne.n	8009eba <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2220      	movs	r2, #32
 8009ef2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4a33      	ldr	r2, [pc, #204]	@ (8009fd4 <UART_RxISR_16BIT+0x1b4>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d01f      	beq.n	8009f4c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d018      	beq.n	8009f4c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f20:	6a3b      	ldr	r3, [r7, #32]
 8009f22:	e853 3f00 	ldrex	r3, [r3]
 8009f26:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f28:	69fb      	ldr	r3, [r7, #28]
 8009f2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009f2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	461a      	mov	r2, r3
 8009f36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f3a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f40:	e841 2300 	strex	r3, r2, [r1]
 8009f44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d1e6      	bne.n	8009f1a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d12e      	bne.n	8009fb2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2200      	movs	r2, #0
 8009f58:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	e853 3f00 	ldrex	r3, [r3]
 8009f66:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	f023 0310 	bic.w	r3, r3, #16
 8009f6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	461a      	mov	r2, r3
 8009f76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f78:	61bb      	str	r3, [r7, #24]
 8009f7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7c:	6979      	ldr	r1, [r7, #20]
 8009f7e:	69ba      	ldr	r2, [r7, #24]
 8009f80:	e841 2300 	strex	r3, r2, [r1]
 8009f84:	613b      	str	r3, [r7, #16]
   return(result);
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1e6      	bne.n	8009f5a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	69db      	ldr	r3, [r3, #28]
 8009f92:	f003 0310 	and.w	r3, r3, #16
 8009f96:	2b10      	cmp	r3, #16
 8009f98:	d103      	bne.n	8009fa2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2210      	movs	r2, #16
 8009fa0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009fa8:	4619      	mov	r1, r3
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f7fe ff96 	bl	8008edc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009fb0:	e00b      	b.n	8009fca <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f7f9 fa56 	bl	8003464 <HAL_UART_RxCpltCallback>
}
 8009fb8:	e007      	b.n	8009fca <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	699a      	ldr	r2, [r3, #24]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f042 0208 	orr.w	r2, r2, #8
 8009fc8:	619a      	str	r2, [r3, #24]
}
 8009fca:	bf00      	nop
 8009fcc:	3770      	adds	r7, #112	@ 0x70
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}
 8009fd2:	bf00      	nop
 8009fd4:	40008000 	.word	0x40008000

08009fd8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b0ac      	sub	sp, #176	@ 0xb0
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009fe6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	69db      	ldr	r3, [r3, #28]
 8009ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a00e:	2b22      	cmp	r3, #34	@ 0x22
 800a010:	f040 8183 	bne.w	800a31a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a01a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a01e:	e126      	b.n	800a26e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a026:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a02a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a02e:	b2d9      	uxtb	r1, r3
 800a030:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a034:	b2da      	uxtb	r2, r3
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a03a:	400a      	ands	r2, r1
 800a03c:	b2d2      	uxtb	r2, r2
 800a03e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a044:	1c5a      	adds	r2, r3, #1
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a050:	b29b      	uxth	r3, r3
 800a052:	3b01      	subs	r3, #1
 800a054:	b29a      	uxth	r2, r3
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a06a:	f003 0307 	and.w	r3, r3, #7
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d053      	beq.n	800a11a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a076:	f003 0301 	and.w	r3, r3, #1
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d011      	beq.n	800a0a2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800a07e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00b      	beq.n	800a0a2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2201      	movs	r2, #1
 800a090:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a098:	f043 0201 	orr.w	r2, r3, #1
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a0a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0a6:	f003 0302 	and.w	r3, r3, #2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d011      	beq.n	800a0d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a0ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a0b2:	f003 0301 	and.w	r3, r3, #1
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d00b      	beq.n	800a0d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	2202      	movs	r2, #2
 800a0c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0c8:	f043 0204 	orr.w	r2, r3, #4
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a0d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0d6:	f003 0304 	and.w	r3, r3, #4
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d011      	beq.n	800a102 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a0de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a0e2:	f003 0301 	and.w	r3, r3, #1
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d00b      	beq.n	800a102 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	2204      	movs	r2, #4
 800a0f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0f8:	f043 0202 	orr.w	r2, r3, #2
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d006      	beq.n	800a11a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f7fe fedc 	bl	8008eca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2200      	movs	r2, #0
 800a116:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a120:	b29b      	uxth	r3, r3
 800a122:	2b00      	cmp	r3, #0
 800a124:	f040 80a3 	bne.w	800a26e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a12e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a130:	e853 3f00 	ldrex	r3, [r3]
 800a134:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a136:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a13c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	461a      	mov	r2, r3
 800a146:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a14a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a14c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a14e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a150:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a152:	e841 2300 	strex	r3, r2, [r1]
 800a156:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a158:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1e4      	bne.n	800a128 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	3308      	adds	r3, #8
 800a164:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a166:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a168:	e853 3f00 	ldrex	r3, [r3]
 800a16c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a16e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a170:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a174:	f023 0301 	bic.w	r3, r3, #1
 800a178:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	3308      	adds	r3, #8
 800a182:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a186:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a188:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a18c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a18e:	e841 2300 	strex	r3, r2, [r1]
 800a192:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a194:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a196:	2b00      	cmp	r3, #0
 800a198:	d1e1      	bne.n	800a15e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2220      	movs	r2, #32
 800a19e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a60      	ldr	r2, [pc, #384]	@ (800a334 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d021      	beq.n	800a1fc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d01a      	beq.n	800a1fc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1ce:	e853 3f00 	ldrex	r3, [r3]
 800a1d2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a1d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a1da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a1e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a1ea:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a1ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a1f0:	e841 2300 	strex	r3, r2, [r1]
 800a1f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a1f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1e4      	bne.n	800a1c6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a200:	2b01      	cmp	r3, #1
 800a202:	d130      	bne.n	800a266 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a212:	e853 3f00 	ldrex	r3, [r3]
 800a216:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21a:	f023 0310 	bic.w	r3, r3, #16
 800a21e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	461a      	mov	r2, r3
 800a228:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a22c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a22e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a230:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a232:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a234:	e841 2300 	strex	r3, r2, [r1]
 800a238:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d1e4      	bne.n	800a20a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	69db      	ldr	r3, [r3, #28]
 800a246:	f003 0310 	and.w	r3, r3, #16
 800a24a:	2b10      	cmp	r3, #16
 800a24c:	d103      	bne.n	800a256 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2210      	movs	r2, #16
 800a254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a25c:	4619      	mov	r1, r3
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f7fe fe3c 	bl	8008edc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a264:	e00e      	b.n	800a284 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f7f9 f8fc 	bl	8003464 <HAL_UART_RxCpltCallback>
        break;
 800a26c:	e00a      	b.n	800a284 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a26e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a272:	2b00      	cmp	r3, #0
 800a274:	d006      	beq.n	800a284 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800a276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a27a:	f003 0320 	and.w	r3, r3, #32
 800a27e:	2b00      	cmp	r3, #0
 800a280:	f47f aece 	bne.w	800a020 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a28a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a28e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a292:	2b00      	cmp	r3, #0
 800a294:	d049      	beq.n	800a32a <UART_RxISR_8BIT_FIFOEN+0x352>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a29c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d242      	bcs.n	800a32a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	3308      	adds	r3, #8
 800a2aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ac:	6a3b      	ldr	r3, [r7, #32]
 800a2ae:	e853 3f00 	ldrex	r3, [r3]
 800a2b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2b4:	69fb      	ldr	r3, [r7, #28]
 800a2b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	3308      	adds	r3, #8
 800a2c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a2c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a2ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2d0:	e841 2300 	strex	r3, r2, [r1]
 800a2d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d1e3      	bne.n	800a2a4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4a16      	ldr	r2, [pc, #88]	@ (800a338 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a2e0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	e853 3f00 	ldrex	r3, [r3]
 800a2ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	f043 0320 	orr.w	r3, r3, #32
 800a2f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a304:	61bb      	str	r3, [r7, #24]
 800a306:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a308:	6979      	ldr	r1, [r7, #20]
 800a30a:	69ba      	ldr	r2, [r7, #24]
 800a30c:	e841 2300 	strex	r3, r2, [r1]
 800a310:	613b      	str	r3, [r7, #16]
   return(result);
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d1e4      	bne.n	800a2e2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a318:	e007      	b.n	800a32a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	699a      	ldr	r2, [r3, #24]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f042 0208 	orr.w	r2, r2, #8
 800a328:	619a      	str	r2, [r3, #24]
}
 800a32a:	bf00      	nop
 800a32c:	37b0      	adds	r7, #176	@ 0xb0
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	40008000 	.word	0x40008000
 800a338:	08009c69 	.word	0x08009c69

0800a33c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b0ae      	sub	sp, #184	@ 0xb8
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a34a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	69db      	ldr	r3, [r3, #28]
 800a354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a372:	2b22      	cmp	r3, #34	@ 0x22
 800a374:	f040 8187 	bne.w	800a686 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a37e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a382:	e12a      	b.n	800a5da <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a38a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a392:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a396:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a39a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a39e:	4013      	ands	r3, r2
 800a3a0:	b29a      	uxth	r2, r3
 800a3a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a3a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3ac:	1c9a      	adds	r2, r3, #2
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a3b8:	b29b      	uxth	r3, r3
 800a3ba:	3b01      	subs	r3, #1
 800a3bc:	b29a      	uxth	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	69db      	ldr	r3, [r3, #28]
 800a3ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a3ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a3d2:	f003 0307 	and.w	r3, r3, #7
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d053      	beq.n	800a482 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a3da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a3de:	f003 0301 	and.w	r3, r3, #1
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d011      	beq.n	800a40a <UART_RxISR_16BIT_FIFOEN+0xce>
 800a3e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d00b      	beq.n	800a40a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a400:	f043 0201 	orr.w	r2, r3, #1
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a40a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a40e:	f003 0302 	and.w	r3, r3, #2
 800a412:	2b00      	cmp	r3, #0
 800a414:	d011      	beq.n	800a43a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a416:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a41a:	f003 0301 	and.w	r3, r3, #1
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d00b      	beq.n	800a43a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	2202      	movs	r2, #2
 800a428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a430:	f043 0204 	orr.w	r2, r3, #4
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a43a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a43e:	f003 0304 	and.w	r3, r3, #4
 800a442:	2b00      	cmp	r3, #0
 800a444:	d011      	beq.n	800a46a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a446:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a44a:	f003 0301 	and.w	r3, r3, #1
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d00b      	beq.n	800a46a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	2204      	movs	r2, #4
 800a458:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a460:	f043 0202 	orr.w	r2, r3, #2
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a470:	2b00      	cmp	r3, #0
 800a472:	d006      	beq.n	800a482 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f7fe fd28 	bl	8008eca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a488:	b29b      	uxth	r3, r3
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	f040 80a5 	bne.w	800a5da <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a496:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a498:	e853 3f00 	ldrex	r3, [r3]
 800a49c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a49e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a4a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a4b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a4b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a4ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a4be:	e841 2300 	strex	r3, r2, [r1]
 800a4c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a4c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d1e2      	bne.n	800a490 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	3308      	adds	r3, #8
 800a4d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4d4:	e853 3f00 	ldrex	r3, [r3]
 800a4d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a4da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a4e0:	f023 0301 	bic.w	r3, r3, #1
 800a4e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	3308      	adds	r3, #8
 800a4ee:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a4f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a4f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a4f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a4fa:	e841 2300 	strex	r3, r2, [r1]
 800a4fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a502:	2b00      	cmp	r3, #0
 800a504:	d1e1      	bne.n	800a4ca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2220      	movs	r2, #32
 800a50a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a60      	ldr	r2, [pc, #384]	@ (800a6a0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d021      	beq.n	800a568 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d01a      	beq.n	800a568 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a53a:	e853 3f00 	ldrex	r3, [r3]
 800a53e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a540:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a542:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a546:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	461a      	mov	r2, r3
 800a550:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a554:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a556:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a558:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a55a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a55c:	e841 2300 	strex	r3, r2, [r1]
 800a560:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a562:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a564:	2b00      	cmp	r3, #0
 800a566:	d1e4      	bne.n	800a532 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	d130      	bne.n	800a5d2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2200      	movs	r2, #0
 800a574:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a57e:	e853 3f00 	ldrex	r3, [r3]
 800a582:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a586:	f023 0310 	bic.w	r3, r3, #16
 800a58a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	461a      	mov	r2, r3
 800a594:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a598:	647b      	str	r3, [r7, #68]	@ 0x44
 800a59a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a59e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a5a0:	e841 2300 	strex	r3, r2, [r1]
 800a5a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a5a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1e4      	bne.n	800a576 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	69db      	ldr	r3, [r3, #28]
 800a5b2:	f003 0310 	and.w	r3, r3, #16
 800a5b6:	2b10      	cmp	r3, #16
 800a5b8:	d103      	bne.n	800a5c2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2210      	movs	r2, #16
 800a5c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f7fe fc86 	bl	8008edc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a5d0:	e00e      	b.n	800a5f0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f7f8 ff46 	bl	8003464 <HAL_UART_RxCpltCallback>
        break;
 800a5d8:	e00a      	b.n	800a5f0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a5da:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d006      	beq.n	800a5f0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800a5e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a5e6:	f003 0320 	and.w	r3, r3, #32
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	f47f aeca 	bne.w	800a384 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5f6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a5fa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d049      	beq.n	800a696 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a608:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d242      	bcs.n	800a696 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	3308      	adds	r3, #8
 800a616:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61a:	e853 3f00 	ldrex	r3, [r3]
 800a61e:	623b      	str	r3, [r7, #32]
   return(result);
 800a620:	6a3b      	ldr	r3, [r7, #32]
 800a622:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a626:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	3308      	adds	r3, #8
 800a630:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a634:	633a      	str	r2, [r7, #48]	@ 0x30
 800a636:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a638:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a63a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a63c:	e841 2300 	strex	r3, r2, [r1]
 800a640:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a644:	2b00      	cmp	r3, #0
 800a646:	d1e3      	bne.n	800a610 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	4a16      	ldr	r2, [pc, #88]	@ (800a6a4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a64c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	e853 3f00 	ldrex	r3, [r3]
 800a65a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	f043 0320 	orr.w	r3, r3, #32
 800a662:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	461a      	mov	r2, r3
 800a66c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a670:	61fb      	str	r3, [r7, #28]
 800a672:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a674:	69b9      	ldr	r1, [r7, #24]
 800a676:	69fa      	ldr	r2, [r7, #28]
 800a678:	e841 2300 	strex	r3, r2, [r1]
 800a67c:	617b      	str	r3, [r7, #20]
   return(result);
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d1e4      	bne.n	800a64e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a684:	e007      	b.n	800a696 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	699a      	ldr	r2, [r3, #24]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f042 0208 	orr.w	r2, r2, #8
 800a694:	619a      	str	r2, [r3, #24]
}
 800a696:	bf00      	nop
 800a698:	37b8      	adds	r7, #184	@ 0xb8
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	40008000 	.word	0x40008000
 800a6a4:	08009e21 	.word	0x08009e21

0800a6a8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b083      	sub	sp, #12
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bc80      	pop	{r7}
 800a6b8:	4770      	bx	lr

0800a6ba <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a6ba:	b480      	push	{r7}
 800a6bc:	b083      	sub	sp, #12
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a6c2:	bf00      	nop
 800a6c4:	370c      	adds	r7, #12
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bc80      	pop	{r7}
 800a6ca:	4770      	bx	lr

0800a6cc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b083      	sub	sp, #12
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a6d4:	bf00      	nop
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bc80      	pop	{r7}
 800a6dc:	4770      	bx	lr

0800a6de <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a6de:	b580      	push	{r7, lr}
 800a6e0:	b088      	sub	sp, #32
 800a6e2:	af02      	add	r7, sp, #8
 800a6e4:	60f8      	str	r0, [r7, #12]
 800a6e6:	1d3b      	adds	r3, r7, #4
 800a6e8:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d101      	bne.n	800a6fe <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a6fa:	2302      	movs	r3, #2
 800a6fc:	e046      	b.n	800a78c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2201      	movs	r2, #1
 800a702:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	2224      	movs	r2, #36	@ 0x24
 800a70a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f022 0201 	bic.w	r2, r2, #1
 800a71c:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	689b      	ldr	r3, [r3, #8]
 800a724:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	430a      	orrs	r2, r1
 800a730:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d105      	bne.n	800a744 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a738:	1d3b      	adds	r3, r7, #4
 800a73a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a73e:	68f8      	ldr	r0, [r7, #12]
 800a740:	f000 f90e 	bl	800a960 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f042 0201 	orr.w	r2, r2, #1
 800a752:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a754:	f7f7 ffe6 	bl	8002724 <HAL_GetTick>
 800a758:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a75a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a75e:	9300      	str	r3, [sp, #0]
 800a760:	693b      	ldr	r3, [r7, #16]
 800a762:	2200      	movs	r2, #0
 800a764:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a768:	68f8      	ldr	r0, [r7, #12]
 800a76a:	f7fe ff82 	bl	8009672 <UART_WaitOnFlagUntilTimeout>
 800a76e:	4603      	mov	r3, r0
 800a770:	2b00      	cmp	r3, #0
 800a772:	d002      	beq.n	800a77a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a774:	2303      	movs	r3, #3
 800a776:	75fb      	strb	r3, [r7, #23]
 800a778:	e003      	b.n	800a782 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2220      	movs	r2, #32
 800a77e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2200      	movs	r2, #0
 800a786:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800a78a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3718      	adds	r7, #24
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a794:	b480      	push	{r7}
 800a796:	b089      	sub	sp, #36	@ 0x24
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d101      	bne.n	800a7aa <HAL_UARTEx_EnableStopMode+0x16>
 800a7a6:	2302      	movs	r3, #2
 800a7a8:	e021      	b.n	800a7ee <HAL_UARTEx_EnableStopMode+0x5a>
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	e853 3f00 	ldrex	r3, [r3]
 800a7be:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	f043 0302 	orr.w	r3, r3, #2
 800a7c6:	61fb      	str	r3, [r7, #28]
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	69fb      	ldr	r3, [r7, #28]
 800a7d0:	61bb      	str	r3, [r7, #24]
 800a7d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7d4:	6979      	ldr	r1, [r7, #20]
 800a7d6:	69ba      	ldr	r2, [r7, #24]
 800a7d8:	e841 2300 	strex	r3, r2, [r1]
 800a7dc:	613b      	str	r3, [r7, #16]
   return(result);
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d1e6      	bne.n	800a7b2 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a7ec:	2300      	movs	r3, #0
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3724      	adds	r7, #36	@ 0x24
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bc80      	pop	{r7}
 800a7f6:	4770      	bx	lr

0800a7f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b085      	sub	sp, #20
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a806:	2b01      	cmp	r3, #1
 800a808:	d101      	bne.n	800a80e <HAL_UARTEx_DisableFifoMode+0x16>
 800a80a:	2302      	movs	r3, #2
 800a80c:	e027      	b.n	800a85e <HAL_UARTEx_DisableFifoMode+0x66>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2201      	movs	r2, #1
 800a812:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2224      	movs	r2, #36	@ 0x24
 800a81a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f022 0201 	bic.w	r2, r2, #1
 800a834:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a83c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2200      	movs	r2, #0
 800a842:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	68fa      	ldr	r2, [r7, #12]
 800a84a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2220      	movs	r2, #32
 800a850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a85c:	2300      	movs	r3, #0
}
 800a85e:	4618      	mov	r0, r3
 800a860:	3714      	adds	r7, #20
 800a862:	46bd      	mov	sp, r7
 800a864:	bc80      	pop	{r7}
 800a866:	4770      	bx	lr

0800a868 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d101      	bne.n	800a880 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a87c:	2302      	movs	r3, #2
 800a87e:	e02d      	b.n	800a8dc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2201      	movs	r2, #1
 800a884:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2224      	movs	r2, #36	@ 0x24
 800a88c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f022 0201 	bic.w	r2, r2, #1
 800a8a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	689b      	ldr	r3, [r3, #8]
 800a8ae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	683a      	ldr	r2, [r7, #0]
 800a8b8:	430a      	orrs	r2, r1
 800a8ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 f871 	bl	800a9a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	68fa      	ldr	r2, [r7, #12]
 800a8c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2220      	movs	r2, #32
 800a8ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8da:	2300      	movs	r3, #0
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3710      	adds	r7, #16
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d101      	bne.n	800a8fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a8f8:	2302      	movs	r3, #2
 800a8fa:	e02d      	b.n	800a958 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2201      	movs	r2, #1
 800a900:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2224      	movs	r2, #36	@ 0x24
 800a908:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	681a      	ldr	r2, [r3, #0]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f022 0201 	bic.w	r2, r2, #1
 800a922:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	683a      	ldr	r2, [r7, #0]
 800a934:	430a      	orrs	r2, r1
 800a936:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 f833 	bl	800a9a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	68fa      	ldr	r2, [r7, #12]
 800a944:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2220      	movs	r2, #32
 800a94a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2200      	movs	r2, #0
 800a952:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3710      	adds	r7, #16
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}

0800a960 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a960:	b480      	push	{r7}
 800a962:	b085      	sub	sp, #20
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	1d3b      	adds	r3, r7, #4
 800a96a:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	f023 0210 	bic.w	r2, r3, #16
 800a978:	893b      	ldrh	r3, [r7, #8]
 800a97a:	4619      	mov	r1, r3
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	430a      	orrs	r2, r1
 800a982:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a98e:	7abb      	ldrb	r3, [r7, #10]
 800a990:	061a      	lsls	r2, r3, #24
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	430a      	orrs	r2, r1
 800a998:	605a      	str	r2, [r3, #4]
}
 800a99a:	bf00      	nop
 800a99c:	3714      	adds	r7, #20
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bc80      	pop	{r7}
 800a9a2:	4770      	bx	lr

0800a9a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d108      	bne.n	800a9c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2201      	movs	r2, #1
 800a9b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2201      	movs	r2, #1
 800a9c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a9c4:	e031      	b.n	800aa2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a9c6:	2308      	movs	r3, #8
 800a9c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a9ca:	2308      	movs	r3, #8
 800a9cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	0e5b      	lsrs	r3, r3, #25
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	f003 0307 	and.w	r3, r3, #7
 800a9dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	689b      	ldr	r3, [r3, #8]
 800a9e4:	0f5b      	lsrs	r3, r3, #29
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	f003 0307 	and.w	r3, r3, #7
 800a9ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9ee:	7bbb      	ldrb	r3, [r7, #14]
 800a9f0:	7b3a      	ldrb	r2, [r7, #12]
 800a9f2:	4910      	ldr	r1, [pc, #64]	@ (800aa34 <UARTEx_SetNbDataToProcess+0x90>)
 800a9f4:	5c8a      	ldrb	r2, [r1, r2]
 800a9f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9fa:	7b3a      	ldrb	r2, [r7, #12]
 800a9fc:	490e      	ldr	r1, [pc, #56]	@ (800aa38 <UARTEx_SetNbDataToProcess+0x94>)
 800a9fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa00:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa04:	b29a      	uxth	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa0c:	7bfb      	ldrb	r3, [r7, #15]
 800aa0e:	7b7a      	ldrb	r2, [r7, #13]
 800aa10:	4908      	ldr	r1, [pc, #32]	@ (800aa34 <UARTEx_SetNbDataToProcess+0x90>)
 800aa12:	5c8a      	ldrb	r2, [r1, r2]
 800aa14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa18:	7b7a      	ldrb	r2, [r7, #13]
 800aa1a:	4907      	ldr	r1, [pc, #28]	@ (800aa38 <UARTEx_SetNbDataToProcess+0x94>)
 800aa1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa1e:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa22:	b29a      	uxth	r2, r3
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800aa2a:	bf00      	nop
 800aa2c:	3714      	adds	r7, #20
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bc80      	pop	{r7}
 800aa32:	4770      	bx	lr
 800aa34:	08021658 	.word	0x08021658
 800aa38:	08021660 	.word	0x08021660

0800aa3c <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800aa40:	f7f7 fc4e 	bl	80022e0 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800aa44:	f000 f820 	bl	800aa88 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800aa48:	bf00      	nop
 800aa4a:	bd80      	pop	{r7, pc}

0800aa4c <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800aa50:	f04f 30ff 	mov.w	r0, #4294967295
 800aa54:	f011 ff36 	bl	801c8c4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800aa58:	bf00      	nop
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800aa60:	f3bf 8f4f 	dsb	sy
}
 800aa64:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800aa66:	4b06      	ldr	r3, [pc, #24]	@ (800aa80 <__NVIC_SystemReset+0x24>)
 800aa68:	68db      	ldr	r3, [r3, #12]
 800aa6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800aa6e:	4904      	ldr	r1, [pc, #16]	@ (800aa80 <__NVIC_SystemReset+0x24>)
 800aa70:	4b04      	ldr	r3, [pc, #16]	@ (800aa84 <__NVIC_SystemReset+0x28>)
 800aa72:	4313      	orrs	r3, r2
 800aa74:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800aa76:	f3bf 8f4f 	dsb	sy
}
 800aa7a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800aa7c:	bf00      	nop
 800aa7e:	e7fd      	b.n	800aa7c <__NVIC_SystemReset+0x20>
 800aa80:	e000ed00 	.word	0xe000ed00
 800aa84:	05fa0004 	.word	0x05fa0004

0800aa88 <LoRaWAN_Init>:
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
}
/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b086      	sub	sp, #24
 800aa8c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800aa92:	2300      	movs	r3, #0
 800aa94:	9302      	str	r3, [sp, #8]
 800aa96:	2304      	movs	r3, #4
 800aa98:	9301      	str	r3, [sp, #4]
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	9300      	str	r3, [sp, #0]
 800aa9e:	4b5a      	ldr	r3, [pc, #360]	@ (800ac08 <LoRaWAN_Init+0x180>)
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	2002      	movs	r0, #2
 800aaa6:	f012 fb59 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800aaaa:	2302      	movs	r3, #2
 800aaac:	9302      	str	r3, [sp, #8]
 800aaae:	2306      	movs	r3, #6
 800aab0:	9301      	str	r3, [sp, #4]
 800aab2:	2302      	movs	r3, #2
 800aab4:	9300      	str	r3, [sp, #0]
 800aab6:	4b55      	ldr	r3, [pc, #340]	@ (800ac0c <LoRaWAN_Init+0x184>)
 800aab8:	2200      	movs	r2, #0
 800aaba:	2100      	movs	r1, #0
 800aabc:	2002      	movs	r0, #2
 800aabe:	f012 fb4d 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800aac2:	2301      	movs	r3, #1
 800aac4:	9302      	str	r3, [sp, #8]
 800aac6:	2303      	movs	r3, #3
 800aac8:	9301      	str	r3, [sp, #4]
 800aaca:	2301      	movs	r3, #1
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	4b50      	ldr	r3, [pc, #320]	@ (800ac10 <LoRaWAN_Init+0x188>)
 800aad0:	2200      	movs	r2, #0
 800aad2:	2100      	movs	r1, #0
 800aad4:	2002      	movs	r0, #2
 800aad6:	f012 fb41 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800aada:	1d3b      	adds	r3, r7, #4
 800aadc:	4619      	mov	r1, r3
 800aade:	2000      	movs	r0, #0
 800aae0:	f003 fe60 	bl	800e7a4 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	0e1b      	lsrs	r3, r3, #24
 800aae8:	b2db      	uxtb	r3, r3
 800aaea:	461a      	mov	r2, r3
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	0c1b      	lsrs	r3, r3, #16
 800aaf0:	b2db      	uxtb	r3, r3
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	0a1b      	lsrs	r3, r3, #8
 800aaf8:	b2db      	uxtb	r3, r3
 800aafa:	9302      	str	r3, [sp, #8]
 800aafc:	9101      	str	r1, [sp, #4]
 800aafe:	9200      	str	r2, [sp, #0]
 800ab00:	4b44      	ldr	r3, [pc, #272]	@ (800ac14 <LoRaWAN_Init+0x18c>)
 800ab02:	2200      	movs	r2, #0
 800ab04:	2100      	movs	r1, #0
 800ab06:	2002      	movs	r0, #2
 800ab08:	f012 fb28 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800ab0c:	1d3b      	adds	r3, r7, #4
 800ab0e:	4619      	mov	r1, r3
 800ab10:	2001      	movs	r0, #1
 800ab12:	f003 fe47 	bl	800e7a4 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	0e1b      	lsrs	r3, r3, #24
 800ab1a:	b2db      	uxtb	r3, r3
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	0c1b      	lsrs	r3, r3, #16
 800ab22:	b2db      	uxtb	r3, r3
 800ab24:	4619      	mov	r1, r3
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	0a1b      	lsrs	r3, r3, #8
 800ab2a:	b2db      	uxtb	r3, r3
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	b2c0      	uxtb	r0, r0
 800ab30:	9003      	str	r0, [sp, #12]
 800ab32:	9302      	str	r3, [sp, #8]
 800ab34:	9101      	str	r1, [sp, #4]
 800ab36:	9200      	str	r2, [sp, #0]
 800ab38:	4b37      	ldr	r3, [pc, #220]	@ (800ac18 <LoRaWAN_Init+0x190>)
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	2100      	movs	r1, #0
 800ab3e:	2002      	movs	r0, #2
 800ab40:	f012 fb0c 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800ab44:	2300      	movs	r3, #0
 800ab46:	9300      	str	r3, [sp, #0]
 800ab48:	4b34      	ldr	r3, [pc, #208]	@ (800ac1c <LoRaWAN_Init+0x194>)
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800ab50:	4833      	ldr	r0, [pc, #204]	@ (800ac20 <LoRaWAN_Init+0x198>)
 800ab52:	f012 f855 	bl	801cc00 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800ab56:	2300      	movs	r3, #0
 800ab58:	9300      	str	r3, [sp, #0]
 800ab5a:	4b32      	ldr	r3, [pc, #200]	@ (800ac24 <LoRaWAN_Init+0x19c>)
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800ab62:	4831      	ldr	r0, [pc, #196]	@ (800ac28 <LoRaWAN_Init+0x1a0>)
 800ab64:	f012 f84c 	bl	801cc00 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800ab68:	2300      	movs	r3, #0
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	4b2f      	ldr	r3, [pc, #188]	@ (800ac2c <LoRaWAN_Init+0x1a4>)
 800ab6e:	2201      	movs	r2, #1
 800ab70:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800ab74:	482e      	ldr	r0, [pc, #184]	@ (800ac30 <LoRaWAN_Init+0x1a8>)
 800ab76:	f012 f843 	bl	801cc00 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	4b2d      	ldr	r3, [pc, #180]	@ (800ac34 <LoRaWAN_Init+0x1ac>)
 800ab80:	2200      	movs	r2, #0
 800ab82:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800ab86:	482c      	ldr	r0, [pc, #176]	@ (800ac38 <LoRaWAN_Init+0x1b0>)
 800ab88:	f012 f83a 	bl	801cc00 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800ab8c:	4a2b      	ldr	r2, [pc, #172]	@ (800ac3c <LoRaWAN_Init+0x1b4>)
 800ab8e:	2100      	movs	r1, #0
 800ab90:	2001      	movs	r0, #1
 800ab92:	f011 ff93 	bl	801cabc <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800ab96:	4a2a      	ldr	r2, [pc, #168]	@ (800ac40 <LoRaWAN_Init+0x1b8>)
 800ab98:	2100      	movs	r1, #0
 800ab9a:	2002      	movs	r0, #2
 800ab9c:	f011 ff8e 	bl	801cabc <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800aba0:	4a28      	ldr	r2, [pc, #160]	@ (800ac44 <LoRaWAN_Init+0x1bc>)
 800aba2:	2100      	movs	r1, #0
 800aba4:	2004      	movs	r0, #4
 800aba6:	f011 ff89 	bl	801cabc <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800abaa:	4a27      	ldr	r2, [pc, #156]	@ (800ac48 <LoRaWAN_Init+0x1c0>)
 800abac:	2100      	movs	r1, #0
 800abae:	2008      	movs	r0, #8
 800abb0:	f011 ff84 	bl	801cabc <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800abb4:	f001 f860 	bl	800bc78 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800abb8:	f04f 7182 	mov.w	r1, #17039360	@ 0x1040000
 800abbc:	4823      	ldr	r0, [pc, #140]	@ (800ac4c <LoRaWAN_Init+0x1c4>)
 800abbe:	f002 fe57 	bl	800d870 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800abc2:	4823      	ldr	r0, [pc, #140]	@ (800ac50 <LoRaWAN_Init+0x1c8>)
 800abc4:	f002 fec2 	bl	800d94c <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800abc8:	4819      	ldr	r0, [pc, #100]	@ (800ac30 <LoRaWAN_Init+0x1a8>)
 800abca:	f012 f84f 	bl	801cc6c <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800abce:	4b21      	ldr	r3, [pc, #132]	@ (800ac54 <LoRaWAN_Init+0x1cc>)
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	4a21      	ldr	r2, [pc, #132]	@ (800ac58 <LoRaWAN_Init+0x1d0>)
 800abd4:	7812      	ldrb	r2, [r2, #0]
 800abd6:	4611      	mov	r1, r2
 800abd8:	4618      	mov	r0, r3
 800abda:	f003 f81b 	bl	800dc14 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800abde:	4b1f      	ldr	r3, [pc, #124]	@ (800ac5c <LoRaWAN_Init+0x1d4>)
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d10b      	bne.n	800abfe <LoRaWAN_Init+0x176>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800abe6:	4b1e      	ldr	r3, [pc, #120]	@ (800ac60 <LoRaWAN_Init+0x1d8>)
 800abe8:	6819      	ldr	r1, [r3, #0]
 800abea:	2300      	movs	r3, #0
 800abec:	9300      	str	r3, [sp, #0]
 800abee:	4b1d      	ldr	r3, [pc, #116]	@ (800ac64 <LoRaWAN_Init+0x1dc>)
 800abf0:	2200      	movs	r2, #0
 800abf2:	481d      	ldr	r0, [pc, #116]	@ (800ac68 <LoRaWAN_Init+0x1e0>)
 800abf4:	f012 f804 	bl	801cc00 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800abf8:	481b      	ldr	r0, [pc, #108]	@ (800ac68 <LoRaWAN_Init+0x1e0>)
 800abfa:	f012 f837 	bl	801cc6c <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800abfe:	bf00      	nop
 800ac00:	3708      	adds	r7, #8
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	080209bc 	.word	0x080209bc
 800ac0c:	080209e0 	.word	0x080209e0
 800ac10:	08020a04 	.word	0x08020a04
 800ac14:	08020a28 	.word	0x08020a28
 800ac18:	08020a4c 	.word	0x08020a4c
 800ac1c:	0800b7a9 	.word	0x0800b7a9
 800ac20:	200009b4 	.word	0x200009b4
 800ac24:	0800b7bb 	.word	0x0800b7bb
 800ac28:	200009cc 	.word	0x200009cc
 800ac2c:	0800b7cd 	.word	0x0800b7cd
 800ac30:	200009e4 	.word	0x200009e4
 800ac34:	0800bb89 	.word	0x0800bb89
 800ac38:	200008a8 	.word	0x200008a8
 800ac3c:	0800dba9 	.word	0x0800dba9
 800ac40:	0800ae71 	.word	0x0800ae71
 800ac44:	0800bbad 	.word	0x0800bbad
 800ac48:	0800bb09 	.word	0x0800bb09
 800ac4c:	20000020 	.word	0x20000020
 800ac50:	2000006c 	.word	0x2000006c
 800ac54:	2000001c 	.word	0x2000001c
 800ac58:	2000001d 	.word	0x2000001d
 800ac5c:	2000088c 	.word	0x2000088c
 800ac60:	20000084 	.word	0x20000084
 800ac64:	0800b785 	.word	0x0800b785
 800ac68:	20000890 	.word	0x20000890

0800ac6c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ac6c:	b590      	push	{r4, r7, lr}
 800ac6e:	b087      	sub	sp, #28
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	4603      	mov	r3, r0
 800ac74:	80fb      	strh	r3, [r7, #6]
char ledpulado[] = "Led pulsado\r\n";
 800ac76:	4b19      	ldr	r3, [pc, #100]	@ (800acdc <HAL_GPIO_EXTI_Callback+0x70>)
 800ac78:	f107 0408 	add.w	r4, r7, #8
 800ac7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ac7e:	c407      	stmia	r4!, {r0, r1, r2}
 800ac80:	8023      	strh	r3, [r4, #0]
  switch (GPIO_Pin)
 800ac82:	88fb      	ldrh	r3, [r7, #6]
 800ac84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac88:	d003      	beq.n	800ac92 <HAL_GPIO_EXTI_Callback+0x26>
 800ac8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac8e:	d01c      	beq.n	800acca <HAL_GPIO_EXTI_Callback+0x5e>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800ac90:	e020      	b.n	800acd4 <HAL_GPIO_EXTI_Callback+0x68>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800ac92:	2201      	movs	r2, #1
 800ac94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ac98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ac9c:	f7fa ffd9 	bl	8005c52 <HAL_GPIO_WritePin>
      HAL_UART_Transmit(&huart1, (uint8_t*)ledpulado, strlen(ledpulado), HAL_MAX_DELAY);
 800aca0:	f107 0308 	add.w	r3, r7, #8
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7f5 fa6b 	bl	8000180 <strlen>
 800acaa:	4603      	mov	r3, r0
 800acac:	b29a      	uxth	r2, r3
 800acae:	f107 0108 	add.w	r1, r7, #8
 800acb2:	f04f 33ff 	mov.w	r3, #4294967295
 800acb6:	480a      	ldr	r0, [pc, #40]	@ (800ace0 <HAL_GPIO_EXTI_Callback+0x74>)
 800acb8:	f7fd fc57 	bl	800856a <HAL_UART_Transmit>
      UTIL_TIMER_Start(&LedTimer);
 800acbc:	4809      	ldr	r0, [pc, #36]	@ (800ace4 <HAL_GPIO_EXTI_Callback+0x78>)
 800acbe:	f011 ffd5 	bl	801cc6c <UTIL_TIMER_Start>
      button_pressed = 1;
 800acc2:	4b09      	ldr	r3, [pc, #36]	@ (800ace8 <HAL_GPIO_EXTI_Callback+0x7c>)
 800acc4:	2201      	movs	r2, #1
 800acc6:	701a      	strb	r2, [r3, #0]
      break;
 800acc8:	e004      	b.n	800acd4 <HAL_GPIO_EXTI_Callback+0x68>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800acca:	2100      	movs	r1, #0
 800accc:	2002      	movs	r0, #2
 800acce:	f011 ff17 	bl	801cb00 <UTIL_SEQ_SetTask>
      break;
 800acd2:	bf00      	nop
  }
}
 800acd4:	bf00      	nop
 800acd6:	371c      	adds	r7, #28
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd90      	pop	{r4, r7, pc}
 800acdc:	08020a70 	.word	0x08020a70
 800ace0:	200004ac 	.word	0x200004ac
 800ace4:	200003ac 	.word	0x200003ac
 800ace8:	200003a9 	.word	0x200003a9

0800acec <StartMeterReading>:
/* USER CODE END PB_Callbacks */

/* Private functions ---------------------------------------------------------*/
/* USER CODE BEGIN PrFD */
static void StartMeterReading(void)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	af00      	add	r7, sp, #0
  meter_retry_count = 0;
 800acf0:	4b0a      	ldr	r3, [pc, #40]	@ (800ad1c <StartMeterReading+0x30>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	701a      	strb	r2, [r3, #0]
  meter_data_ready = 0; // Invalidar datos anteriores
 800acf6:	4b0a      	ldr	r3, [pc, #40]	@ (800ad20 <StartMeterReading+0x34>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	701a      	strb	r2, [r3, #0]
  
  // Iniciar primer intento
  meter_retry_count++;
 800acfc:	4b07      	ldr	r3, [pc, #28]	@ (800ad1c <StartMeterReading+0x30>)
 800acfe:	781b      	ldrb	r3, [r3, #0]
 800ad00:	3301      	adds	r3, #1
 800ad02:	b2da      	uxtb	r2, r3
 800ad04:	4b05      	ldr	r3, [pc, #20]	@ (800ad1c <StartMeterReading+0x30>)
 800ad06:	701a      	strb	r2, [r3, #0]
  RequestMeterRead(meter_retry_count);
 800ad08:	4b04      	ldr	r3, [pc, #16]	@ (800ad1c <StartMeterReading+0x30>)
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	f7f7 f8cd 	bl	8001eac <RequestMeterRead>
  
  // Iniciar timer de timeout
  UTIL_TIMER_Start(&MeterTimeoutTimer);
 800ad12:	4804      	ldr	r0, [pc, #16]	@ (800ad24 <StartMeterReading+0x38>)
 800ad14:	f011 ffaa 	bl	801cc6c <UTIL_TIMER_Start>
}
 800ad18:	bf00      	nop
 800ad1a:	bd80      	pop	{r7, pc}
 800ad1c:	20000a14 	.word	0x20000a14
 800ad20:	200003a8 	.word	0x200003a8
 800ad24:	200009fc 	.word	0x200009fc

0800ad28 <OnRxData>:
  }
}
/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800ad28:	b5b0      	push	{r4, r5, r7, lr}
 800ad2a:	b08a      	sub	sp, #40	@ 0x28
 800ad2c:	af06      	add	r7, sp, #24
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800ad32:	2300      	movs	r3, #0
 800ad34:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f000 8086 	beq.w	800ae4a <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800ad3e:	4845      	ldr	r0, [pc, #276]	@ (800ae54 <OnRxData+0x12c>)
 800ad40:	f011 ff94 	bl	801cc6c <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	781b      	ldrb	r3, [r3, #0]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d05a      	beq.n	800ae02 <OnRxData+0xda>
    {
      if (appData != NULL)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d057      	beq.n	800ae02 <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d050      	beq.n	800ae02 <OnRxData+0xda>
        {
          switch (appData->Port)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	781b      	ldrb	r3, [r3, #0]
 800ad64:	2b02      	cmp	r3, #2
 800ad66:	d01f      	beq.n	800ada8 <OnRxData+0x80>
 800ad68:	2b03      	cmp	r3, #3
 800ad6a:	d145      	bne.n	800adf8 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	785b      	ldrb	r3, [r3, #1]
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d143      	bne.n	800adfc <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	2b02      	cmp	r3, #2
 800ad7c:	d00e      	beq.n	800ad9c <OnRxData+0x74>
 800ad7e:	2b02      	cmp	r3, #2
 800ad80:	dc10      	bgt.n	800ada4 <OnRxData+0x7c>
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d002      	beq.n	800ad8c <OnRxData+0x64>
 800ad86:	2b01      	cmp	r3, #1
 800ad88:	d004      	beq.n	800ad94 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800ad8a:	e00b      	b.n	800ada4 <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	f003 f8f5 	bl	800df7c <LmHandlerRequestClass>
                    break;
 800ad92:	e008      	b.n	800ada6 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800ad94:	2001      	movs	r0, #1
 800ad96:	f003 f8f1 	bl	800df7c <LmHandlerRequestClass>
                    break;
 800ad9a:	e004      	b.n	800ada6 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800ad9c:	2002      	movs	r0, #2
 800ad9e:	f003 f8ed 	bl	800df7c <LmHandlerRequestClass>
                    break;
 800ada2:	e000      	b.n	800ada6 <OnRxData+0x7e>
                    break;
 800ada4:	bf00      	nop
                }
              }
              break;
 800ada6:	e029      	b.n	800adfc <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	785b      	ldrb	r3, [r3, #1]
 800adac:	2b01      	cmp	r3, #1
 800adae:	d127      	bne.n	800ae00 <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	f003 0301 	and.w	r3, r3, #1
 800adba:	b2da      	uxtb	r2, r3
 800adbc:	4b26      	ldr	r3, [pc, #152]	@ (800ae58 <OnRxData+0x130>)
 800adbe:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800adc0:	4b25      	ldr	r3, [pc, #148]	@ (800ae58 <OnRxData+0x130>)
 800adc2:	781b      	ldrb	r3, [r3, #0]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d10b      	bne.n	800ade0 <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800adc8:	4b24      	ldr	r3, [pc, #144]	@ (800ae5c <OnRxData+0x134>)
 800adca:	2200      	movs	r2, #0
 800adcc:	2100      	movs	r1, #0
 800adce:	2003      	movs	r0, #3
 800add0:	f012 f9c4 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800add4:	2201      	movs	r2, #1
 800add6:	2120      	movs	r1, #32
 800add8:	4821      	ldr	r0, [pc, #132]	@ (800ae60 <OnRxData+0x138>)
 800adda:	f7fa ff3a 	bl	8005c52 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800adde:	e00f      	b.n	800ae00 <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800ade0:	4b20      	ldr	r3, [pc, #128]	@ (800ae64 <OnRxData+0x13c>)
 800ade2:	2200      	movs	r2, #0
 800ade4:	2100      	movs	r1, #0
 800ade6:	2003      	movs	r0, #3
 800ade8:	f012 f9b8 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800adec:	2200      	movs	r2, #0
 800adee:	2120      	movs	r1, #32
 800adf0:	481b      	ldr	r0, [pc, #108]	@ (800ae60 <OnRxData+0x138>)
 800adf2:	f7fa ff2e 	bl	8005c52 <HAL_GPIO_WritePin>
              break;
 800adf6:	e003      	b.n	800ae00 <OnRxData+0xd8>

            default:

              break;
 800adf8:	bf00      	nop
 800adfa:	e002      	b.n	800ae02 <OnRxData+0xda>
              break;
 800adfc:	bf00      	nop
 800adfe:	e000      	b.n	800ae02 <OnRxData+0xda>
              break;
 800ae00:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	7c1b      	ldrb	r3, [r3, #16]
 800ae06:	2b05      	cmp	r3, #5
 800ae08:	d81f      	bhi.n	800ae4a <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	7bfa      	ldrb	r2, [r7, #15]
 800ae10:	6839      	ldr	r1, [r7, #0]
 800ae12:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800ae16:	460c      	mov	r4, r1
 800ae18:	6839      	ldr	r1, [r7, #0]
 800ae1a:	7c09      	ldrb	r1, [r1, #16]
 800ae1c:	4608      	mov	r0, r1
 800ae1e:	4912      	ldr	r1, [pc, #72]	@ (800ae68 <OnRxData+0x140>)
 800ae20:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ae24:	6838      	ldr	r0, [r7, #0]
 800ae26:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800ae2a:	4605      	mov	r5, r0
 800ae2c:	6838      	ldr	r0, [r7, #0]
 800ae2e:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800ae32:	9005      	str	r0, [sp, #20]
 800ae34:	9504      	str	r5, [sp, #16]
 800ae36:	9103      	str	r1, [sp, #12]
 800ae38:	9402      	str	r4, [sp, #8]
 800ae3a:	9201      	str	r2, [sp, #4]
 800ae3c:	9300      	str	r3, [sp, #0]
 800ae3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ae6c <OnRxData+0x144>)
 800ae40:	2200      	movs	r2, #0
 800ae42:	2100      	movs	r1, #0
 800ae44:	2003      	movs	r0, #3
 800ae46:	f012 f989 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800ae4a:	bf00      	nop
 800ae4c:	3710      	adds	r7, #16
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bdb0      	pop	{r4, r5, r7, pc}
 800ae52:	bf00      	nop
 800ae54:	200009cc 	.word	0x200009cc
 800ae58:	200009b2 	.word	0x200009b2
 800ae5c:	08020b08 	.word	0x08020b08
 800ae60:	48000400 	.word	0x48000400
 800ae64:	08020b14 	.word	0x08020b14
 800ae68:	20000090 	.word	0x20000090
 800ae6c:	08020b20 	.word	0x08020b20

0800ae70 <SendTxData>:

static void SendTxData(void)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b090      	sub	sp, #64	@ 0x40
 800ae74:	af02      	add	r7, sp, #8
  //    Si meter_data_ready == 0, significa que fallo (timeout). Enviamos lo que hay.
  
  // Hay un caso borde: El timer de LoRaWAN dispara SendTxData.
  // Nosotros interceptamos aqui.
  
  if (meter_retry_count == 0) {
 800ae76:	4b39      	ldr	r3, [pc, #228]	@ (800af5c <SendTxData+0xec>)
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d109      	bne.n	800ae92 <SendTxData+0x22>
      APP_LOG(TS_ON, VLEVEL_M, "Ciclo LoRaWAN: Iniciando lectura de medidor...\r\n");
 800ae7e:	4b38      	ldr	r3, [pc, #224]	@ (800af60 <SendTxData+0xf0>)
 800ae80:	2201      	movs	r2, #1
 800ae82:	2100      	movs	r1, #0
 800ae84:	2002      	movs	r0, #2
 800ae86:	f012 f969 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
      StartMeterReading();
 800ae8a:	f7ff ff2f 	bl	800acec <StartMeterReading>
      return; // Salimos para esperar a que termine la lectura
 800ae8e:	f000 bc54 	b.w	800b73a <SendTxData+0x8ca>
  // 2. OnMeterTimeoutTimerEvent llamo a SendTxData (fallo)
  
  // En ambos casos, procedemos a enviar.
  // IMPORTANTE: Resetear meter_retry_count para la proxima vez?
  // Si lo reseteamos aqui, la proxima vez que entre (por timer LoRaWAN) sera 0 y leera de nuevo. Correcto.
  meter_retry_count = 0; 
 800ae92:	4b32      	ldr	r3, [pc, #200]	@ (800af5c <SendTxData+0xec>)
 800ae94:	2200      	movs	r2, #0
 800ae96:	701a      	strb	r2, [r3, #0]
  

  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800ae98:	23ff      	movs	r3, #255	@ 0xff
 800ae9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  UTIL_TIMER_Time_t nextTxIn = 0;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t payload_index = 0;
 800aea2:	2300      	movs	r3, #0
 800aea4:	633b      	str	r3, [r7, #48]	@ 0x30

  AppData.Port = LORAWAN_USER_APP_PORT;
 800aea6:	4b2f      	ldr	r3, [pc, #188]	@ (800af64 <SendTxData+0xf4>)
 800aea8:	2202      	movs	r2, #2
 800aeaa:	701a      	strb	r2, [r3, #0]

  // Verificar si hay datos del medidor listos (y que no sea un envio forzado por error de lectura)
  if (meter_data_ready) {
 800aeac:	4b2e      	ldr	r3, [pc, #184]	@ (800af68 <SendTxData+0xf8>)
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	f000 8385 	beq.w	800b5c2 <SendTxData+0x752>
      APP_LOG(TS_ON, VLEVEL_M, "Construyendo payload TLV desde datos OBIS...\r\n");
 800aeb8:	4b2c      	ldr	r3, [pc, #176]	@ (800af6c <SendTxData+0xfc>)
 800aeba:	2201      	movs	r2, #1
 800aebc:	2100      	movs	r1, #0
 800aebe:	2002      	movs	r0, #2
 800aec0:	f012 f94c 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>

      // Variables temporales para parseo
      float valor_float = 0.0f;
 800aec4:	f04f 0300 	mov.w	r3, #0
 800aec8:	607b      	str	r3, [r7, #4]
      uint32_t valor_uint32 = 0;
 800aeca:	2300      	movs	r3, #0
 800aecc:	603b      	str	r3, [r7, #0]
      bool parse_ok = false;
 800aece:	2300      	movs	r3, #0
 800aed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // ===== 0x02: Batera (%) - 1 byte =====
    uint8_t bateria_level_lora = GetBatteryLevel();
 800aed4:	f7f7 fa38 	bl	8002348 <GetBatteryLevel>
 800aed8:	4603      	mov	r3, r0
 800aeda:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t bateria_pct = 0xFF;
 800aede:	23ff      	movs	r3, #255	@ 0xff
 800aee0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* Convert LoRa battery level (1..254) to percentage (0..100).
     Keep 0xFF as 'not measured' sentinel. */
    if (bateria_level_lora == 0xFF)
 800aee4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aee8:	2bff      	cmp	r3, #255	@ 0xff
 800aeea:	d103      	bne.n	800aef4 <SendTxData+0x84>
    {
      bateria_pct = 0xFF;
 800aeec:	23ff      	movs	r3, #255	@ 0xff
 800aeee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800aef2:	e017      	b.n	800af24 <SendTxData+0xb4>
    }
    else if (bateria_level_lora == 0)
 800aef4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d103      	bne.n	800af04 <SendTxData+0x94>
    {
      bateria_pct = 0;
 800aefc:	2300      	movs	r3, #0
 800aefe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800af02:	e00f      	b.n	800af24 <SendTxData+0xb4>
    }
    else
    {
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800af04:	23fe      	movs	r3, #254	@ 0xfe
 800af06:	84bb      	strh	r3, [r7, #36]	@ 0x24
      bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800af08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800af0c:	2264      	movs	r2, #100	@ 0x64
 800af0e:	fb02 f303 	mul.w	r3, r2, r3
 800af12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800af14:	0852      	lsrs	r2, r2, #1
 800af16:	b292      	uxth	r2, r2
 800af18:	441a      	add	r2, r3
 800af1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800af1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800af20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    AppData.Buffer[payload_index++] = 0x02;  // ID
 800af24:	4b0f      	ldr	r3, [pc, #60]	@ (800af64 <SendTxData+0xf4>)
 800af26:	685a      	ldr	r2, [r3, #4]
 800af28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2a:	1c59      	adds	r1, r3, #1
 800af2c:	6339      	str	r1, [r7, #48]	@ 0x30
 800af2e:	4413      	add	r3, r2
 800af30:	2202      	movs	r2, #2
 800af32:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[payload_index++] = bateria_pct;
 800af34:	4b0b      	ldr	r3, [pc, #44]	@ (800af64 <SendTxData+0xf4>)
 800af36:	685a      	ldr	r2, [r3, #4]
 800af38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af3a:	1c59      	adds	r1, r3, #1
 800af3c:	6339      	str	r1, [r7, #48]	@ 0x30
 800af3e:	4413      	add	r3, r2
 800af40:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800af44:	701a      	strb	r2, [r3, #0]
    if (bateria_pct == 0xFF)
 800af46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af4a:	2bff      	cmp	r3, #255	@ 0xff
 800af4c:	d112      	bne.n	800af74 <SendTxData+0x104>
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800af4e:	4b08      	ldr	r3, [pc, #32]	@ (800af70 <SendTxData+0x100>)
 800af50:	2201      	movs	r2, #1
 800af52:	2100      	movs	r1, #0
 800af54:	2002      	movs	r0, #2
 800af56:	f012 f901 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
 800af5a:	e014      	b.n	800af86 <SendTxData+0x116>
 800af5c:	20000a14 	.word	0x20000a14
 800af60:	08020b68 	.word	0x08020b68
 800af64:	20000088 	.word	0x20000088
 800af68:	200003a8 	.word	0x200003a8
 800af6c:	08020b9c 	.word	0x08020b9c
 800af70:	08020bcc 	.word	0x08020bcc
    }
    else
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800af74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af78:	9300      	str	r3, [sp, #0]
 800af7a:	4bac      	ldr	r3, [pc, #688]	@ (800b22c <SendTxData+0x3bc>)
 800af7c:	2201      	movs	r2, #1
 800af7e:	2100      	movs	r1, #0
 800af80:	2002      	movs	r0, #2
 800af82:	f012 f8eb 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

    /* ===== 0x04: network_state (1 byte) - detect external 3.3V on PB5 ===== */
    {
      uint8_t net_state = 0;
 800af86:	2300      	movs	r3, #0
 800af88:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800af8c:	2120      	movs	r1, #32
 800af8e:	48a8      	ldr	r0, [pc, #672]	@ (800b230 <SendTxData+0x3c0>)
 800af90:	f7fa fe48 	bl	8005c24 <HAL_GPIO_ReadPin>
 800af94:	4603      	mov	r3, r0
 800af96:	2b01      	cmp	r3, #1
 800af98:	d102      	bne.n	800afa0 <SendTxData+0x130>
      {
        net_state = 1; /* external 3.3V present */
 800af9a:	2301      	movs	r3, #1
 800af9c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      }
      AppData.Buffer[payload_index++] = 0x04; /* ID */
 800afa0:	4ba4      	ldr	r3, [pc, #656]	@ (800b234 <SendTxData+0x3c4>)
 800afa2:	685a      	ldr	r2, [r3, #4]
 800afa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa6:	1c59      	adds	r1, r3, #1
 800afa8:	6339      	str	r1, [r7, #48]	@ 0x30
 800afaa:	4413      	add	r3, r2
 800afac:	2204      	movs	r2, #4
 800afae:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = net_state;
 800afb0:	4ba0      	ldr	r3, [pc, #640]	@ (800b234 <SendTxData+0x3c4>)
 800afb2:	685a      	ldr	r2, [r3, #4]
 800afb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb6:	1c59      	adds	r1, r3, #1
 800afb8:	6339      	str	r1, [r7, #48]	@ 0x30
 800afba:	4413      	add	r3, r2
 800afbc:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800afc0:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800afc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800afc6:	9300      	str	r3, [sp, #0]
 800afc8:	4b9b      	ldr	r3, [pc, #620]	@ (800b238 <SendTxData+0x3c8>)
 800afca:	2201      	movs	r2, #1
 800afcc:	2100      	movs	r1, #0
 800afce:	2002      	movs	r0, #2
 800afd0:	f012 f8c4 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0A: Energa activa total (15.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "15.8.0(", &valor_float);
 800afd4:	1d3b      	adds	r3, r7, #4
 800afd6:	461a      	mov	r2, r3
 800afd8:	4998      	ldr	r1, [pc, #608]	@ (800b23c <SendTxData+0x3cc>)
 800afda:	4899      	ldr	r0, [pc, #612]	@ (800b240 <SendTxData+0x3d0>)
 800afdc:	f000 fe88 	bl	800bcf0 <ParseOBISFloat>
 800afe0:	4603      	mov	r3, r0
 800afe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800afe6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800afea:	2b00      	cmp	r3, #0
 800afec:	d04d      	beq.n	800b08a <SendTxData+0x21a>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f04f 0100 	mov.w	r1, #0
 800aff4:	4618      	mov	r0, r3
 800aff6:	f7f5 ff79 	bl	8000eec <__aeabi_fcmpge>
 800affa:	4603      	mov	r3, r0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d044      	beq.n	800b08a <SendTxData+0x21a>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	4990      	ldr	r1, [pc, #576]	@ (800b244 <SendTxData+0x3d4>)
 800b004:	4618      	mov	r0, r3
 800b006:	f7f5 ff5d 	bl	8000ec4 <__aeabi_fcmplt>
 800b00a:	4603      	mov	r3, r0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d03c      	beq.n	800b08a <SendTxData+0x21a>
      uint32_t energia_kwh = (uint32_t)(valor_float);  // kWh a Wh
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4618      	mov	r0, r3
 800b014:	f7f5 ffa4 	bl	8000f60 <__aeabi_f2uiz>
 800b018:	4603      	mov	r3, r0
 800b01a:	623b      	str	r3, [r7, #32]
      AppData.Buffer[payload_index++] = 0x0A;  // ID
 800b01c:	4b85      	ldr	r3, [pc, #532]	@ (800b234 <SendTxData+0x3c4>)
 800b01e:	685a      	ldr	r2, [r3, #4]
 800b020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b022:	1c59      	adds	r1, r3, #1
 800b024:	6339      	str	r1, [r7, #48]	@ 0x30
 800b026:	4413      	add	r3, r2
 800b028:	220a      	movs	r2, #10
 800b02a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 24) & 0xFF;
 800b02c:	6a3b      	ldr	r3, [r7, #32]
 800b02e:	0e18      	lsrs	r0, r3, #24
 800b030:	4b80      	ldr	r3, [pc, #512]	@ (800b234 <SendTxData+0x3c4>)
 800b032:	685a      	ldr	r2, [r3, #4]
 800b034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b036:	1c59      	adds	r1, r3, #1
 800b038:	6339      	str	r1, [r7, #48]	@ 0x30
 800b03a:	4413      	add	r3, r2
 800b03c:	b2c2      	uxtb	r2, r0
 800b03e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 16) & 0xFF;
 800b040:	6a3b      	ldr	r3, [r7, #32]
 800b042:	0c18      	lsrs	r0, r3, #16
 800b044:	4b7b      	ldr	r3, [pc, #492]	@ (800b234 <SendTxData+0x3c4>)
 800b046:	685a      	ldr	r2, [r3, #4]
 800b048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b04a:	1c59      	adds	r1, r3, #1
 800b04c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b04e:	4413      	add	r3, r2
 800b050:	b2c2      	uxtb	r2, r0
 800b052:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 8) & 0xFF;
 800b054:	6a3b      	ldr	r3, [r7, #32]
 800b056:	0a18      	lsrs	r0, r3, #8
 800b058:	4b76      	ldr	r3, [pc, #472]	@ (800b234 <SendTxData+0x3c4>)
 800b05a:	685a      	ldr	r2, [r3, #4]
 800b05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05e:	1c59      	adds	r1, r3, #1
 800b060:	6339      	str	r1, [r7, #48]	@ 0x30
 800b062:	4413      	add	r3, r2
 800b064:	b2c2      	uxtb	r2, r0
 800b066:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = energia_kwh & 0xFF;
 800b068:	4b72      	ldr	r3, [pc, #456]	@ (800b234 <SendTxData+0x3c4>)
 800b06a:	685a      	ldr	r2, [r3, #4]
 800b06c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b06e:	1c59      	adds	r1, r3, #1
 800b070:	6339      	str	r1, [r7, #48]	@ 0x30
 800b072:	4413      	add	r3, r2
 800b074:	6a3a      	ldr	r2, [r7, #32]
 800b076:	b2d2      	uxtb	r2, r2
 800b078:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0A Activa_Total=%u Wh\r\n", (unsigned int)energia_kwh);
 800b07a:	6a3b      	ldr	r3, [r7, #32]
 800b07c:	9300      	str	r3, [sp, #0]
 800b07e:	4b72      	ldr	r3, [pc, #456]	@ (800b248 <SendTxData+0x3d8>)
 800b080:	2201      	movs	r2, #1
 800b082:	2100      	movs	r1, #0
 800b084:	2002      	movs	r0, #2
 800b086:	f012 f869 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0B: Energa reactiva total (130.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "130.8.0(", &valor_float);
 800b08a:	1d3b      	adds	r3, r7, #4
 800b08c:	461a      	mov	r2, r3
 800b08e:	496f      	ldr	r1, [pc, #444]	@ (800b24c <SendTxData+0x3dc>)
 800b090:	486b      	ldr	r0, [pc, #428]	@ (800b240 <SendTxData+0x3d0>)
 800b092:	f000 fe2d 	bl	800bcf0 <ParseOBISFloat>
 800b096:	4603      	mov	r3, r0
 800b098:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b09c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d04d      	beq.n	800b140 <SendTxData+0x2d0>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f04f 0100 	mov.w	r1, #0
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7f5 ff1e 	bl	8000eec <__aeabi_fcmpge>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d044      	beq.n	800b140 <SendTxData+0x2d0>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	4962      	ldr	r1, [pc, #392]	@ (800b244 <SendTxData+0x3d4>)
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f7f5 ff02 	bl	8000ec4 <__aeabi_fcmplt>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d03c      	beq.n	800b140 <SendTxData+0x2d0>
      uint32_t reactiva_kvarh = (uint32_t)(valor_float);  // kVArh a VArh
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7f5 ff49 	bl	8000f60 <__aeabi_f2uiz>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	61fb      	str	r3, [r7, #28]
      AppData.Buffer[payload_index++] = 0x0B;  // ID
 800b0d2:	4b58      	ldr	r3, [pc, #352]	@ (800b234 <SendTxData+0x3c4>)
 800b0d4:	685a      	ldr	r2, [r3, #4]
 800b0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0d8:	1c59      	adds	r1, r3, #1
 800b0da:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0dc:	4413      	add	r3, r2
 800b0de:	220b      	movs	r2, #11
 800b0e0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 24) & 0xFF;
 800b0e2:	69fb      	ldr	r3, [r7, #28]
 800b0e4:	0e18      	lsrs	r0, r3, #24
 800b0e6:	4b53      	ldr	r3, [pc, #332]	@ (800b234 <SendTxData+0x3c4>)
 800b0e8:	685a      	ldr	r2, [r3, #4]
 800b0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ec:	1c59      	adds	r1, r3, #1
 800b0ee:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0f0:	4413      	add	r3, r2
 800b0f2:	b2c2      	uxtb	r2, r0
 800b0f4:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 16) & 0xFF;
 800b0f6:	69fb      	ldr	r3, [r7, #28]
 800b0f8:	0c18      	lsrs	r0, r3, #16
 800b0fa:	4b4e      	ldr	r3, [pc, #312]	@ (800b234 <SendTxData+0x3c4>)
 800b0fc:	685a      	ldr	r2, [r3, #4]
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b100:	1c59      	adds	r1, r3, #1
 800b102:	6339      	str	r1, [r7, #48]	@ 0x30
 800b104:	4413      	add	r3, r2
 800b106:	b2c2      	uxtb	r2, r0
 800b108:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 8) & 0xFF;
 800b10a:	69fb      	ldr	r3, [r7, #28]
 800b10c:	0a18      	lsrs	r0, r3, #8
 800b10e:	4b49      	ldr	r3, [pc, #292]	@ (800b234 <SendTxData+0x3c4>)
 800b110:	685a      	ldr	r2, [r3, #4]
 800b112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b114:	1c59      	adds	r1, r3, #1
 800b116:	6339      	str	r1, [r7, #48]	@ 0x30
 800b118:	4413      	add	r3, r2
 800b11a:	b2c2      	uxtb	r2, r0
 800b11c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_kvarh & 0xFF;
 800b11e:	4b45      	ldr	r3, [pc, #276]	@ (800b234 <SendTxData+0x3c4>)
 800b120:	685a      	ldr	r2, [r3, #4]
 800b122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b124:	1c59      	adds	r1, r3, #1
 800b126:	6339      	str	r1, [r7, #48]	@ 0x30
 800b128:	4413      	add	r3, r2
 800b12a:	69fa      	ldr	r2, [r7, #28]
 800b12c:	b2d2      	uxtb	r2, r2
 800b12e:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0B Reactiva_Total=%u VArh\r\n", (unsigned int)reactiva_kvarh);
 800b130:	69fb      	ldr	r3, [r7, #28]
 800b132:	9300      	str	r3, [sp, #0]
 800b134:	4b46      	ldr	r3, [pc, #280]	@ (800b250 <SendTxData+0x3e0>)
 800b136:	2201      	movs	r2, #1
 800b138:	2100      	movs	r1, #0
 800b13a:	2002      	movs	r0, #2
 800b13c:	f012 f80e 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x28: Demanda mxima potencia (1.6.0) - 2 bytes en W =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.6.0(", &valor_float);
 800b140:	1d3b      	adds	r3, r7, #4
 800b142:	461a      	mov	r2, r3
 800b144:	4943      	ldr	r1, [pc, #268]	@ (800b254 <SendTxData+0x3e4>)
 800b146:	483e      	ldr	r0, [pc, #248]	@ (800b240 <SendTxData+0x3d0>)
 800b148:	f000 fdd2 	bl	800bcf0 <ParseOBISFloat>
 800b14c:	4603      	mov	r3, r0
 800b14e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 65.535f) {
 800b152:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b156:	2b00      	cmp	r3, #0
 800b158:	d03a      	beq.n	800b1d0 <SendTxData+0x360>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f04f 0100 	mov.w	r1, #0
 800b160:	4618      	mov	r0, r3
 800b162:	f7f5 fec3 	bl	8000eec <__aeabi_fcmpge>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d031      	beq.n	800b1d0 <SendTxData+0x360>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	493a      	ldr	r1, [pc, #232]	@ (800b258 <SendTxData+0x3e8>)
 800b170:	4618      	mov	r0, r3
 800b172:	f7f5 fea7 	bl	8000ec4 <__aeabi_fcmplt>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d029      	beq.n	800b1d0 <SendTxData+0x360>
      uint16_t peak_demand_kw = (uint16_t)(valor_float);  // kW a W
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	4618      	mov	r0, r3
 800b180:	f7f5 feee 	bl	8000f60 <__aeabi_f2uiz>
 800b184:	4603      	mov	r3, r0
 800b186:	837b      	strh	r3, [r7, #26]
      AppData.Buffer[payload_index++] = 0x28;  // ID
 800b188:	4b2a      	ldr	r3, [pc, #168]	@ (800b234 <SendTxData+0x3c4>)
 800b18a:	685a      	ldr	r2, [r3, #4]
 800b18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b18e:	1c59      	adds	r1, r3, #1
 800b190:	6339      	str	r1, [r7, #48]	@ 0x30
 800b192:	4413      	add	r3, r2
 800b194:	2228      	movs	r2, #40	@ 0x28
 800b196:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (peak_demand_kw >> 8) & 0xFF;
 800b198:	8b7b      	ldrh	r3, [r7, #26]
 800b19a:	0a1b      	lsrs	r3, r3, #8
 800b19c:	b298      	uxth	r0, r3
 800b19e:	4b25      	ldr	r3, [pc, #148]	@ (800b234 <SendTxData+0x3c4>)
 800b1a0:	685a      	ldr	r2, [r3, #4]
 800b1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1a4:	1c59      	adds	r1, r3, #1
 800b1a6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1a8:	4413      	add	r3, r2
 800b1aa:	b2c2      	uxtb	r2, r0
 800b1ac:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = peak_demand_kw & 0xFF;
 800b1ae:	4b21      	ldr	r3, [pc, #132]	@ (800b234 <SendTxData+0x3c4>)
 800b1b0:	685a      	ldr	r2, [r3, #4]
 800b1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1b4:	1c59      	adds	r1, r3, #1
 800b1b6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1b8:	4413      	add	r3, r2
 800b1ba:	8b7a      	ldrh	r2, [r7, #26]
 800b1bc:	b2d2      	uxtb	r2, r2
 800b1be:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x28 Demanda_Max=%u W\r\n", (unsigned int)peak_demand_kw);
 800b1c0:	8b7b      	ldrh	r3, [r7, #26]
 800b1c2:	9300      	str	r3, [sp, #0]
 800b1c4:	4b25      	ldr	r3, [pc, #148]	@ (800b25c <SendTxData+0x3ec>)
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	2100      	movs	r1, #0
 800b1ca:	2002      	movs	r0, #2
 800b1cc:	f011 ffc6 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3C: Energa activa consumida (1.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.8.0(", &valor_float);
 800b1d0:	1d3b      	adds	r3, r7, #4
 800b1d2:	461a      	mov	r2, r3
 800b1d4:	4922      	ldr	r1, [pc, #136]	@ (800b260 <SendTxData+0x3f0>)
 800b1d6:	481a      	ldr	r0, [pc, #104]	@ (800b240 <SendTxData+0x3d0>)
 800b1d8:	f000 fd8a 	bl	800bcf0 <ParseOBISFloat>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b1e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d06b      	beq.n	800b2c2 <SendTxData+0x452>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f04f 0100 	mov.w	r1, #0
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	f7f5 fe7b 	bl	8000eec <__aeabi_fcmpge>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d062      	beq.n	800b2c2 <SendTxData+0x452>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4911      	ldr	r1, [pc, #68]	@ (800b244 <SendTxData+0x3d4>)
 800b200:	4618      	mov	r0, r3
 800b202:	f7f5 fe5f 	bl	8000ec4 <__aeabi_fcmplt>
 800b206:	4603      	mov	r3, r0
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d05a      	beq.n	800b2c2 <SendTxData+0x452>
      uint32_t consumida_kwh = (uint32_t)(valor_float);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	4618      	mov	r0, r3
 800b210:	f7f5 fea6 	bl	8000f60 <__aeabi_f2uiz>
 800b214:	4603      	mov	r3, r0
 800b216:	617b      	str	r3, [r7, #20]
      AppData.Buffer[payload_index++] = 0x3C;  // ID
 800b218:	4b06      	ldr	r3, [pc, #24]	@ (800b234 <SendTxData+0x3c4>)
 800b21a:	685a      	ldr	r2, [r3, #4]
 800b21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b21e:	1c59      	adds	r1, r3, #1
 800b220:	6339      	str	r1, [r7, #48]	@ 0x30
 800b222:	4413      	add	r3, r2
 800b224:	223c      	movs	r2, #60	@ 0x3c
 800b226:	701a      	strb	r2, [r3, #0]
 800b228:	e01c      	b.n	800b264 <SendTxData+0x3f4>
 800b22a:	bf00      	nop
 800b22c:	08020be4 	.word	0x08020be4
 800b230:	48000400 	.word	0x48000400
 800b234:	20000088 	.word	0x20000088
 800b238:	08020c00 	.word	0x08020c00
 800b23c:	08020c20 	.word	0x08020c20
 800b240:	20000670 	.word	0x20000670
 800b244:	4b189680 	.word	0x4b189680
 800b248:	08020c28 	.word	0x08020c28
 800b24c:	08020c48 	.word	0x08020c48
 800b250:	08020c54 	.word	0x08020c54
 800b254:	08020c78 	.word	0x08020c78
 800b258:	428311ec 	.word	0x428311ec
 800b25c:	08020c80 	.word	0x08020c80
 800b260:	08020ca0 	.word	0x08020ca0
      AppData.Buffer[payload_index++] = (consumida_kwh >> 24) & 0xFF;
 800b264:	697b      	ldr	r3, [r7, #20]
 800b266:	0e18      	lsrs	r0, r3, #24
 800b268:	4ba7      	ldr	r3, [pc, #668]	@ (800b508 <SendTxData+0x698>)
 800b26a:	685a      	ldr	r2, [r3, #4]
 800b26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26e:	1c59      	adds	r1, r3, #1
 800b270:	6339      	str	r1, [r7, #48]	@ 0x30
 800b272:	4413      	add	r3, r2
 800b274:	b2c2      	uxtb	r2, r0
 800b276:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 16) & 0xFF;
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	0c18      	lsrs	r0, r3, #16
 800b27c:	4ba2      	ldr	r3, [pc, #648]	@ (800b508 <SendTxData+0x698>)
 800b27e:	685a      	ldr	r2, [r3, #4]
 800b280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b282:	1c59      	adds	r1, r3, #1
 800b284:	6339      	str	r1, [r7, #48]	@ 0x30
 800b286:	4413      	add	r3, r2
 800b288:	b2c2      	uxtb	r2, r0
 800b28a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 8) & 0xFF;
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	0a18      	lsrs	r0, r3, #8
 800b290:	4b9d      	ldr	r3, [pc, #628]	@ (800b508 <SendTxData+0x698>)
 800b292:	685a      	ldr	r2, [r3, #4]
 800b294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b296:	1c59      	adds	r1, r3, #1
 800b298:	6339      	str	r1, [r7, #48]	@ 0x30
 800b29a:	4413      	add	r3, r2
 800b29c:	b2c2      	uxtb	r2, r0
 800b29e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = consumida_kwh & 0xFF;
 800b2a0:	4b99      	ldr	r3, [pc, #612]	@ (800b508 <SendTxData+0x698>)
 800b2a2:	685a      	ldr	r2, [r3, #4]
 800b2a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a6:	1c59      	adds	r1, r3, #1
 800b2a8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2aa:	4413      	add	r3, r2
 800b2ac:	697a      	ldr	r2, [r7, #20]
 800b2ae:	b2d2      	uxtb	r2, r2
 800b2b0:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3C Activa_Consumida=%u Wh\r\n", (unsigned int)consumida_kwh);
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	9300      	str	r3, [sp, #0]
 800b2b6:	4b95      	ldr	r3, [pc, #596]	@ (800b50c <SendTxData+0x69c>)
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	2100      	movs	r1, #0
 800b2bc:	2002      	movs	r0, #2
 800b2be:	f011 ff4d 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3D: Energa activa generada (2.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "2.8.0(", &valor_float);
 800b2c2:	1d3b      	adds	r3, r7, #4
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	4992      	ldr	r1, [pc, #584]	@ (800b510 <SendTxData+0x6a0>)
 800b2c8:	4892      	ldr	r0, [pc, #584]	@ (800b514 <SendTxData+0x6a4>)
 800b2ca:	f000 fd11 	bl	800bcf0 <ParseOBISFloat>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b2d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d04d      	beq.n	800b378 <SendTxData+0x508>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f04f 0100 	mov.w	r1, #0
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7f5 fe02 	bl	8000eec <__aeabi_fcmpge>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d044      	beq.n	800b378 <SendTxData+0x508>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	4989      	ldr	r1, [pc, #548]	@ (800b518 <SendTxData+0x6a8>)
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7f5 fde6 	bl	8000ec4 <__aeabi_fcmplt>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d03c      	beq.n	800b378 <SendTxData+0x508>
      uint32_t generada_kwh = (uint32_t)(valor_float);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	4618      	mov	r0, r3
 800b302:	f7f5 fe2d 	bl	8000f60 <__aeabi_f2uiz>
 800b306:	4603      	mov	r3, r0
 800b308:	613b      	str	r3, [r7, #16]
      AppData.Buffer[payload_index++] = 0x3D;  // ID
 800b30a:	4b7f      	ldr	r3, [pc, #508]	@ (800b508 <SendTxData+0x698>)
 800b30c:	685a      	ldr	r2, [r3, #4]
 800b30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b310:	1c59      	adds	r1, r3, #1
 800b312:	6339      	str	r1, [r7, #48]	@ 0x30
 800b314:	4413      	add	r3, r2
 800b316:	223d      	movs	r2, #61	@ 0x3d
 800b318:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 24) & 0xFF;
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	0e18      	lsrs	r0, r3, #24
 800b31e:	4b7a      	ldr	r3, [pc, #488]	@ (800b508 <SendTxData+0x698>)
 800b320:	685a      	ldr	r2, [r3, #4]
 800b322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b324:	1c59      	adds	r1, r3, #1
 800b326:	6339      	str	r1, [r7, #48]	@ 0x30
 800b328:	4413      	add	r3, r2
 800b32a:	b2c2      	uxtb	r2, r0
 800b32c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 16) & 0xFF;
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	0c18      	lsrs	r0, r3, #16
 800b332:	4b75      	ldr	r3, [pc, #468]	@ (800b508 <SendTxData+0x698>)
 800b334:	685a      	ldr	r2, [r3, #4]
 800b336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b338:	1c59      	adds	r1, r3, #1
 800b33a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b33c:	4413      	add	r3, r2
 800b33e:	b2c2      	uxtb	r2, r0
 800b340:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 8) & 0xFF;
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	0a18      	lsrs	r0, r3, #8
 800b346:	4b70      	ldr	r3, [pc, #448]	@ (800b508 <SendTxData+0x698>)
 800b348:	685a      	ldr	r2, [r3, #4]
 800b34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b34c:	1c59      	adds	r1, r3, #1
 800b34e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b350:	4413      	add	r3, r2
 800b352:	b2c2      	uxtb	r2, r0
 800b354:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = generada_kwh & 0xFF;
 800b356:	4b6c      	ldr	r3, [pc, #432]	@ (800b508 <SendTxData+0x698>)
 800b358:	685a      	ldr	r2, [r3, #4]
 800b35a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b35c:	1c59      	adds	r1, r3, #1
 800b35e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b360:	4413      	add	r3, r2
 800b362:	693a      	ldr	r2, [r7, #16]
 800b364:	b2d2      	uxtb	r2, r2
 800b366:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3D Activa_Generada=%u Wh\r\n", (unsigned int)generada_kwh);
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	9300      	str	r3, [sp, #0]
 800b36c:	4b6b      	ldr	r3, [pc, #428]	@ (800b51c <SendTxData+0x6ac>)
 800b36e:	2201      	movs	r2, #1
 800b370:	2100      	movs	r1, #0
 800b372:	2002      	movs	r0, #2
 800b374:	f011 fef2 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3E: Energa reactiva consumida (3.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "3.8.0(", &valor_float);
 800b378:	1d3b      	adds	r3, r7, #4
 800b37a:	461a      	mov	r2, r3
 800b37c:	4968      	ldr	r1, [pc, #416]	@ (800b520 <SendTxData+0x6b0>)
 800b37e:	4865      	ldr	r0, [pc, #404]	@ (800b514 <SendTxData+0x6a4>)
 800b380:	f000 fcb6 	bl	800bcf0 <ParseOBISFloat>
 800b384:	4603      	mov	r3, r0
 800b386:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b38a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d04d      	beq.n	800b42e <SendTxData+0x5be>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f04f 0100 	mov.w	r1, #0
 800b398:	4618      	mov	r0, r3
 800b39a:	f7f5 fda7 	bl	8000eec <__aeabi_fcmpge>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d044      	beq.n	800b42e <SendTxData+0x5be>
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	495c      	ldr	r1, [pc, #368]	@ (800b518 <SendTxData+0x6a8>)
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7f5 fd8b 	bl	8000ec4 <__aeabi_fcmplt>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d03c      	beq.n	800b42e <SendTxData+0x5be>
      uint32_t reactiva_cons_kvarh = (uint32_t)(valor_float);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f7f5 fdd2 	bl	8000f60 <__aeabi_f2uiz>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	60fb      	str	r3, [r7, #12]
      AppData.Buffer[payload_index++] = 0x3E;  // ID
 800b3c0:	4b51      	ldr	r3, [pc, #324]	@ (800b508 <SendTxData+0x698>)
 800b3c2:	685a      	ldr	r2, [r3, #4]
 800b3c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c6:	1c59      	adds	r1, r3, #1
 800b3c8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3ca:	4413      	add	r3, r2
 800b3cc:	223e      	movs	r2, #62	@ 0x3e
 800b3ce:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 24) & 0xFF;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	0e18      	lsrs	r0, r3, #24
 800b3d4:	4b4c      	ldr	r3, [pc, #304]	@ (800b508 <SendTxData+0x698>)
 800b3d6:	685a      	ldr	r2, [r3, #4]
 800b3d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3da:	1c59      	adds	r1, r3, #1
 800b3dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3de:	4413      	add	r3, r2
 800b3e0:	b2c2      	uxtb	r2, r0
 800b3e2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 16) & 0xFF;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	0c18      	lsrs	r0, r3, #16
 800b3e8:	4b47      	ldr	r3, [pc, #284]	@ (800b508 <SendTxData+0x698>)
 800b3ea:	685a      	ldr	r2, [r3, #4]
 800b3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ee:	1c59      	adds	r1, r3, #1
 800b3f0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3f2:	4413      	add	r3, r2
 800b3f4:	b2c2      	uxtb	r2, r0
 800b3f6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 8) & 0xFF;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	0a18      	lsrs	r0, r3, #8
 800b3fc:	4b42      	ldr	r3, [pc, #264]	@ (800b508 <SendTxData+0x698>)
 800b3fe:	685a      	ldr	r2, [r3, #4]
 800b400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b402:	1c59      	adds	r1, r3, #1
 800b404:	6339      	str	r1, [r7, #48]	@ 0x30
 800b406:	4413      	add	r3, r2
 800b408:	b2c2      	uxtb	r2, r0
 800b40a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_cons_kvarh & 0xFF;
 800b40c:	4b3e      	ldr	r3, [pc, #248]	@ (800b508 <SendTxData+0x698>)
 800b40e:	685a      	ldr	r2, [r3, #4]
 800b410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b412:	1c59      	adds	r1, r3, #1
 800b414:	6339      	str	r1, [r7, #48]	@ 0x30
 800b416:	4413      	add	r3, r2
 800b418:	68fa      	ldr	r2, [r7, #12]
 800b41a:	b2d2      	uxtb	r2, r2
 800b41c:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3E Reactiva_Consumida=%u VArh\r\n", (unsigned int)reactiva_cons_kvarh);
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	9300      	str	r3, [sp, #0]
 800b422:	4b40      	ldr	r3, [pc, #256]	@ (800b524 <SendTxData+0x6b4>)
 800b424:	2201      	movs	r2, #1
 800b426:	2100      	movs	r1, #0
 800b428:	2002      	movs	r0, #2
 800b42a:	f011 fe97 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3F: Energa reactiva generada (4.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "4.8.0(", &valor_float);
 800b42e:	1d3b      	adds	r3, r7, #4
 800b430:	461a      	mov	r2, r3
 800b432:	493d      	ldr	r1, [pc, #244]	@ (800b528 <SendTxData+0x6b8>)
 800b434:	4837      	ldr	r0, [pc, #220]	@ (800b514 <SendTxData+0x6a4>)
 800b436:	f000 fc5b 	bl	800bcf0 <ParseOBISFloat>
 800b43a:	4603      	mov	r3, r0
 800b43c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b440:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b444:	2b00      	cmp	r3, #0
 800b446:	d04d      	beq.n	800b4e4 <SendTxData+0x674>
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f04f 0100 	mov.w	r1, #0
 800b44e:	4618      	mov	r0, r3
 800b450:	f7f5 fd4c 	bl	8000eec <__aeabi_fcmpge>
 800b454:	4603      	mov	r3, r0
 800b456:	2b00      	cmp	r3, #0
 800b458:	d044      	beq.n	800b4e4 <SendTxData+0x674>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	492e      	ldr	r1, [pc, #184]	@ (800b518 <SendTxData+0x6a8>)
 800b45e:	4618      	mov	r0, r3
 800b460:	f7f5 fd30 	bl	8000ec4 <__aeabi_fcmplt>
 800b464:	4603      	mov	r3, r0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d03c      	beq.n	800b4e4 <SendTxData+0x674>
      uint32_t reactiva_gen_kvarh = (uint32_t)(valor_float);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4618      	mov	r0, r3
 800b46e:	f7f5 fd77 	bl	8000f60 <__aeabi_f2uiz>
 800b472:	4603      	mov	r3, r0
 800b474:	60bb      	str	r3, [r7, #8]
      AppData.Buffer[payload_index++] = 0x3F;  // ID
 800b476:	4b24      	ldr	r3, [pc, #144]	@ (800b508 <SendTxData+0x698>)
 800b478:	685a      	ldr	r2, [r3, #4]
 800b47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b47c:	1c59      	adds	r1, r3, #1
 800b47e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b480:	4413      	add	r3, r2
 800b482:	223f      	movs	r2, #63	@ 0x3f
 800b484:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 24) & 0xFF;
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	0e18      	lsrs	r0, r3, #24
 800b48a:	4b1f      	ldr	r3, [pc, #124]	@ (800b508 <SendTxData+0x698>)
 800b48c:	685a      	ldr	r2, [r3, #4]
 800b48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b490:	1c59      	adds	r1, r3, #1
 800b492:	6339      	str	r1, [r7, #48]	@ 0x30
 800b494:	4413      	add	r3, r2
 800b496:	b2c2      	uxtb	r2, r0
 800b498:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 16) & 0xFF;
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	0c18      	lsrs	r0, r3, #16
 800b49e:	4b1a      	ldr	r3, [pc, #104]	@ (800b508 <SendTxData+0x698>)
 800b4a0:	685a      	ldr	r2, [r3, #4]
 800b4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a4:	1c59      	adds	r1, r3, #1
 800b4a6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4a8:	4413      	add	r3, r2
 800b4aa:	b2c2      	uxtb	r2, r0
 800b4ac:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 8) & 0xFF;
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	0a18      	lsrs	r0, r3, #8
 800b4b2:	4b15      	ldr	r3, [pc, #84]	@ (800b508 <SendTxData+0x698>)
 800b4b4:	685a      	ldr	r2, [r3, #4]
 800b4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4b8:	1c59      	adds	r1, r3, #1
 800b4ba:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4bc:	4413      	add	r3, r2
 800b4be:	b2c2      	uxtb	r2, r0
 800b4c0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_gen_kvarh & 0xFF;
 800b4c2:	4b11      	ldr	r3, [pc, #68]	@ (800b508 <SendTxData+0x698>)
 800b4c4:	685a      	ldr	r2, [r3, #4]
 800b4c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4c8:	1c59      	adds	r1, r3, #1
 800b4ca:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4cc:	4413      	add	r3, r2
 800b4ce:	68ba      	ldr	r2, [r7, #8]
 800b4d0:	b2d2      	uxtb	r2, r2
 800b4d2:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3F Reactiva_Generada=%u VArh\r\n", (unsigned int)reactiva_gen_kvarh);
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	9300      	str	r3, [sp, #0]
 800b4d8:	4b14      	ldr	r3, [pc, #80]	@ (800b52c <SendTxData+0x6bc>)
 800b4da:	2201      	movs	r2, #1
 800b4dc:	2100      	movs	r1, #0
 800b4de:	2002      	movs	r0, #2
 800b4e0:	f011 fe3c 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x5A: Nmero de serie (C.1.0) - 4 bytes =====
    parse_ok = ParseOBISUint32(uart_rx_buffer, "C.1.0(", &valor_uint32);
 800b4e4:	463b      	mov	r3, r7
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	4911      	ldr	r1, [pc, #68]	@ (800b530 <SendTxData+0x6c0>)
 800b4ea:	480a      	ldr	r0, [pc, #40]	@ (800b514 <SendTxData+0x6a4>)
 800b4ec:	f000 fc7a 	bl	800bde4 <ParseOBISUint32>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_uint32 != 0) {
 800b4f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d051      	beq.n	800b5a2 <SendTxData+0x732>
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d04e      	beq.n	800b5a2 <SendTxData+0x732>
 800b504:	e016      	b.n	800b534 <SendTxData+0x6c4>
 800b506:	bf00      	nop
 800b508:	20000088 	.word	0x20000088
 800b50c:	08020ca8 	.word	0x08020ca8
 800b510:	08020ccc 	.word	0x08020ccc
 800b514:	20000670 	.word	0x20000670
 800b518:	4b189680 	.word	0x4b189680
 800b51c:	08020cd4 	.word	0x08020cd4
 800b520:	08020cf8 	.word	0x08020cf8
 800b524:	08020d00 	.word	0x08020d00
 800b528:	08020d28 	.word	0x08020d28
 800b52c:	08020d30 	.word	0x08020d30
 800b530:	08020d58 	.word	0x08020d58
      AppData.Buffer[payload_index++] = 0x5A;  // ID
 800b534:	4b82      	ldr	r3, [pc, #520]	@ (800b740 <SendTxData+0x8d0>)
 800b536:	685a      	ldr	r2, [r3, #4]
 800b538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b53a:	1c59      	adds	r1, r3, #1
 800b53c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b53e:	4413      	add	r3, r2
 800b540:	225a      	movs	r2, #90	@ 0x5a
 800b542:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 24) & 0xFF;
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	0e18      	lsrs	r0, r3, #24
 800b548:	4b7d      	ldr	r3, [pc, #500]	@ (800b740 <SendTxData+0x8d0>)
 800b54a:	685a      	ldr	r2, [r3, #4]
 800b54c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b54e:	1c59      	adds	r1, r3, #1
 800b550:	6339      	str	r1, [r7, #48]	@ 0x30
 800b552:	4413      	add	r3, r2
 800b554:	b2c2      	uxtb	r2, r0
 800b556:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 16) & 0xFF;
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	0c18      	lsrs	r0, r3, #16
 800b55c:	4b78      	ldr	r3, [pc, #480]	@ (800b740 <SendTxData+0x8d0>)
 800b55e:	685a      	ldr	r2, [r3, #4]
 800b560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b562:	1c59      	adds	r1, r3, #1
 800b564:	6339      	str	r1, [r7, #48]	@ 0x30
 800b566:	4413      	add	r3, r2
 800b568:	b2c2      	uxtb	r2, r0
 800b56a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 8) & 0xFF;
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	0a18      	lsrs	r0, r3, #8
 800b570:	4b73      	ldr	r3, [pc, #460]	@ (800b740 <SendTxData+0x8d0>)
 800b572:	685a      	ldr	r2, [r3, #4]
 800b574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b576:	1c59      	adds	r1, r3, #1
 800b578:	6339      	str	r1, [r7, #48]	@ 0x30
 800b57a:	4413      	add	r3, r2
 800b57c:	b2c2      	uxtb	r2, r0
 800b57e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = valor_uint32 & 0xFF;
 800b580:	6838      	ldr	r0, [r7, #0]
 800b582:	4b6f      	ldr	r3, [pc, #444]	@ (800b740 <SendTxData+0x8d0>)
 800b584:	685a      	ldr	r2, [r3, #4]
 800b586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b588:	1c59      	adds	r1, r3, #1
 800b58a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b58c:	4413      	add	r3, r2
 800b58e:	b2c2      	uxtb	r2, r0
 800b590:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x5A Numero_Serie=%u\r\n", (unsigned int)valor_uint32);
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	9300      	str	r3, [sp, #0]
 800b596:	4b6b      	ldr	r3, [pc, #428]	@ (800b744 <SendTxData+0x8d4>)
 800b598:	2201      	movs	r2, #1
 800b59a:	2100      	movs	r1, #0
 800b59c:	2002      	movs	r0, #2
 800b59e:	f011 fddd 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }

      AppData.BufferSize = payload_index;
 800b5a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a4:	b2da      	uxtb	r2, r3
 800b5a6:	4b66      	ldr	r3, [pc, #408]	@ (800b740 <SendTxData+0x8d0>)
 800b5a8:	705a      	strb	r2, [r3, #1]
      meter_data_ready = 0;
 800b5aa:	4b67      	ldr	r3, [pc, #412]	@ (800b748 <SendTxData+0x8d8>)
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	701a      	strb	r2, [r3, #0]

      APP_LOG(TS_ON, VLEVEL_M, "Payload TLV construido: %d bytes\r\n", payload_index);
 800b5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b2:	9300      	str	r3, [sp, #0]
 800b5b4:	4b65      	ldr	r3, [pc, #404]	@ (800b74c <SendTxData+0x8dc>)
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	2100      	movs	r1, #0
 800b5ba:	2002      	movs	r0, #2
 800b5bc:	f011 fdce 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
 800b5c0:	e06f      	b.n	800b6a2 <SendTxData+0x832>

  } else {
      // Sin datos del medidor, enviar solo batera
      APP_LOG(TS_ON, VLEVEL_M, "Sin datos del medidor (o fallo lectura), enviando solo bateria y estado\r\n");
 800b5c2:	4b63      	ldr	r3, [pc, #396]	@ (800b750 <SendTxData+0x8e0>)
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	2100      	movs	r1, #0
 800b5c8:	2002      	movs	r0, #2
 800b5ca:	f011 fdc7 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    {
      /* Fallback: send battery + network_state */
      uint8_t bateria_level_lora = GetBatteryLevel();
 800b5ce:	f7f6 febb 	bl	8002348 <GetBatteryLevel>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      uint8_t bateria_pct = 0xFF;
 800b5d8:	23ff      	movs	r3, #255	@ 0xff
 800b5da:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800b5de:	23fe      	movs	r3, #254	@ 0xfe
 800b5e0:	853b      	strh	r3, [r7, #40]	@ 0x28
      if (bateria_level_lora == 0xFF)
 800b5e2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b5e6:	2bff      	cmp	r3, #255	@ 0xff
 800b5e8:	d103      	bne.n	800b5f2 <SendTxData+0x782>
      {
        bateria_pct = 0xFF;
 800b5ea:	23ff      	movs	r3, #255	@ 0xff
 800b5ec:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b5f0:	e015      	b.n	800b61e <SendTxData+0x7ae>
      }
      else if (bateria_level_lora == 0)
 800b5f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d103      	bne.n	800b602 <SendTxData+0x792>
      {
        bateria_pct = 0;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b600:	e00d      	b.n	800b61e <SendTxData+0x7ae>
      }
      else
      {
        bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800b602:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b606:	2264      	movs	r2, #100	@ 0x64
 800b608:	fb02 f303 	mul.w	r3, r2, r3
 800b60c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b60e:	0852      	lsrs	r2, r2, #1
 800b610:	b292      	uxth	r2, r2
 800b612:	441a      	add	r2, r3
 800b614:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b616:	fbb2 f3f3 	udiv	r3, r2, r3
 800b61a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      }
      AppData.Buffer[0] = 0x02;  // ID Batera
 800b61e:	4b48      	ldr	r3, [pc, #288]	@ (800b740 <SendTxData+0x8d0>)
 800b620:	685b      	ldr	r3, [r3, #4]
 800b622:	2202      	movs	r2, #2
 800b624:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[1] = bateria_pct;
 800b626:	4b46      	ldr	r3, [pc, #280]	@ (800b740 <SendTxData+0x8d0>)
 800b628:	685b      	ldr	r3, [r3, #4]
 800b62a:	3301      	adds	r3, #1
 800b62c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800b630:	701a      	strb	r2, [r3, #0]

      /* Add network_state TLV (0x04) */
      uint8_t net_state = 0;
 800b632:	2300      	movs	r3, #0
 800b634:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800b638:	2120      	movs	r1, #32
 800b63a:	4846      	ldr	r0, [pc, #280]	@ (800b754 <SendTxData+0x8e4>)
 800b63c:	f7fa faf2 	bl	8005c24 <HAL_GPIO_ReadPin>
 800b640:	4603      	mov	r3, r0
 800b642:	2b01      	cmp	r3, #1
 800b644:	d102      	bne.n	800b64c <SendTxData+0x7dc>
      {
        net_state = 1;
 800b646:	2301      	movs	r3, #1
 800b648:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      }
      AppData.Buffer[2] = 0x04;
 800b64c:	4b3c      	ldr	r3, [pc, #240]	@ (800b740 <SendTxData+0x8d0>)
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	3302      	adds	r3, #2
 800b652:	2204      	movs	r2, #4
 800b654:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[3] = net_state;
 800b656:	4b3a      	ldr	r3, [pc, #232]	@ (800b740 <SendTxData+0x8d0>)
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	3303      	adds	r3, #3
 800b65c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800b660:	701a      	strb	r2, [r3, #0]
      AppData.BufferSize = 4;
 800b662:	4b37      	ldr	r3, [pc, #220]	@ (800b740 <SendTxData+0x8d0>)
 800b664:	2204      	movs	r2, #4
 800b666:	705a      	strb	r2, [r3, #1]

      if (bateria_pct == 0xFF)
 800b668:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b66c:	2bff      	cmp	r3, #255	@ 0xff
 800b66e:	d106      	bne.n	800b67e <SendTxData+0x80e>
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800b670:	4b39      	ldr	r3, [pc, #228]	@ (800b758 <SendTxData+0x8e8>)
 800b672:	2201      	movs	r2, #1
 800b674:	2100      	movs	r1, #0
 800b676:	2002      	movs	r0, #2
 800b678:	f011 fd70 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
 800b67c:	e008      	b.n	800b690 <SendTxData+0x820>
      }
      else
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800b67e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b682:	9300      	str	r3, [sp, #0]
 800b684:	4b35      	ldr	r3, [pc, #212]	@ (800b75c <SendTxData+0x8ec>)
 800b686:	2201      	movs	r2, #1
 800b688:	2100      	movs	r1, #0
 800b68a:	2002      	movs	r0, #2
 800b68c:	f011 fd66 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
      }
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800b690:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b694:	9300      	str	r3, [sp, #0]
 800b696:	4b32      	ldr	r3, [pc, #200]	@ (800b760 <SendTxData+0x8f0>)
 800b698:	2201      	movs	r2, #1
 800b69a:	2100      	movs	r1, #0
 800b69c:	2002      	movs	r0, #2
 800b69e:	f011 fd5d 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b6a2:	4b30      	ldr	r3, [pc, #192]	@ (800b764 <SendTxData+0x8f4>)
 800b6a4:	7a5b      	ldrb	r3, [r3, #9]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d007      	beq.n	800b6ba <SendTxData+0x84a>
 800b6aa:	f002 fb55 	bl	800dd58 <LmHandlerJoinStatus>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d102      	bne.n	800b6ba <SendTxData+0x84a>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800b6b4:	482b      	ldr	r0, [pc, #172]	@ (800b764 <SendTxData+0x8f4>)
 800b6b6:	f011 fb47 	bl	801cd48 <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800b6ba:	4b2b      	ldr	r3, [pc, #172]	@ (800b768 <SendTxData+0x8f8>)
 800b6bc:	78db      	ldrb	r3, [r3, #3]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	481f      	ldr	r0, [pc, #124]	@ (800b740 <SendTxData+0x8d0>)
 800b6c4:	f002 fb64 	bl	800dd90 <LmHandlerSend>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (LORAMAC_HANDLER_SUCCESS == status)
 800b6ce:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d106      	bne.n	800b6e4 <SendTxData+0x874>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800b6d6:	4b25      	ldr	r3, [pc, #148]	@ (800b76c <SendTxData+0x8fc>)
 800b6d8:	2201      	movs	r2, #1
 800b6da:	2100      	movs	r1, #0
 800b6dc:	2001      	movs	r0, #1
 800b6de:	f011 fd3d 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
 800b6e2:	e016      	b.n	800b712 <SendTxData+0x8a2>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800b6e4:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b6e8:	f113 0f06 	cmn.w	r3, #6
 800b6ec:	d111      	bne.n	800b712 <SendTxData+0x8a2>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800b6ee:	f002 fa87 	bl	800dc00 <LmHandlerGetDutyCycleWaitTime>
 800b6f2:	6378      	str	r0, [r7, #52]	@ 0x34
    if (nextTxIn > 0)
 800b6f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d00b      	beq.n	800b712 <SendTxData+0x8a2>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800b6fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6fc:	4a1c      	ldr	r2, [pc, #112]	@ (800b770 <SendTxData+0x900>)
 800b6fe:	fba2 2303 	umull	r2, r3, r2, r3
 800b702:	099b      	lsrs	r3, r3, #6
 800b704:	9300      	str	r3, [sp, #0]
 800b706:	4b1b      	ldr	r3, [pc, #108]	@ (800b774 <SendTxData+0x904>)
 800b708:	2201      	movs	r2, #1
 800b70a:	2100      	movs	r1, #0
 800b70c:	2001      	movs	r0, #1
 800b70e:	f011 fd25 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800b712:	4b19      	ldr	r3, [pc, #100]	@ (800b778 <SendTxData+0x908>)
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d10f      	bne.n	800b73a <SendTxData+0x8ca>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800b71a:	4818      	ldr	r0, [pc, #96]	@ (800b77c <SendTxData+0x90c>)
 800b71c:	f011 fb14 	bl	801cd48 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800b720:	4b17      	ldr	r3, [pc, #92]	@ (800b780 <SendTxData+0x910>)
 800b722:	681a      	ldr	r2, [r3, #0]
 800b724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b726:	4293      	cmp	r3, r2
 800b728:	bf38      	it	cc
 800b72a:	4613      	movcc	r3, r2
 800b72c:	4619      	mov	r1, r3
 800b72e:	4813      	ldr	r0, [pc, #76]	@ (800b77c <SendTxData+0x90c>)
 800b730:	f011 fb7a 	bl	801ce28 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800b734:	4811      	ldr	r0, [pc, #68]	@ (800b77c <SendTxData+0x90c>)
 800b736:	f011 fa99 	bl	801cc6c <UTIL_TIMER_Start>
  }
  /* USER CODE END SendTxData_1 */
}
 800b73a:	3738      	adds	r7, #56	@ 0x38
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}
 800b740:	20000088 	.word	0x20000088
 800b744:	08020d60 	.word	0x08020d60
 800b748:	200003a8 	.word	0x200003a8
 800b74c:	08020d7c 	.word	0x08020d7c
 800b750:	08020da0 	.word	0x08020da0
 800b754:	48000400 	.word	0x48000400
 800b758:	08020bcc 	.word	0x08020bcc
 800b75c:	08020be4 	.word	0x08020be4
 800b760:	08020c00 	.word	0x08020c00
 800b764:	200009e4 	.word	0x200009e4
 800b768:	2000006c 	.word	0x2000006c
 800b76c:	08020dec 	.word	0x08020dec
 800b770:	10624dd3 	.word	0x10624dd3
 800b774:	08020dfc 	.word	0x08020dfc
 800b778:	2000088c 	.word	0x2000088c
 800b77c:	20000890 	.word	0x20000890
 800b780:	20000084 	.word	0x20000084

0800b784 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b082      	sub	sp, #8
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b78c:	2100      	movs	r1, #0
 800b78e:	2002      	movs	r0, #2
 800b790:	f011 f9b6 	bl	801cb00 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800b794:	4803      	ldr	r0, [pc, #12]	@ (800b7a4 <OnTxTimerEvent+0x20>)
 800b796:	f011 fa69 	bl	801cc6c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800b79a:	bf00      	nop
 800b79c:	3708      	adds	r7, #8
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
 800b7a2:	bf00      	nop
 800b7a4:	20000890 	.word	0x20000890

0800b7a8 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b083      	sub	sp, #12
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800b7b0:	bf00      	nop
 800b7b2:	370c      	adds	r7, #12
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bc80      	pop	{r7}
 800b7b8:	4770      	bx	lr

0800b7ba <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800b7ba:	b480      	push	{r7}
 800b7bc:	b083      	sub	sp, #12
 800b7be:	af00      	add	r7, sp, #0
 800b7c0:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800b7c2:	bf00      	nop
 800b7c4:	370c      	adds	r7, #12
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bc80      	pop	{r7}
 800b7ca:	4770      	bx	lr

0800b7cc <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bc80      	pop	{r7}
 800b7dc:	4770      	bx	lr
	...

0800b7e0 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b086      	sub	sp, #24
 800b7e4:	af04      	add	r7, sp, #16
 800b7e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d041      	beq.n	800b872 <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d03d      	beq.n	800b872 <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800b7f6:	4821      	ldr	r0, [pc, #132]	@ (800b87c <OnTxData+0x9c>)
 800b7f8:	f011 fa38 	bl	801cc6c <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800b7fc:	4b20      	ldr	r3, [pc, #128]	@ (800b880 <OnTxData+0xa0>)
 800b7fe:	2200      	movs	r2, #0
 800b800:	2100      	movs	r1, #0
 800b802:	2002      	movs	r0, #2
 800b804:	f011 fcaa 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	68db      	ldr	r3, [r3, #12]
 800b80c:	687a      	ldr	r2, [r7, #4]
 800b80e:	7c12      	ldrb	r2, [r2, #16]
 800b810:	4611      	mov	r1, r2
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800b818:	4610      	mov	r0, r2
 800b81a:	687a      	ldr	r2, [r7, #4]
 800b81c:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800b820:	9203      	str	r2, [sp, #12]
 800b822:	9002      	str	r0, [sp, #8]
 800b824:	9101      	str	r1, [sp, #4]
 800b826:	9300      	str	r3, [sp, #0]
 800b828:	4b16      	ldr	r3, [pc, #88]	@ (800b884 <OnTxData+0xa4>)
 800b82a:	2200      	movs	r2, #0
 800b82c:	2100      	movs	r1, #0
 800b82e:	2003      	movs	r0, #3
 800b830:	f011 fc94 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800b834:	4b14      	ldr	r3, [pc, #80]	@ (800b888 <OnTxData+0xa8>)
 800b836:	2200      	movs	r2, #0
 800b838:	2100      	movs	r1, #0
 800b83a:	2003      	movs	r0, #3
 800b83c:	f011 fc8e 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	7a1b      	ldrb	r3, [r3, #8]
 800b844:	2b01      	cmp	r3, #1
 800b846:	d10e      	bne.n	800b866 <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	7a5b      	ldrb	r3, [r3, #9]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d001      	beq.n	800b854 <OnTxData+0x74>
 800b850:	4b0e      	ldr	r3, [pc, #56]	@ (800b88c <OnTxData+0xac>)
 800b852:	e000      	b.n	800b856 <OnTxData+0x76>
 800b854:	4b0e      	ldr	r3, [pc, #56]	@ (800b890 <OnTxData+0xb0>)
 800b856:	9300      	str	r3, [sp, #0]
 800b858:	4b0e      	ldr	r3, [pc, #56]	@ (800b894 <OnTxData+0xb4>)
 800b85a:	2200      	movs	r2, #0
 800b85c:	2100      	movs	r1, #0
 800b85e:	2003      	movs	r0, #3
 800b860:	f011 fc7c 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800b864:	e005      	b.n	800b872 <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800b866:	4b0c      	ldr	r3, [pc, #48]	@ (800b898 <OnTxData+0xb8>)
 800b868:	2200      	movs	r2, #0
 800b86a:	2100      	movs	r1, #0
 800b86c:	2003      	movs	r0, #3
 800b86e:	f011 fc75 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800b872:	bf00      	nop
 800b874:	3708      	adds	r7, #8
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}
 800b87a:	bf00      	nop
 800b87c:	200009b4 	.word	0x200009b4
 800b880:	08020e1c 	.word	0x08020e1c
 800b884:	08020e50 	.word	0x08020e50
 800b888:	08020e84 	.word	0x08020e84
 800b88c:	08020e94 	.word	0x08020e94
 800b890:	08020e98 	.word	0x08020e98
 800b894:	08020ea0 	.word	0x08020ea0
 800b898:	08020eb4 	.word	0x08020eb4

0800b89c <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b082      	sub	sp, #8
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d039      	beq.n	800b91e <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d11e      	bne.n	800b8f2 <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800b8b4:	2100      	movs	r1, #0
 800b8b6:	2004      	movs	r0, #4
 800b8b8:	f011 f922 	bl	801cb00 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800b8bc:	481a      	ldr	r0, [pc, #104]	@ (800b928 <OnJoinRequest+0x8c>)
 800b8be:	f011 fa43 	bl	801cd48 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800b8c2:	4b1a      	ldr	r3, [pc, #104]	@ (800b92c <OnJoinRequest+0x90>)
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	2100      	movs	r1, #0
 800b8c8:	2002      	movs	r0, #2
 800b8ca:	f011 fc47 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	79db      	ldrb	r3, [r3, #7]
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	d106      	bne.n	800b8e4 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800b8d6:	4b16      	ldr	r3, [pc, #88]	@ (800b930 <OnJoinRequest+0x94>)
 800b8d8:	2200      	movs	r2, #0
 800b8da:	2100      	movs	r1, #0
 800b8dc:	2002      	movs	r0, #2
 800b8de:	f011 fc3d 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800b8e2:	e01c      	b.n	800b91e <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800b8e4:	4b13      	ldr	r3, [pc, #76]	@ (800b934 <OnJoinRequest+0x98>)
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	2100      	movs	r1, #0
 800b8ea:	2002      	movs	r0, #2
 800b8ec:	f011 fc36 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800b8f0:	e015      	b.n	800b91e <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800b8f2:	4b11      	ldr	r3, [pc, #68]	@ (800b938 <OnJoinRequest+0x9c>)
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	2100      	movs	r1, #0
 800b8f8:	2002      	movs	r0, #2
 800b8fa:	f011 fc2f 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	79db      	ldrb	r3, [r3, #7]
 800b902:	2b02      	cmp	r3, #2
 800b904:	d10b      	bne.n	800b91e <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800b906:	4b0d      	ldr	r3, [pc, #52]	@ (800b93c <OnJoinRequest+0xa0>)
 800b908:	2200      	movs	r2, #0
 800b90a:	2100      	movs	r1, #0
 800b90c:	2002      	movs	r0, #2
 800b90e:	f011 fc25 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800b912:	4b0b      	ldr	r3, [pc, #44]	@ (800b940 <OnJoinRequest+0xa4>)
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	2101      	movs	r1, #1
 800b918:	4618      	mov	r0, r3
 800b91a:	f002 f97b 	bl	800dc14 <LmHandlerJoin>
}
 800b91e:	bf00      	nop
 800b920:	3708      	adds	r7, #8
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop
 800b928:	200009e4 	.word	0x200009e4
 800b92c:	08020ec4 	.word	0x08020ec4
 800b930:	08020edc 	.word	0x08020edc
 800b934:	08020efc 	.word	0x08020efc
 800b938:	08020f1c 	.word	0x08020f1c
 800b93c:	08020f38 	.word	0x08020f38
 800b940:	2000001c 	.word	0x2000001c

0800b944 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800b944:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b946:	b093      	sub	sp, #76	@ 0x4c
 800b948:	af0c      	add	r7, sp, #48	@ 0x30
 800b94a:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d056      	beq.n	800ba00 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	785b      	ldrb	r3, [r3, #1]
 800b956:	2b02      	cmp	r3, #2
 800b958:	d008      	beq.n	800b96c <OnBeaconStatusChange+0x28>
 800b95a:	2b03      	cmp	r3, #3
 800b95c:	d049      	beq.n	800b9f2 <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800b95e:	4b2a      	ldr	r3, [pc, #168]	@ (800ba08 <OnBeaconStatusChange+0xc4>)
 800b960:	2200      	movs	r2, #0
 800b962:	2100      	movs	r1, #0
 800b964:	2002      	movs	r0, #2
 800b966:	f011 fbf9 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b96a:	e049      	b.n	800ba00 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	7c1b      	ldrb	r3, [r3, #16]
 800b970:	4618      	mov	r0, r3
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b978:	461c      	mov	r4, r3
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800b980:	461d      	mov	r5, r3
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	68db      	ldr	r3, [r3, #12]
 800b986:	697a      	ldr	r2, [r7, #20]
 800b988:	6852      	ldr	r2, [r2, #4]
 800b98a:	6979      	ldr	r1, [r7, #20]
 800b98c:	7d89      	ldrb	r1, [r1, #22]
 800b98e:	460e      	mov	r6, r1
 800b990:	6979      	ldr	r1, [r7, #20]
 800b992:	7dc9      	ldrb	r1, [r1, #23]
 800b994:	6139      	str	r1, [r7, #16]
 800b996:	6979      	ldr	r1, [r7, #20]
 800b998:	7e09      	ldrb	r1, [r1, #24]
 800b99a:	60f9      	str	r1, [r7, #12]
 800b99c:	6979      	ldr	r1, [r7, #20]
 800b99e:	7e49      	ldrb	r1, [r1, #25]
 800b9a0:	60b9      	str	r1, [r7, #8]
 800b9a2:	6979      	ldr	r1, [r7, #20]
 800b9a4:	7e89      	ldrb	r1, [r1, #26]
 800b9a6:	6079      	str	r1, [r7, #4]
 800b9a8:	6979      	ldr	r1, [r7, #20]
 800b9aa:	7ec9      	ldrb	r1, [r1, #27]
 800b9ac:	6039      	str	r1, [r7, #0]
 800b9ae:	6979      	ldr	r1, [r7, #20]
 800b9b0:	7f09      	ldrb	r1, [r1, #28]
 800b9b2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b9b4:	f8d7 c000 	ldr.w	ip, [r7]
 800b9b8:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800b9bc:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800b9c0:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b9c4:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b9c8:	f8cd c020 	str.w	ip, [sp, #32]
 800b9cc:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800b9d0:	f8cd c01c 	str.w	ip, [sp, #28]
 800b9d4:	6939      	ldr	r1, [r7, #16]
 800b9d6:	9106      	str	r1, [sp, #24]
 800b9d8:	9605      	str	r6, [sp, #20]
 800b9da:	9204      	str	r2, [sp, #16]
 800b9dc:	9303      	str	r3, [sp, #12]
 800b9de:	9502      	str	r5, [sp, #8]
 800b9e0:	9401      	str	r4, [sp, #4]
 800b9e2:	9000      	str	r0, [sp, #0]
 800b9e4:	4b09      	ldr	r3, [pc, #36]	@ (800ba0c <OnBeaconStatusChange+0xc8>)
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	2100      	movs	r1, #0
 800b9ea:	2002      	movs	r0, #2
 800b9ec:	f011 fbb6 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800b9f0:	e006      	b.n	800ba00 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800b9f2:	4b07      	ldr	r3, [pc, #28]	@ (800ba10 <OnBeaconStatusChange+0xcc>)
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	2100      	movs	r1, #0
 800b9f8:	2002      	movs	r0, #2
 800b9fa:	f011 fbaf 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b9fe:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800ba00:	bf00      	nop
 800ba02:	371c      	adds	r7, #28
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba08:	08020f5c 	.word	0x08020f5c
 800ba0c:	08020f74 	.word	0x08020f74
 800ba10:	08020fe8 	.word	0x08020fe8

0800ba14 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800ba14:	b480      	push	{r7}
 800ba16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800ba18:	bf00      	nop
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bc80      	pop	{r7}
 800ba1e:	4770      	bx	lr

0800ba20 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af02      	add	r7, sp, #8
 800ba26:	4603      	mov	r3, r0
 800ba28:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800ba2a:	79fb      	ldrb	r3, [r7, #7]
 800ba2c:	4a06      	ldr	r2, [pc, #24]	@ (800ba48 <OnClassChange+0x28>)
 800ba2e:	5cd3      	ldrb	r3, [r2, r3]
 800ba30:	9300      	str	r3, [sp, #0]
 800ba32:	4b06      	ldr	r3, [pc, #24]	@ (800ba4c <OnClassChange+0x2c>)
 800ba34:	2200      	movs	r2, #0
 800ba36:	2100      	movs	r1, #0
 800ba38:	2002      	movs	r0, #2
 800ba3a:	f011 fb8f 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800ba3e:	bf00      	nop
 800ba40:	3708      	adds	r7, #8
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}
 800ba46:	bf00      	nop
 800ba48:	08021024 	.word	0x08021024
 800ba4c:	08021008 	.word	0x08021008

0800ba50 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800ba54:	2100      	movs	r1, #0
 800ba56:	2001      	movs	r0, #1
 800ba58:	f011 f852 	bl	801cb00 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800ba5c:	bf00      	nop
 800ba5e:	bd80      	pop	{r7, pc}

0800ba60 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b082      	sub	sp, #8
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800ba68:	4a0c      	ldr	r2, [pc, #48]	@ (800ba9c <OnTxPeriodicityChanged+0x3c>)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800ba6e:	4b0b      	ldr	r3, [pc, #44]	@ (800ba9c <OnTxPeriodicityChanged+0x3c>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d102      	bne.n	800ba7c <OnTxPeriodicityChanged+0x1c>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800ba76:	4b09      	ldr	r3, [pc, #36]	@ (800ba9c <OnTxPeriodicityChanged+0x3c>)
 800ba78:	4a09      	ldr	r2, [pc, #36]	@ (800baa0 <OnTxPeriodicityChanged+0x40>)
 800ba7a:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800ba7c:	4809      	ldr	r0, [pc, #36]	@ (800baa4 <OnTxPeriodicityChanged+0x44>)
 800ba7e:	f011 f963 	bl	801cd48 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800ba82:	4b06      	ldr	r3, [pc, #24]	@ (800ba9c <OnTxPeriodicityChanged+0x3c>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4619      	mov	r1, r3
 800ba88:	4806      	ldr	r0, [pc, #24]	@ (800baa4 <OnTxPeriodicityChanged+0x44>)
 800ba8a:	f011 f9cd 	bl	801ce28 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800ba8e:	4805      	ldr	r0, [pc, #20]	@ (800baa4 <OnTxPeriodicityChanged+0x44>)
 800ba90:	f011 f8ec 	bl	801cc6c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800ba94:	bf00      	nop
 800ba96:	3708      	adds	r7, #8
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	20000084 	.word	0x20000084
 800baa0:	0001d4c0 	.word	0x0001d4c0
 800baa4:	20000890 	.word	0x20000890

0800baa8 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800baa8:	b480      	push	{r7}
 800baaa:	b083      	sub	sp, #12
 800baac:	af00      	add	r7, sp, #0
 800baae:	4603      	mov	r3, r0
 800bab0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800bab2:	4a04      	ldr	r2, [pc, #16]	@ (800bac4 <OnTxFrameCtrlChanged+0x1c>)
 800bab4:	79fb      	ldrb	r3, [r7, #7]
 800bab6:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800bab8:	bf00      	nop
 800baba:	370c      	adds	r7, #12
 800babc:	46bd      	mov	sp, r7
 800babe:	bc80      	pop	{r7}
 800bac0:	4770      	bx	lr
 800bac2:	bf00      	nop
 800bac4:	2000006c 	.word	0x2000006c

0800bac8 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800bac8:	b480      	push	{r7}
 800baca:	b083      	sub	sp, #12
 800bacc:	af00      	add	r7, sp, #0
 800bace:	4603      	mov	r3, r0
 800bad0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800bad2:	4a04      	ldr	r2, [pc, #16]	@ (800bae4 <OnPingSlotPeriodicityChanged+0x1c>)
 800bad4:	79fb      	ldrb	r3, [r7, #7]
 800bad6:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800bad8:	bf00      	nop
 800bada:	370c      	adds	r7, #12
 800badc:	46bd      	mov	sp, r7
 800bade:	bc80      	pop	{r7}
 800bae0:	4770      	bx	lr
 800bae2:	bf00      	nop
 800bae4:	2000006c 	.word	0x2000006c

0800bae8 <OnSystemReset>:

static void OnSystemReset(void)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800baec:	f002 fe8b 	bl	800e806 <LmHandlerHalt>
 800baf0:	4603      	mov	r3, r0
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d106      	bne.n	800bb04 <OnSystemReset+0x1c>
 800baf6:	f002 f92f 	bl	800dd58 <LmHandlerJoinStatus>
 800bafa:	4603      	mov	r3, r0
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d101      	bne.n	800bb04 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800bb00:	f7fe ffac 	bl	800aa5c <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800bb04:	bf00      	nop
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <StopJoin>:

static void StopJoin(void)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800bb0c:	4817      	ldr	r0, [pc, #92]	@ (800bb6c <StopJoin+0x64>)
 800bb0e:	f011 f91b 	bl	801cd48 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800bb12:	f002 fe6b 	bl	800e7ec <LmHandlerStop>
 800bb16:	4603      	mov	r3, r0
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d006      	beq.n	800bb2a <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800bb1c:	4b14      	ldr	r3, [pc, #80]	@ (800bb70 <StopJoin+0x68>)
 800bb1e:	2200      	movs	r2, #0
 800bb20:	2100      	movs	r1, #0
 800bb22:	2002      	movs	r0, #2
 800bb24:	f011 fb1a 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
 800bb28:	e01a      	b.n	800bb60 <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800bb2a:	4b12      	ldr	r3, [pc, #72]	@ (800bb74 <StopJoin+0x6c>)
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	2100      	movs	r1, #0
 800bb30:	2002      	movs	r0, #2
 800bb32:	f011 fb13 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800bb36:	4b10      	ldr	r3, [pc, #64]	@ (800bb78 <StopJoin+0x70>)
 800bb38:	2201      	movs	r2, #1
 800bb3a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800bb3c:	4b0f      	ldr	r3, [pc, #60]	@ (800bb7c <StopJoin+0x74>)
 800bb3e:	2200      	movs	r2, #0
 800bb40:	2100      	movs	r1, #0
 800bb42:	2002      	movs	r0, #2
 800bb44:	f011 fb0a 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800bb48:	480d      	ldr	r0, [pc, #52]	@ (800bb80 <StopJoin+0x78>)
 800bb4a:	f001 feff 	bl	800d94c <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800bb4e:	4b0a      	ldr	r3, [pc, #40]	@ (800bb78 <StopJoin+0x70>)
 800bb50:	781b      	ldrb	r3, [r3, #0]
 800bb52:	2101      	movs	r1, #1
 800bb54:	4618      	mov	r0, r3
 800bb56:	f002 f85d 	bl	800dc14 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800bb5a:	4804      	ldr	r0, [pc, #16]	@ (800bb6c <StopJoin+0x64>)
 800bb5c:	f011 f886 	bl	801cc6c <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800bb60:	4808      	ldr	r0, [pc, #32]	@ (800bb84 <StopJoin+0x7c>)
 800bb62:	f011 f883 	bl	801cc6c <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800bb66:	bf00      	nop
 800bb68:	bd80      	pop	{r7, pc}
 800bb6a:	bf00      	nop
 800bb6c:	20000890 	.word	0x20000890
 800bb70:	08021028 	.word	0x08021028
 800bb74:	08021048 	.word	0x08021048
 800bb78:	2000001c 	.word	0x2000001c
 800bb7c:	0802105c 	.word	0x0802105c
 800bb80:	2000006c 	.word	0x2000006c
 800bb84:	200008a8 	.word	0x200008a8

0800bb88 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b082      	sub	sp, #8
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800bb90:	4b05      	ldr	r3, [pc, #20]	@ (800bba8 <OnStopJoinTimerEvent+0x20>)
 800bb92:	781b      	ldrb	r3, [r3, #0]
 800bb94:	2b02      	cmp	r3, #2
 800bb96:	d103      	bne.n	800bba0 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800bb98:	2100      	movs	r1, #0
 800bb9a:	2008      	movs	r0, #8
 800bb9c:	f010 ffb0 	bl	801cb00 <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800bba0:	bf00      	nop
 800bba2:	3708      	adds	r7, #8
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}
 800bba8:	2000001c 	.word	0x2000001c

0800bbac <StoreContext>:

static void StoreContext(void)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b082      	sub	sp, #8
 800bbb0:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800bbb2:	23ff      	movs	r3, #255	@ 0xff
 800bbb4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800bbb6:	f002 fe5b 	bl	800e870 <LmHandlerNvmDataStore>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800bbbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bbc2:	f113 0f08 	cmn.w	r3, #8
 800bbc6:	d106      	bne.n	800bbd6 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800bbc8:	4b0a      	ldr	r3, [pc, #40]	@ (800bbf4 <StoreContext+0x48>)
 800bbca:	2200      	movs	r2, #0
 800bbcc:	2100      	movs	r1, #0
 800bbce:	2002      	movs	r0, #2
 800bbd0:	f011 fac4 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800bbd4:	e00a      	b.n	800bbec <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800bbd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bbda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbde:	d105      	bne.n	800bbec <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800bbe0:	4b05      	ldr	r3, [pc, #20]	@ (800bbf8 <StoreContext+0x4c>)
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	2100      	movs	r1, #0
 800bbe6:	2002      	movs	r0, #2
 800bbe8:	f011 fab8 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800bbec:	bf00      	nop
 800bbee:	3708      	adds	r7, #8
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}
 800bbf4:	0802107c 	.word	0x0802107c
 800bbf8:	08021094 	.word	0x08021094

0800bbfc <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	4603      	mov	r3, r0
 800bc04:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800bc06:	79fb      	ldrb	r3, [r7, #7]
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	d106      	bne.n	800bc1a <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800bc0c:	4b08      	ldr	r3, [pc, #32]	@ (800bc30 <OnNvmDataChange+0x34>)
 800bc0e:	2200      	movs	r2, #0
 800bc10:	2100      	movs	r1, #0
 800bc12:	2002      	movs	r0, #2
 800bc14:	f011 faa2 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800bc18:	e005      	b.n	800bc26 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800bc1a:	4b06      	ldr	r3, [pc, #24]	@ (800bc34 <OnNvmDataChange+0x38>)
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	2100      	movs	r1, #0
 800bc20:	2002      	movs	r0, #2
 800bc22:	f011 fa9b 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800bc26:	bf00      	nop
 800bc28:	3708      	adds	r7, #8
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd80      	pop	{r7, pc}
 800bc2e:	bf00      	nop
 800bc30:	080210ac 	.word	0x080210ac
 800bc34:	080210c0 	.word	0x080210c0

0800bc38 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
 800bc40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800bc42:	683a      	ldr	r2, [r7, #0]
 800bc44:	6879      	ldr	r1, [r7, #4]
 800bc46:	4803      	ldr	r0, [pc, #12]	@ (800bc54 <OnStoreContextRequest+0x1c>)
 800bc48:	f7f5 fd4a 	bl	80016e0 <FLASH_IF_Write>

  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800bc4c:	bf00      	nop
 800bc4e:	3708      	adds	r7, #8
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}
 800bc54:	0803f000 	.word	0x0803f000

0800bc58 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b082      	sub	sp, #8
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
 800bc60:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800bc62:	683a      	ldr	r2, [r7, #0]
 800bc64:	4903      	ldr	r1, [pc, #12]	@ (800bc74 <OnRestoreContextRequest+0x1c>)
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f7f5 fd62 	bl	8001730 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800bc6c:	bf00      	nop
 800bc6e:	3708      	adds	r7, #8
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	0803f000 	.word	0x0803f000

0800bc78 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800bc7c:	4b15      	ldr	r3, [pc, #84]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bc7e:	2200      	movs	r2, #0
 800bc80:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800bc82:	4b14      	ldr	r3, [pc, #80]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bc84:	2200      	movs	r2, #0
 800bc86:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800bc88:	4b12      	ldr	r3, [pc, #72]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800bc8e:	4b11      	ldr	r3, [pc, #68]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bc90:	2200      	movs	r2, #0
 800bc92:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800bc94:	4b0f      	ldr	r3, [pc, #60]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bc96:	685b      	ldr	r3, [r3, #4]
 800bc98:	f043 0302 	orr.w	r3, r3, #2
 800bc9c:	4a0d      	ldr	r2, [pc, #52]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bc9e:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800bca0:	4b0c      	ldr	r3, [pc, #48]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d10d      	bne.n	800bcc4 <LoraInfo_Init+0x4c>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800bca8:	4b0b      	ldr	r3, [pc, #44]	@ (800bcd8 <LoraInfo_Init+0x60>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	2100      	movs	r1, #0
 800bcae:	2000      	movs	r0, #0
 800bcb0:	f011 fa54 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800bcb4:	bf00      	nop
 800bcb6:	f011 fa3f 	bl	801d138 <UTIL_ADV_TRACE_IsBufferEmpty>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d1fa      	bne.n	800bcb6 <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800bcc0:	bf00      	nop
 800bcc2:	e7fd      	b.n	800bcc0 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800bcc4:	4b03      	ldr	r3, [pc, #12]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800bcca:	4b02      	ldr	r3, [pc, #8]	@ (800bcd4 <LoraInfo_Init+0x5c>)
 800bccc:	2201      	movs	r2, #1
 800bcce:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800bcd0:	bf00      	nop
 800bcd2:	bd80      	pop	{r7, pc}
 800bcd4:	20000a18 	.word	0x20000a18
 800bcd8:	080210d4 	.word	0x080210d4

0800bcdc <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800bce0:	4b02      	ldr	r3, [pc, #8]	@ (800bcec <LoraInfo_GetPtr+0x10>)
}
 800bce2:	4618      	mov	r0, r3
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bc80      	pop	{r7}
 800bce8:	4770      	bx	lr
 800bcea:	bf00      	nop
 800bcec:	20000a18 	.word	0x20000a18

0800bcf0 <ParseOBISFloat>:
  * @param  marker OBIS marker string (e.g., "1.8.0(")
  * @param  result pointer to store the parsed float value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISFloat(char *buffer, const char *marker, float *result)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b092      	sub	sp, #72	@ 0x48
 800bcf4:	af02      	add	r7, sp, #8
 800bcf6:	60f8      	str	r0, [r7, #12]
 800bcf8:	60b9      	str	r1, [r7, #8]
 800bcfa:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bcfc:	68b9      	ldr	r1, [r7, #8]
 800bcfe:	68f8      	ldr	r0, [r7, #12]
 800bd00:	f012 fc9a 	bl	801e638 <strstr>
 800bd04:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bd06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d101      	bne.n	800bd10 <ParseOBISFloat+0x20>
  {
    return false;
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	e062      	b.n	800bdd6 <ParseOBISFloat+0xe6>
  }

  pos += strlen(marker);
 800bd10:	68b8      	ldr	r0, [r7, #8]
 800bd12:	f7f4 fa35 	bl	8000180 <strlen>
 800bd16:	4602      	mov	r2, r0
 800bd18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd1a:	4413      	add	r3, r2
 800bd1c:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800bd1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bd22:	e016      	b.n	800bd52 <ParseOBISFloat+0x62>
  {
    if ((*end_pos >= '0' && *end_pos <= '9') || *end_pos == '.' || *end_pos == '-' || *end_pos == '+')
 800bd24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	2b2f      	cmp	r3, #47	@ 0x2f
 800bd2a:	d903      	bls.n	800bd34 <ParseOBISFloat+0x44>
 800bd2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	2b39      	cmp	r3, #57	@ 0x39
 800bd32:	d90b      	bls.n	800bd4c <ParseOBISFloat+0x5c>
 800bd34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd36:	781b      	ldrb	r3, [r3, #0]
 800bd38:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd3a:	d007      	beq.n	800bd4c <ParseOBISFloat+0x5c>
 800bd3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd3e:	781b      	ldrb	r3, [r3, #0]
 800bd40:	2b2d      	cmp	r3, #45	@ 0x2d
 800bd42:	d003      	beq.n	800bd4c <ParseOBISFloat+0x5c>
 800bd44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	2b2b      	cmp	r3, #43	@ 0x2b
 800bd4a:	d10e      	bne.n	800bd6a <ParseOBISFloat+0x7a>
    {
      end_pos++;
 800bd4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd4e:	3301      	adds	r3, #1
 800bd50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bd52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d007      	beq.n	800bd6a <ParseOBISFloat+0x7a>
 800bd5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd5c:	781b      	ldrb	r3, [r3, #0]
 800bd5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd60:	d003      	beq.n	800bd6a <ParseOBISFloat+0x7a>
 800bd62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd64:	781b      	ldrb	r3, [r3, #0]
 800bd66:	2b29      	cmp	r3, #41	@ 0x29
 800bd68:	d1dc      	bne.n	800bd24 <ParseOBISFloat+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800bd6a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bd6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d101      	bne.n	800bd76 <ParseOBISFloat+0x86>
  {
    return false;
 800bd72:	2300      	movs	r3, #0
 800bd74:	e02f      	b.n	800bdd6 <ParseOBISFloat+0xe6>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800bd76:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bd78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd7a:	1ad3      	subs	r3, r2, r3
 800bd7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800bd7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd80:	2b1f      	cmp	r3, #31
 800bd82:	d901      	bls.n	800bd88 <ParseOBISFloat+0x98>
  {
    len = sizeof(temp_buffer) - 1;
 800bd84:	231f      	movs	r3, #31
 800bd86:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800bd88:	f107 0314 	add.w	r3, r7, #20
 800bd8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bd8e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bd90:	4618      	mov	r0, r3
 800bd92:	f012 fc3e 	bl	801e612 <strncpy>
  temp_buffer[len] = '\0';
 800bd96:	f107 0214 	add.w	r2, r7, #20
 800bd9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd9c:	4413      	add	r3, r2
 800bd9e:	2200      	movs	r2, #0
 800bda0:	701a      	strb	r2, [r3, #0]

  *result = (float)atof(temp_buffer);
 800bda2:	f107 0314 	add.w	r3, r7, #20
 800bda6:	4618      	mov	r0, r3
 800bda8:	f011 fc50 	bl	801d64c <atof>
 800bdac:	4602      	mov	r2, r0
 800bdae:	460b      	mov	r3, r1
 800bdb0:	4610      	mov	r0, r2
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	f7f4 feda 	bl	8000b6c <__aeabi_d2f>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISFloat('%s') -> '%s'\r\n", marker, temp_buffer);
 800bdbe:	f107 0314 	add.w	r3, r7, #20
 800bdc2:	9301      	str	r3, [sp, #4]
 800bdc4:	68bb      	ldr	r3, [r7, #8]
 800bdc6:	9300      	str	r3, [sp, #0]
 800bdc8:	4b05      	ldr	r3, [pc, #20]	@ (800bde0 <ParseOBISFloat+0xf0>)
 800bdca:	2201      	movs	r2, #1
 800bdcc:	2100      	movs	r1, #0
 800bdce:	2002      	movs	r0, #2
 800bdd0:	f011 f9c4 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800bdd4:	2301      	movs	r3, #1
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3740      	adds	r7, #64	@ 0x40
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
 800bdde:	bf00      	nop
 800bde0:	08021124 	.word	0x08021124

0800bde4 <ParseOBISUint32>:
  * @param  marker OBIS marker string (e.g., "C.1.0(")
  * @param  result pointer to store the parsed uint32 value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISUint32(char *buffer, const char *marker, uint32_t *result)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b094      	sub	sp, #80	@ 0x50
 800bde8:	af04      	add	r7, sp, #16
 800bdea:	60f8      	str	r0, [r7, #12]
 800bdec:	60b9      	str	r1, [r7, #8]
 800bdee:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bdf0:	68b9      	ldr	r1, [r7, #8]
 800bdf2:	68f8      	ldr	r0, [r7, #12]
 800bdf4:	f012 fc20 	bl	801e638 <strstr>
 800bdf8:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bdfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d101      	bne.n	800be04 <ParseOBISUint32+0x20>
  {
    return false;
 800be00:	2300      	movs	r3, #0
 800be02:	e054      	b.n	800beae <ParseOBISUint32+0xca>
  }

  pos += strlen(marker);
 800be04:	68b8      	ldr	r0, [r7, #8]
 800be06:	f7f4 f9bb 	bl	8000180 <strlen>
 800be0a:	4602      	mov	r2, r0
 800be0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be0e:	4413      	add	r3, r2
 800be10:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800be12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800be16:	e00a      	b.n	800be2e <ParseOBISUint32+0x4a>
  {
    if (*end_pos >= '0' && *end_pos <= '9')
 800be18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be1a:	781b      	ldrb	r3, [r3, #0]
 800be1c:	2b2f      	cmp	r3, #47	@ 0x2f
 800be1e:	d912      	bls.n	800be46 <ParseOBISUint32+0x62>
 800be20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be22:	781b      	ldrb	r3, [r3, #0]
 800be24:	2b39      	cmp	r3, #57	@ 0x39
 800be26:	d80e      	bhi.n	800be46 <ParseOBISUint32+0x62>
    {
      end_pos++;
 800be28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be2a:	3301      	adds	r3, #1
 800be2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800be2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d007      	beq.n	800be46 <ParseOBISUint32+0x62>
 800be36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	2b2a      	cmp	r3, #42	@ 0x2a
 800be3c:	d003      	beq.n	800be46 <ParseOBISUint32+0x62>
 800be3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be40:	781b      	ldrb	r3, [r3, #0]
 800be42:	2b29      	cmp	r3, #41	@ 0x29
 800be44:	d1e8      	bne.n	800be18 <ParseOBISUint32+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800be46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800be48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d101      	bne.n	800be52 <ParseOBISUint32+0x6e>
  {
    return false;
 800be4e:	2300      	movs	r3, #0
 800be50:	e02d      	b.n	800beae <ParseOBISUint32+0xca>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800be52:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800be54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be56:	1ad3      	subs	r3, r2, r3
 800be58:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800be5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be5c:	2b1f      	cmp	r3, #31
 800be5e:	d901      	bls.n	800be64 <ParseOBISUint32+0x80>
  {
    len = sizeof(temp_buffer) - 1;
 800be60:	231f      	movs	r3, #31
 800be62:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800be64:	f107 0314 	add.w	r3, r7, #20
 800be68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800be6a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800be6c:	4618      	mov	r0, r3
 800be6e:	f012 fbd0 	bl	801e612 <strncpy>
  temp_buffer[len] = '\0';
 800be72:	f107 0214 	add.w	r2, r7, #20
 800be76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be78:	4413      	add	r3, r2
 800be7a:	2200      	movs	r2, #0
 800be7c:	701a      	strb	r2, [r3, #0]

  *result = (uint32_t)atol(temp_buffer);
 800be7e:	f107 0314 	add.w	r3, r7, #20
 800be82:	4618      	mov	r0, r3
 800be84:	f011 fbe5 	bl	801d652 <atol>
 800be88:	4603      	mov	r3, r0
 800be8a:	461a      	mov	r2, r3
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISUint32('%s') -> '%s' = %u\r\n", marker, temp_buffer, (unsigned int)*result);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	9302      	str	r3, [sp, #8]
 800be96:	f107 0314 	add.w	r3, r7, #20
 800be9a:	9301      	str	r3, [sp, #4]
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	9300      	str	r3, [sp, #0]
 800bea0:	4b05      	ldr	r3, [pc, #20]	@ (800beb8 <ParseOBISUint32+0xd4>)
 800bea2:	2201      	movs	r2, #1
 800bea4:	2100      	movs	r1, #0
 800bea6:	2002      	movs	r0, #2
 800bea8:	f011 f958 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800beac:	2301      	movs	r3, #1
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3740      	adds	r7, #64	@ 0x40
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
 800beb6:	bf00      	nop
 800beb8:	0802114c 	.word	0x0802114c

0800bebc <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800bec0:	f7f7 fb83 	bl	80035ca <BSP_RADIO_Init>
 800bec4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	bd80      	pop	{r7, pc}

0800beca <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800beca:	b580      	push	{r7, lr}
 800becc:	b082      	sub	sp, #8
 800bece:	af00      	add	r7, sp, #0
 800bed0:	4603      	mov	r3, r0
 800bed2:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800bed4:	79fb      	ldrb	r3, [r7, #7]
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7f7 fba8 	bl	800362c <BSP_RADIO_ConfigRFSwitch>
 800bedc:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bede:	4618      	mov	r0, r3
 800bee0:	3708      	adds	r7, #8
 800bee2:	46bd      	mov	sp, r7
 800bee4:	bd80      	pop	{r7, pc}

0800bee6 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800bee6:	b580      	push	{r7, lr}
 800bee8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800beea:	f7f7 fbed 	bl	80036c8 <BSP_RADIO_GetTxConfig>
 800beee:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800bef8:	f7f7 fbed 	bl	80036d6 <BSP_RADIO_IsTCXO>
 800befc:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800befe:	4618      	mov	r0, r3
 800bf00:	bd80      	pop	{r7, pc}

0800bf02 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800bf02:	b580      	push	{r7, lr}
 800bf04:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800bf06:	f7f7 fbed 	bl	80036e4 <BSP_RADIO_IsDCDC>
 800bf0a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b082      	sub	sp, #8
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	4603      	mov	r3, r0
 800bf18:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800bf1a:	79fb      	ldrb	r3, [r7, #7]
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f7f7 fbe8 	bl	80036f2 <BSP_RADIO_GetRFOMaxPowerConfig>
 800bf22:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	3708      	adds	r7, #8
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}

0800bf2c <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b082      	sub	sp, #8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	33f1      	adds	r3, #241	@ 0xf1
 800bf38:	2210      	movs	r2, #16
 800bf3a:	2100      	movs	r1, #0
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	f00c fdeb 	bl	8018b18 <memset1>
    ctx->M_n = 0;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2200      	movs	r2, #0
 800bf46:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	22f0      	movs	r2, #240	@ 0xf0
 800bf4e:	2100      	movs	r1, #0
 800bf50:	4618      	mov	r0, r3
 800bf52:	f00c fde1 	bl	8018b18 <memset1>
}
 800bf56:	bf00      	nop
 800bf58:	3708      	adds	r7, #8
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}

0800bf5e <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800bf5e:	b580      	push	{r7, lr}
 800bf60:	b082      	sub	sp, #8
 800bf62:	af00      	add	r7, sp, #0
 800bf64:	6078      	str	r0, [r7, #4]
 800bf66:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	2110      	movs	r1, #16
 800bf6e:	6838      	ldr	r0, [r7, #0]
 800bf70:	f000 fe60 	bl	800cc34 <lorawan_aes_set_key>
}
 800bf74:	bf00      	nop
 800bf76:	3708      	adds	r7, #8
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}

0800bf7c <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b08c      	sub	sp, #48	@ 0x30
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	60f8      	str	r0, [r7, #12]
 800bf84:	60b9      	str	r1, [r7, #8]
 800bf86:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	f000 80a1 	beq.w	800c0d6 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bf9a:	f1c3 0310 	rsb	r3, r3, #16
 800bf9e:	687a      	ldr	r2, [r7, #4]
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	bf28      	it	cs
 800bfa4:	4613      	movcs	r3, r2
 800bfa6:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bfb4:	4413      	add	r3, r2
 800bfb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfb8:	b292      	uxth	r2, r2
 800bfba:	68b9      	ldr	r1, [r7, #8]
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f00c fd70 	bl	8018aa2 <memcpy1>
        ctx->M_n += mlen;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800bfc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfca:	441a      	add	r2, r3
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bfd8:	2b0f      	cmp	r3, #15
 800bfda:	f240 808d 	bls.w	800c0f8 <AES_CMAC_Update+0x17c>
 800bfde:	687a      	ldr	r2, [r7, #4]
 800bfe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe2:	429a      	cmp	r2, r3
 800bfe4:	f000 8088 	beq.w	800c0f8 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800bfe8:	2300      	movs	r3, #0
 800bfea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bfec:	e015      	b.n	800c01a <AES_CMAC_Update+0x9e>
 800bfee:	68fa      	ldr	r2, [r7, #12]
 800bff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bff2:	4413      	add	r3, r2
 800bff4:	33f1      	adds	r3, #241	@ 0xf1
 800bff6:	781a      	ldrb	r2, [r3, #0]
 800bff8:	68f9      	ldr	r1, [r7, #12]
 800bffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bffc:	440b      	add	r3, r1
 800bffe:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	4053      	eors	r3, r2
 800c006:	b2d9      	uxtb	r1, r3
 800c008:	68fa      	ldr	r2, [r7, #12]
 800c00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c00c:	4413      	add	r3, r2
 800c00e:	33f1      	adds	r3, #241	@ 0xf1
 800c010:	460a      	mov	r2, r1
 800c012:	701a      	strb	r2, [r3, #0]
 800c014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c016:	3301      	adds	r3, #1
 800c018:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c01a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c01c:	2b0f      	cmp	r3, #15
 800c01e:	dde6      	ble.n	800bfee <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c026:	f107 0314 	add.w	r3, r7, #20
 800c02a:	2210      	movs	r2, #16
 800c02c:	4618      	mov	r0, r3
 800c02e:	f00c fd38 	bl	8018aa2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	f107 0114 	add.w	r1, r7, #20
 800c038:	f107 0314 	add.w	r3, r7, #20
 800c03c:	4618      	mov	r0, r3
 800c03e:	f000 fed7 	bl	800cdf0 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	33f1      	adds	r3, #241	@ 0xf1
 800c046:	f107 0114 	add.w	r1, r7, #20
 800c04a:	2210      	movs	r2, #16
 800c04c:	4618      	mov	r0, r3
 800c04e:	f00c fd28 	bl	8018aa2 <memcpy1>

        data += mlen;
 800c052:	68ba      	ldr	r2, [r7, #8]
 800c054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c056:	4413      	add	r3, r2
 800c058:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800c05a:	687a      	ldr	r2, [r7, #4]
 800c05c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c05e:	1ad3      	subs	r3, r2, r3
 800c060:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800c062:	e038      	b.n	800c0d6 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800c064:	2300      	movs	r3, #0
 800c066:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c068:	e013      	b.n	800c092 <AES_CMAC_Update+0x116>
 800c06a:	68fa      	ldr	r2, [r7, #12]
 800c06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c06e:	4413      	add	r3, r2
 800c070:	33f1      	adds	r3, #241	@ 0xf1
 800c072:	781a      	ldrb	r2, [r3, #0]
 800c074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c076:	68b9      	ldr	r1, [r7, #8]
 800c078:	440b      	add	r3, r1
 800c07a:	781b      	ldrb	r3, [r3, #0]
 800c07c:	4053      	eors	r3, r2
 800c07e:	b2d9      	uxtb	r1, r3
 800c080:	68fa      	ldr	r2, [r7, #12]
 800c082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c084:	4413      	add	r3, r2
 800c086:	33f1      	adds	r3, #241	@ 0xf1
 800c088:	460a      	mov	r2, r1
 800c08a:	701a      	strb	r2, [r3, #0]
 800c08c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c08e:	3301      	adds	r3, #1
 800c090:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c094:	2b0f      	cmp	r3, #15
 800c096:	dde8      	ble.n	800c06a <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c09e:	f107 0314 	add.w	r3, r7, #20
 800c0a2:	2210      	movs	r2, #16
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f00c fcfc 	bl	8018aa2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800c0aa:	68fa      	ldr	r2, [r7, #12]
 800c0ac:	f107 0114 	add.w	r1, r7, #20
 800c0b0:	f107 0314 	add.w	r3, r7, #20
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f000 fe9b 	bl	800cdf0 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	33f1      	adds	r3, #241	@ 0xf1
 800c0be:	f107 0114 	add.w	r1, r7, #20
 800c0c2:	2210      	movs	r2, #16
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f00c fcec 	bl	8018aa2 <memcpy1>

        data += 16;
 800c0ca:	68bb      	ldr	r3, [r7, #8]
 800c0cc:	3310      	adds	r3, #16
 800c0ce:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	3b10      	subs	r3, #16
 800c0d4:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2b10      	cmp	r3, #16
 800c0da:	d8c3      	bhi.n	800c064 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c0e2:	687a      	ldr	r2, [r7, #4]
 800c0e4:	b292      	uxth	r2, r2
 800c0e6:	68b9      	ldr	r1, [r7, #8]
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f00c fcda 	bl	8018aa2 <memcpy1>
    ctx->M_n = len;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	687a      	ldr	r2, [r7, #4]
 800c0f2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c0f6:	e000      	b.n	800c0fa <AES_CMAC_Update+0x17e>
            return;
 800c0f8:	bf00      	nop
}
 800c0fa:	3730      	adds	r7, #48	@ 0x30
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	bd80      	pop	{r7, pc}

0800c100 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b092      	sub	sp, #72	@ 0x48
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
 800c108:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800c10a:	f107 031c 	add.w	r3, r7, #28
 800c10e:	2210      	movs	r2, #16
 800c110:	2100      	movs	r1, #0
 800c112:	4618      	mov	r0, r3
 800c114:	f00c fd00 	bl	8018b18 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800c118:	683a      	ldr	r2, [r7, #0]
 800c11a:	f107 011c 	add.w	r1, r7, #28
 800c11e:	f107 031c 	add.w	r3, r7, #28
 800c122:	4618      	mov	r0, r3
 800c124:	f000 fe64 	bl	800cdf0 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800c128:	7f3b      	ldrb	r3, [r7, #28]
 800c12a:	b25b      	sxtb	r3, r3
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	da31      	bge.n	800c194 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800c130:	2300      	movs	r3, #0
 800c132:	647b      	str	r3, [r7, #68]	@ 0x44
 800c134:	e01c      	b.n	800c170 <AES_CMAC_Final+0x70>
 800c136:	f107 021c 	add.w	r2, r7, #28
 800c13a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c13c:	4413      	add	r3, r2
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	b25b      	sxtb	r3, r3
 800c142:	005b      	lsls	r3, r3, #1
 800c144:	b25a      	sxtb	r2, r3
 800c146:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c148:	3301      	adds	r3, #1
 800c14a:	3348      	adds	r3, #72	@ 0x48
 800c14c:	443b      	add	r3, r7
 800c14e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c152:	09db      	lsrs	r3, r3, #7
 800c154:	b2db      	uxtb	r3, r3
 800c156:	b25b      	sxtb	r3, r3
 800c158:	4313      	orrs	r3, r2
 800c15a:	b25b      	sxtb	r3, r3
 800c15c:	b2d9      	uxtb	r1, r3
 800c15e:	f107 021c 	add.w	r2, r7, #28
 800c162:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c164:	4413      	add	r3, r2
 800c166:	460a      	mov	r2, r1
 800c168:	701a      	strb	r2, [r3, #0]
 800c16a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c16c:	3301      	adds	r3, #1
 800c16e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c172:	2b0e      	cmp	r3, #14
 800c174:	dddf      	ble.n	800c136 <AES_CMAC_Final+0x36>
 800c176:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c17a:	005b      	lsls	r3, r3, #1
 800c17c:	b2db      	uxtb	r3, r3
 800c17e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800c182:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c186:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c18a:	43db      	mvns	r3, r3
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c192:	e028      	b.n	800c1e6 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800c194:	2300      	movs	r3, #0
 800c196:	643b      	str	r3, [r7, #64]	@ 0x40
 800c198:	e01c      	b.n	800c1d4 <AES_CMAC_Final+0xd4>
 800c19a:	f107 021c 	add.w	r2, r7, #28
 800c19e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1a0:	4413      	add	r3, r2
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	b25b      	sxtb	r3, r3
 800c1a6:	005b      	lsls	r3, r3, #1
 800c1a8:	b25a      	sxtb	r2, r3
 800c1aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ac:	3301      	adds	r3, #1
 800c1ae:	3348      	adds	r3, #72	@ 0x48
 800c1b0:	443b      	add	r3, r7
 800c1b2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c1b6:	09db      	lsrs	r3, r3, #7
 800c1b8:	b2db      	uxtb	r3, r3
 800c1ba:	b25b      	sxtb	r3, r3
 800c1bc:	4313      	orrs	r3, r2
 800c1be:	b25b      	sxtb	r3, r3
 800c1c0:	b2d9      	uxtb	r1, r3
 800c1c2:	f107 021c 	add.w	r2, r7, #28
 800c1c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1c8:	4413      	add	r3, r2
 800c1ca:	460a      	mov	r2, r1
 800c1cc:	701a      	strb	r2, [r3, #0]
 800c1ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1d0:	3301      	adds	r3, #1
 800c1d2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c1d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1d6:	2b0e      	cmp	r3, #14
 800c1d8:	dddf      	ble.n	800c19a <AES_CMAC_Final+0x9a>
 800c1da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c1de:	005b      	lsls	r3, r3, #1
 800c1e0:	b2db      	uxtb	r3, r3
 800c1e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c1ec:	2b10      	cmp	r3, #16
 800c1ee:	d11d      	bne.n	800c22c <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c1f4:	e016      	b.n	800c224 <AES_CMAC_Final+0x124>
 800c1f6:	683a      	ldr	r2, [r7, #0]
 800c1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1fa:	4413      	add	r3, r2
 800c1fc:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c200:	781a      	ldrb	r2, [r3, #0]
 800c202:	f107 011c 	add.w	r1, r7, #28
 800c206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c208:	440b      	add	r3, r1
 800c20a:	781b      	ldrb	r3, [r3, #0]
 800c20c:	4053      	eors	r3, r2
 800c20e:	b2d9      	uxtb	r1, r3
 800c210:	683a      	ldr	r2, [r7, #0]
 800c212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c214:	4413      	add	r3, r2
 800c216:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c21a:	460a      	mov	r2, r1
 800c21c:	701a      	strb	r2, [r3, #0]
 800c21e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c220:	3301      	adds	r3, #1
 800c222:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c226:	2b0f      	cmp	r3, #15
 800c228:	dde5      	ble.n	800c1f6 <AES_CMAC_Final+0xf6>
 800c22a:	e098      	b.n	800c35e <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800c22c:	7f3b      	ldrb	r3, [r7, #28]
 800c22e:	b25b      	sxtb	r3, r3
 800c230:	2b00      	cmp	r3, #0
 800c232:	da31      	bge.n	800c298 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800c234:	2300      	movs	r3, #0
 800c236:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c238:	e01c      	b.n	800c274 <AES_CMAC_Final+0x174>
 800c23a:	f107 021c 	add.w	r2, r7, #28
 800c23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c240:	4413      	add	r3, r2
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	b25b      	sxtb	r3, r3
 800c246:	005b      	lsls	r3, r3, #1
 800c248:	b25a      	sxtb	r2, r3
 800c24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24c:	3301      	adds	r3, #1
 800c24e:	3348      	adds	r3, #72	@ 0x48
 800c250:	443b      	add	r3, r7
 800c252:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c256:	09db      	lsrs	r3, r3, #7
 800c258:	b2db      	uxtb	r3, r3
 800c25a:	b25b      	sxtb	r3, r3
 800c25c:	4313      	orrs	r3, r2
 800c25e:	b25b      	sxtb	r3, r3
 800c260:	b2d9      	uxtb	r1, r3
 800c262:	f107 021c 	add.w	r2, r7, #28
 800c266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c268:	4413      	add	r3, r2
 800c26a:	460a      	mov	r2, r1
 800c26c:	701a      	strb	r2, [r3, #0]
 800c26e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c270:	3301      	adds	r3, #1
 800c272:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c276:	2b0e      	cmp	r3, #14
 800c278:	dddf      	ble.n	800c23a <AES_CMAC_Final+0x13a>
 800c27a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c27e:	005b      	lsls	r3, r3, #1
 800c280:	b2db      	uxtb	r3, r3
 800c282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800c286:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c28a:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c28e:	43db      	mvns	r3, r3
 800c290:	b2db      	uxtb	r3, r3
 800c292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c296:	e028      	b.n	800c2ea <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800c298:	2300      	movs	r3, #0
 800c29a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c29c:	e01c      	b.n	800c2d8 <AES_CMAC_Final+0x1d8>
 800c29e:	f107 021c 	add.w	r2, r7, #28
 800c2a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2a4:	4413      	add	r3, r2
 800c2a6:	781b      	ldrb	r3, [r3, #0]
 800c2a8:	b25b      	sxtb	r3, r3
 800c2aa:	005b      	lsls	r3, r3, #1
 800c2ac:	b25a      	sxtb	r2, r3
 800c2ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	3348      	adds	r3, #72	@ 0x48
 800c2b4:	443b      	add	r3, r7
 800c2b6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c2ba:	09db      	lsrs	r3, r3, #7
 800c2bc:	b2db      	uxtb	r3, r3
 800c2be:	b25b      	sxtb	r3, r3
 800c2c0:	4313      	orrs	r3, r2
 800c2c2:	b25b      	sxtb	r3, r3
 800c2c4:	b2d9      	uxtb	r1, r3
 800c2c6:	f107 021c 	add.w	r2, r7, #28
 800c2ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2cc:	4413      	add	r3, r2
 800c2ce:	460a      	mov	r2, r1
 800c2d0:	701a      	strb	r2, [r3, #0]
 800c2d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2da:	2b0e      	cmp	r3, #14
 800c2dc:	dddf      	ble.n	800c29e <AES_CMAC_Final+0x19e>
 800c2de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c2e2:	005b      	lsls	r3, r3, #1
 800c2e4:	b2db      	uxtb	r3, r3
 800c2e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c2f0:	683a      	ldr	r2, [r7, #0]
 800c2f2:	4413      	add	r3, r2
 800c2f4:	2280      	movs	r2, #128	@ 0x80
 800c2f6:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c2fa:	e007      	b.n	800c30c <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c302:	683a      	ldr	r2, [r7, #0]
 800c304:	4413      	add	r3, r2
 800c306:	2200      	movs	r2, #0
 800c308:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c312:	1c5a      	adds	r2, r3, #1
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c320:	2b0f      	cmp	r3, #15
 800c322:	d9eb      	bls.n	800c2fc <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800c324:	2300      	movs	r3, #0
 800c326:	633b      	str	r3, [r7, #48]	@ 0x30
 800c328:	e016      	b.n	800c358 <AES_CMAC_Final+0x258>
 800c32a:	683a      	ldr	r2, [r7, #0]
 800c32c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c32e:	4413      	add	r3, r2
 800c330:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c334:	781a      	ldrb	r2, [r3, #0]
 800c336:	f107 011c 	add.w	r1, r7, #28
 800c33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c33c:	440b      	add	r3, r1
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	4053      	eors	r3, r2
 800c342:	b2d9      	uxtb	r1, r3
 800c344:	683a      	ldr	r2, [r7, #0]
 800c346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c348:	4413      	add	r3, r2
 800c34a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c34e:	460a      	mov	r2, r1
 800c350:	701a      	strb	r2, [r3, #0]
 800c352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c354:	3301      	adds	r3, #1
 800c356:	633b      	str	r3, [r7, #48]	@ 0x30
 800c358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c35a:	2b0f      	cmp	r3, #15
 800c35c:	dde5      	ble.n	800c32a <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800c35e:	2300      	movs	r3, #0
 800c360:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c362:	e015      	b.n	800c390 <AES_CMAC_Final+0x290>
 800c364:	683a      	ldr	r2, [r7, #0]
 800c366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c368:	4413      	add	r3, r2
 800c36a:	33f1      	adds	r3, #241	@ 0xf1
 800c36c:	781a      	ldrb	r2, [r3, #0]
 800c36e:	6839      	ldr	r1, [r7, #0]
 800c370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c372:	440b      	add	r3, r1
 800c374:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c378:	781b      	ldrb	r3, [r3, #0]
 800c37a:	4053      	eors	r3, r2
 800c37c:	b2d9      	uxtb	r1, r3
 800c37e:	683a      	ldr	r2, [r7, #0]
 800c380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c382:	4413      	add	r3, r2
 800c384:	33f1      	adds	r3, #241	@ 0xf1
 800c386:	460a      	mov	r2, r1
 800c388:	701a      	strb	r2, [r3, #0]
 800c38a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c38c:	3301      	adds	r3, #1
 800c38e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c392:	2b0f      	cmp	r3, #15
 800c394:	dde6      	ble.n	800c364 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c39c:	f107 030c 	add.w	r3, r7, #12
 800c3a0:	2210      	movs	r2, #16
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f00c fb7d 	bl	8018aa2 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800c3a8:	683a      	ldr	r2, [r7, #0]
 800c3aa:	f107 030c 	add.w	r3, r7, #12
 800c3ae:	6879      	ldr	r1, [r7, #4]
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f000 fd1d 	bl	800cdf0 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800c3b6:	f107 031c 	add.w	r3, r7, #28
 800c3ba:	2210      	movs	r2, #16
 800c3bc:	2100      	movs	r1, #0
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f00c fbaa 	bl	8018b18 <memset1>
}
 800c3c4:	bf00      	nop
 800c3c6:	3748      	adds	r7, #72	@ 0x48
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b083      	sub	sp, #12
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	781a      	ldrb	r2, [r3, #0]
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	683a      	ldr	r2, [r7, #0]
 800c3e4:	7852      	ldrb	r2, [r2, #1]
 800c3e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	3302      	adds	r3, #2
 800c3ec:	683a      	ldr	r2, [r7, #0]
 800c3ee:	7892      	ldrb	r2, [r2, #2]
 800c3f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	3303      	adds	r3, #3
 800c3f6:	683a      	ldr	r2, [r7, #0]
 800c3f8:	78d2      	ldrb	r2, [r2, #3]
 800c3fa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	3304      	adds	r3, #4
 800c400:	683a      	ldr	r2, [r7, #0]
 800c402:	7912      	ldrb	r2, [r2, #4]
 800c404:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	3305      	adds	r3, #5
 800c40a:	683a      	ldr	r2, [r7, #0]
 800c40c:	7952      	ldrb	r2, [r2, #5]
 800c40e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	3306      	adds	r3, #6
 800c414:	683a      	ldr	r2, [r7, #0]
 800c416:	7992      	ldrb	r2, [r2, #6]
 800c418:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	3307      	adds	r3, #7
 800c41e:	683a      	ldr	r2, [r7, #0]
 800c420:	79d2      	ldrb	r2, [r2, #7]
 800c422:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	3308      	adds	r3, #8
 800c428:	683a      	ldr	r2, [r7, #0]
 800c42a:	7a12      	ldrb	r2, [r2, #8]
 800c42c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	3309      	adds	r3, #9
 800c432:	683a      	ldr	r2, [r7, #0]
 800c434:	7a52      	ldrb	r2, [r2, #9]
 800c436:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	330a      	adds	r3, #10
 800c43c:	683a      	ldr	r2, [r7, #0]
 800c43e:	7a92      	ldrb	r2, [r2, #10]
 800c440:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	330b      	adds	r3, #11
 800c446:	683a      	ldr	r2, [r7, #0]
 800c448:	7ad2      	ldrb	r2, [r2, #11]
 800c44a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	330c      	adds	r3, #12
 800c450:	683a      	ldr	r2, [r7, #0]
 800c452:	7b12      	ldrb	r2, [r2, #12]
 800c454:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	330d      	adds	r3, #13
 800c45a:	683a      	ldr	r2, [r7, #0]
 800c45c:	7b52      	ldrb	r2, [r2, #13]
 800c45e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	330e      	adds	r3, #14
 800c464:	683a      	ldr	r2, [r7, #0]
 800c466:	7b92      	ldrb	r2, [r2, #14]
 800c468:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	330f      	adds	r3, #15
 800c46e:	683a      	ldr	r2, [r7, #0]
 800c470:	7bd2      	ldrb	r2, [r2, #15]
 800c472:	701a      	strb	r2, [r3, #0]
#endif
}
 800c474:	bf00      	nop
 800c476:	370c      	adds	r7, #12
 800c478:	46bd      	mov	sp, r7
 800c47a:	bc80      	pop	{r7}
 800c47c:	4770      	bx	lr

0800c47e <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800c47e:	b480      	push	{r7}
 800c480:	b085      	sub	sp, #20
 800c482:	af00      	add	r7, sp, #0
 800c484:	60f8      	str	r0, [r7, #12]
 800c486:	60b9      	str	r1, [r7, #8]
 800c488:	4613      	mov	r3, r2
 800c48a:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800c48c:	e007      	b.n	800c49e <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800c48e:	68ba      	ldr	r2, [r7, #8]
 800c490:	1c53      	adds	r3, r2, #1
 800c492:	60bb      	str	r3, [r7, #8]
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	1c59      	adds	r1, r3, #1
 800c498:	60f9      	str	r1, [r7, #12]
 800c49a:	7812      	ldrb	r2, [r2, #0]
 800c49c:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800c49e:	79fb      	ldrb	r3, [r7, #7]
 800c4a0:	1e5a      	subs	r2, r3, #1
 800c4a2:	71fa      	strb	r2, [r7, #7]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d1f2      	bne.n	800c48e <copy_block_nn+0x10>
}
 800c4a8:	bf00      	nop
 800c4aa:	bf00      	nop
 800c4ac:	3714      	adds	r7, #20
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bc80      	pop	{r7}
 800c4b2:	4770      	bx	lr

0800c4b4 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
 800c4bc:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	781a      	ldrb	r2, [r3, #0]
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	4053      	eors	r3, r2
 800c4c8:	b2da      	uxtb	r2, r3
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	7819      	ldrb	r1, [r3, #0]
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	781a      	ldrb	r2, [r3, #0]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	3301      	adds	r3, #1
 800c4de:	404a      	eors	r2, r1
 800c4e0:	b2d2      	uxtb	r2, r2
 800c4e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	3302      	adds	r3, #2
 800c4e8:	7819      	ldrb	r1, [r3, #0]
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	3302      	adds	r3, #2
 800c4ee:	781a      	ldrb	r2, [r3, #0]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	3302      	adds	r3, #2
 800c4f4:	404a      	eors	r2, r1
 800c4f6:	b2d2      	uxtb	r2, r2
 800c4f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	3303      	adds	r3, #3
 800c4fe:	7819      	ldrb	r1, [r3, #0]
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	3303      	adds	r3, #3
 800c504:	781a      	ldrb	r2, [r3, #0]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	3303      	adds	r3, #3
 800c50a:	404a      	eors	r2, r1
 800c50c:	b2d2      	uxtb	r2, r2
 800c50e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	3304      	adds	r3, #4
 800c514:	7819      	ldrb	r1, [r3, #0]
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	3304      	adds	r3, #4
 800c51a:	781a      	ldrb	r2, [r3, #0]
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	3304      	adds	r3, #4
 800c520:	404a      	eors	r2, r1
 800c522:	b2d2      	uxtb	r2, r2
 800c524:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	3305      	adds	r3, #5
 800c52a:	7819      	ldrb	r1, [r3, #0]
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	3305      	adds	r3, #5
 800c530:	781a      	ldrb	r2, [r3, #0]
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	3305      	adds	r3, #5
 800c536:	404a      	eors	r2, r1
 800c538:	b2d2      	uxtb	r2, r2
 800c53a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	3306      	adds	r3, #6
 800c540:	7819      	ldrb	r1, [r3, #0]
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	3306      	adds	r3, #6
 800c546:	781a      	ldrb	r2, [r3, #0]
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	3306      	adds	r3, #6
 800c54c:	404a      	eors	r2, r1
 800c54e:	b2d2      	uxtb	r2, r2
 800c550:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	3307      	adds	r3, #7
 800c556:	7819      	ldrb	r1, [r3, #0]
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	3307      	adds	r3, #7
 800c55c:	781a      	ldrb	r2, [r3, #0]
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	3307      	adds	r3, #7
 800c562:	404a      	eors	r2, r1
 800c564:	b2d2      	uxtb	r2, r2
 800c566:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	3308      	adds	r3, #8
 800c56c:	7819      	ldrb	r1, [r3, #0]
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	3308      	adds	r3, #8
 800c572:	781a      	ldrb	r2, [r3, #0]
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	3308      	adds	r3, #8
 800c578:	404a      	eors	r2, r1
 800c57a:	b2d2      	uxtb	r2, r2
 800c57c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	3309      	adds	r3, #9
 800c582:	7819      	ldrb	r1, [r3, #0]
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	3309      	adds	r3, #9
 800c588:	781a      	ldrb	r2, [r3, #0]
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	3309      	adds	r3, #9
 800c58e:	404a      	eors	r2, r1
 800c590:	b2d2      	uxtb	r2, r2
 800c592:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	330a      	adds	r3, #10
 800c598:	7819      	ldrb	r1, [r3, #0]
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	330a      	adds	r3, #10
 800c59e:	781a      	ldrb	r2, [r3, #0]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	330a      	adds	r3, #10
 800c5a4:	404a      	eors	r2, r1
 800c5a6:	b2d2      	uxtb	r2, r2
 800c5a8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	330b      	adds	r3, #11
 800c5ae:	7819      	ldrb	r1, [r3, #0]
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	330b      	adds	r3, #11
 800c5b4:	781a      	ldrb	r2, [r3, #0]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	330b      	adds	r3, #11
 800c5ba:	404a      	eors	r2, r1
 800c5bc:	b2d2      	uxtb	r2, r2
 800c5be:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	330c      	adds	r3, #12
 800c5c4:	7819      	ldrb	r1, [r3, #0]
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	330c      	adds	r3, #12
 800c5ca:	781a      	ldrb	r2, [r3, #0]
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	330c      	adds	r3, #12
 800c5d0:	404a      	eors	r2, r1
 800c5d2:	b2d2      	uxtb	r2, r2
 800c5d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	330d      	adds	r3, #13
 800c5da:	7819      	ldrb	r1, [r3, #0]
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	330d      	adds	r3, #13
 800c5e0:	781a      	ldrb	r2, [r3, #0]
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	330d      	adds	r3, #13
 800c5e6:	404a      	eors	r2, r1
 800c5e8:	b2d2      	uxtb	r2, r2
 800c5ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	330e      	adds	r3, #14
 800c5f0:	7819      	ldrb	r1, [r3, #0]
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	330e      	adds	r3, #14
 800c5f6:	781a      	ldrb	r2, [r3, #0]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	330e      	adds	r3, #14
 800c5fc:	404a      	eors	r2, r1
 800c5fe:	b2d2      	uxtb	r2, r2
 800c600:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	330f      	adds	r3, #15
 800c606:	7819      	ldrb	r1, [r3, #0]
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	330f      	adds	r3, #15
 800c60c:	781a      	ldrb	r2, [r3, #0]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	330f      	adds	r3, #15
 800c612:	404a      	eors	r2, r1
 800c614:	b2d2      	uxtb	r2, r2
 800c616:	701a      	strb	r2, [r3, #0]
#endif
}
 800c618:	bf00      	nop
 800c61a:	370c      	adds	r7, #12
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bc80      	pop	{r7}
 800c620:	4770      	bx	lr

0800c622 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800c622:	b480      	push	{r7}
 800c624:	b085      	sub	sp, #20
 800c626:	af00      	add	r7, sp, #0
 800c628:	60f8      	str	r0, [r7, #12]
 800c62a:	60b9      	str	r1, [r7, #8]
 800c62c:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	781a      	ldrb	r2, [r3, #0]
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	781b      	ldrb	r3, [r3, #0]
 800c636:	4053      	eors	r3, r2
 800c638:	b2da      	uxtb	r2, r3
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	3301      	adds	r3, #1
 800c642:	7819      	ldrb	r1, [r3, #0]
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	3301      	adds	r3, #1
 800c648:	781a      	ldrb	r2, [r3, #0]
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	3301      	adds	r3, #1
 800c64e:	404a      	eors	r2, r1
 800c650:	b2d2      	uxtb	r2, r2
 800c652:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	3302      	adds	r3, #2
 800c658:	7819      	ldrb	r1, [r3, #0]
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	3302      	adds	r3, #2
 800c65e:	781a      	ldrb	r2, [r3, #0]
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	3302      	adds	r3, #2
 800c664:	404a      	eors	r2, r1
 800c666:	b2d2      	uxtb	r2, r2
 800c668:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	3303      	adds	r3, #3
 800c66e:	7819      	ldrb	r1, [r3, #0]
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	3303      	adds	r3, #3
 800c674:	781a      	ldrb	r2, [r3, #0]
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	3303      	adds	r3, #3
 800c67a:	404a      	eors	r2, r1
 800c67c:	b2d2      	uxtb	r2, r2
 800c67e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	3304      	adds	r3, #4
 800c684:	7819      	ldrb	r1, [r3, #0]
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	3304      	adds	r3, #4
 800c68a:	781a      	ldrb	r2, [r3, #0]
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	3304      	adds	r3, #4
 800c690:	404a      	eors	r2, r1
 800c692:	b2d2      	uxtb	r2, r2
 800c694:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	3305      	adds	r3, #5
 800c69a:	7819      	ldrb	r1, [r3, #0]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	3305      	adds	r3, #5
 800c6a0:	781a      	ldrb	r2, [r3, #0]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	3305      	adds	r3, #5
 800c6a6:	404a      	eors	r2, r1
 800c6a8:	b2d2      	uxtb	r2, r2
 800c6aa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	3306      	adds	r3, #6
 800c6b0:	7819      	ldrb	r1, [r3, #0]
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	3306      	adds	r3, #6
 800c6b6:	781a      	ldrb	r2, [r3, #0]
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	3306      	adds	r3, #6
 800c6bc:	404a      	eors	r2, r1
 800c6be:	b2d2      	uxtb	r2, r2
 800c6c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	3307      	adds	r3, #7
 800c6c6:	7819      	ldrb	r1, [r3, #0]
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	3307      	adds	r3, #7
 800c6cc:	781a      	ldrb	r2, [r3, #0]
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	3307      	adds	r3, #7
 800c6d2:	404a      	eors	r2, r1
 800c6d4:	b2d2      	uxtb	r2, r2
 800c6d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	3308      	adds	r3, #8
 800c6dc:	7819      	ldrb	r1, [r3, #0]
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	3308      	adds	r3, #8
 800c6e2:	781a      	ldrb	r2, [r3, #0]
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	3308      	adds	r3, #8
 800c6e8:	404a      	eors	r2, r1
 800c6ea:	b2d2      	uxtb	r2, r2
 800c6ec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800c6ee:	68bb      	ldr	r3, [r7, #8]
 800c6f0:	3309      	adds	r3, #9
 800c6f2:	7819      	ldrb	r1, [r3, #0]
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	3309      	adds	r3, #9
 800c6f8:	781a      	ldrb	r2, [r3, #0]
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	3309      	adds	r3, #9
 800c6fe:	404a      	eors	r2, r1
 800c700:	b2d2      	uxtb	r2, r2
 800c702:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800c704:	68bb      	ldr	r3, [r7, #8]
 800c706:	330a      	adds	r3, #10
 800c708:	7819      	ldrb	r1, [r3, #0]
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	330a      	adds	r3, #10
 800c70e:	781a      	ldrb	r2, [r3, #0]
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	330a      	adds	r3, #10
 800c714:	404a      	eors	r2, r1
 800c716:	b2d2      	uxtb	r2, r2
 800c718:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	330b      	adds	r3, #11
 800c71e:	7819      	ldrb	r1, [r3, #0]
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	330b      	adds	r3, #11
 800c724:	781a      	ldrb	r2, [r3, #0]
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	330b      	adds	r3, #11
 800c72a:	404a      	eors	r2, r1
 800c72c:	b2d2      	uxtb	r2, r2
 800c72e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	330c      	adds	r3, #12
 800c734:	7819      	ldrb	r1, [r3, #0]
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	330c      	adds	r3, #12
 800c73a:	781a      	ldrb	r2, [r3, #0]
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	330c      	adds	r3, #12
 800c740:	404a      	eors	r2, r1
 800c742:	b2d2      	uxtb	r2, r2
 800c744:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800c746:	68bb      	ldr	r3, [r7, #8]
 800c748:	330d      	adds	r3, #13
 800c74a:	7819      	ldrb	r1, [r3, #0]
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	330d      	adds	r3, #13
 800c750:	781a      	ldrb	r2, [r3, #0]
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	330d      	adds	r3, #13
 800c756:	404a      	eors	r2, r1
 800c758:	b2d2      	uxtb	r2, r2
 800c75a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	330e      	adds	r3, #14
 800c760:	7819      	ldrb	r1, [r3, #0]
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	330e      	adds	r3, #14
 800c766:	781a      	ldrb	r2, [r3, #0]
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	330e      	adds	r3, #14
 800c76c:	404a      	eors	r2, r1
 800c76e:	b2d2      	uxtb	r2, r2
 800c770:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	330f      	adds	r3, #15
 800c776:	7819      	ldrb	r1, [r3, #0]
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	330f      	adds	r3, #15
 800c77c:	781a      	ldrb	r2, [r3, #0]
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	330f      	adds	r3, #15
 800c782:	404a      	eors	r2, r1
 800c784:	b2d2      	uxtb	r2, r2
 800c786:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800c788:	bf00      	nop
 800c78a:	3714      	adds	r7, #20
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bc80      	pop	{r7}
 800c790:	4770      	bx	lr

0800c792 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800c792:	b580      	push	{r7, lr}
 800c794:	b082      	sub	sp, #8
 800c796:	af00      	add	r7, sp, #0
 800c798:	6078      	str	r0, [r7, #4]
 800c79a:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800c79c:	6839      	ldr	r1, [r7, #0]
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f7ff fe88 	bl	800c4b4 <xor_block>
}
 800c7a4:	bf00      	nop
 800c7a6:	3708      	adds	r7, #8
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800c7ac:	b480      	push	{r7}
 800c7ae:	b085      	sub	sp, #20
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	781b      	ldrb	r3, [r3, #0]
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	4b48      	ldr	r3, [pc, #288]	@ (800c8dc <shift_sub_rows+0x130>)
 800c7bc:	5c9a      	ldrb	r2, [r3, r2]
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	701a      	strb	r2, [r3, #0]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	3304      	adds	r3, #4
 800c7c6:	781b      	ldrb	r3, [r3, #0]
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	3304      	adds	r3, #4
 800c7ce:	4a43      	ldr	r2, [pc, #268]	@ (800c8dc <shift_sub_rows+0x130>)
 800c7d0:	5c52      	ldrb	r2, [r2, r1]
 800c7d2:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	3308      	adds	r3, #8
 800c7d8:	781b      	ldrb	r3, [r3, #0]
 800c7da:	4619      	mov	r1, r3
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	3308      	adds	r3, #8
 800c7e0:	4a3e      	ldr	r2, [pc, #248]	@ (800c8dc <shift_sub_rows+0x130>)
 800c7e2:	5c52      	ldrb	r2, [r2, r1]
 800c7e4:	701a      	strb	r2, [r3, #0]
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	330c      	adds	r3, #12
 800c7ea:	781b      	ldrb	r3, [r3, #0]
 800c7ec:	4619      	mov	r1, r3
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	330c      	adds	r3, #12
 800c7f2:	4a3a      	ldr	r2, [pc, #232]	@ (800c8dc <shift_sub_rows+0x130>)
 800c7f4:	5c52      	ldrb	r2, [r2, r1]
 800c7f6:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	785b      	ldrb	r3, [r3, #1]
 800c7fc:	73fb      	strb	r3, [r7, #15]
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	3305      	adds	r3, #5
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	4619      	mov	r1, r3
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	3301      	adds	r3, #1
 800c80a:	4a34      	ldr	r2, [pc, #208]	@ (800c8dc <shift_sub_rows+0x130>)
 800c80c:	5c52      	ldrb	r2, [r2, r1]
 800c80e:	701a      	strb	r2, [r3, #0]
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	3309      	adds	r3, #9
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	4619      	mov	r1, r3
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	3305      	adds	r3, #5
 800c81c:	4a2f      	ldr	r2, [pc, #188]	@ (800c8dc <shift_sub_rows+0x130>)
 800c81e:	5c52      	ldrb	r2, [r2, r1]
 800c820:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	330d      	adds	r3, #13
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	4619      	mov	r1, r3
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	3309      	adds	r3, #9
 800c82e:	4a2b      	ldr	r2, [pc, #172]	@ (800c8dc <shift_sub_rows+0x130>)
 800c830:	5c52      	ldrb	r2, [r2, r1]
 800c832:	701a      	strb	r2, [r3, #0]
 800c834:	7bfa      	ldrb	r2, [r7, #15]
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	330d      	adds	r3, #13
 800c83a:	4928      	ldr	r1, [pc, #160]	@ (800c8dc <shift_sub_rows+0x130>)
 800c83c:	5c8a      	ldrb	r2, [r1, r2]
 800c83e:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	789b      	ldrb	r3, [r3, #2]
 800c844:	73fb      	strb	r3, [r7, #15]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	330a      	adds	r3, #10
 800c84a:	781b      	ldrb	r3, [r3, #0]
 800c84c:	4619      	mov	r1, r3
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	3302      	adds	r3, #2
 800c852:	4a22      	ldr	r2, [pc, #136]	@ (800c8dc <shift_sub_rows+0x130>)
 800c854:	5c52      	ldrb	r2, [r2, r1]
 800c856:	701a      	strb	r2, [r3, #0]
 800c858:	7bfa      	ldrb	r2, [r7, #15]
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	330a      	adds	r3, #10
 800c85e:	491f      	ldr	r1, [pc, #124]	@ (800c8dc <shift_sub_rows+0x130>)
 800c860:	5c8a      	ldrb	r2, [r1, r2]
 800c862:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	799b      	ldrb	r3, [r3, #6]
 800c868:	73fb      	strb	r3, [r7, #15]
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	330e      	adds	r3, #14
 800c86e:	781b      	ldrb	r3, [r3, #0]
 800c870:	4619      	mov	r1, r3
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	3306      	adds	r3, #6
 800c876:	4a19      	ldr	r2, [pc, #100]	@ (800c8dc <shift_sub_rows+0x130>)
 800c878:	5c52      	ldrb	r2, [r2, r1]
 800c87a:	701a      	strb	r2, [r3, #0]
 800c87c:	7bfa      	ldrb	r2, [r7, #15]
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	330e      	adds	r3, #14
 800c882:	4916      	ldr	r1, [pc, #88]	@ (800c8dc <shift_sub_rows+0x130>)
 800c884:	5c8a      	ldrb	r2, [r1, r2]
 800c886:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	7bdb      	ldrb	r3, [r3, #15]
 800c88c:	73fb      	strb	r3, [r7, #15]
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	330b      	adds	r3, #11
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	4619      	mov	r1, r3
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	330f      	adds	r3, #15
 800c89a:	4a10      	ldr	r2, [pc, #64]	@ (800c8dc <shift_sub_rows+0x130>)
 800c89c:	5c52      	ldrb	r2, [r2, r1]
 800c89e:	701a      	strb	r2, [r3, #0]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	3307      	adds	r3, #7
 800c8a4:	781b      	ldrb	r3, [r3, #0]
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	330b      	adds	r3, #11
 800c8ac:	4a0b      	ldr	r2, [pc, #44]	@ (800c8dc <shift_sub_rows+0x130>)
 800c8ae:	5c52      	ldrb	r2, [r2, r1]
 800c8b0:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	3303      	adds	r3, #3
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	3307      	adds	r3, #7
 800c8be:	4a07      	ldr	r2, [pc, #28]	@ (800c8dc <shift_sub_rows+0x130>)
 800c8c0:	5c52      	ldrb	r2, [r2, r1]
 800c8c2:	701a      	strb	r2, [r3, #0]
 800c8c4:	7bfa      	ldrb	r2, [r7, #15]
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	3303      	adds	r3, #3
 800c8ca:	4904      	ldr	r1, [pc, #16]	@ (800c8dc <shift_sub_rows+0x130>)
 800c8cc:	5c8a      	ldrb	r2, [r1, r2]
 800c8ce:	701a      	strb	r2, [r3, #0]
}
 800c8d0:	bf00      	nop
 800c8d2:	3714      	adds	r7, #20
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bc80      	pop	{r7}
 800c8d8:	4770      	bx	lr
 800c8da:	bf00      	nop
 800c8dc:	08021668 	.word	0x08021668

0800c8e0 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b086      	sub	sp, #24
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800c8e8:	f107 0308 	add.w	r3, r7, #8
 800c8ec:	6879      	ldr	r1, [r7, #4]
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	f7ff fd6c 	bl	800c3cc <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800c8f4:	7a3b      	ldrb	r3, [r7, #8]
 800c8f6:	461a      	mov	r2, r3
 800c8f8:	4b9a      	ldr	r3, [pc, #616]	@ (800cb64 <mix_sub_columns+0x284>)
 800c8fa:	5c9a      	ldrb	r2, [r3, r2]
 800c8fc:	7b7b      	ldrb	r3, [r7, #13]
 800c8fe:	4619      	mov	r1, r3
 800c900:	4b99      	ldr	r3, [pc, #612]	@ (800cb68 <mix_sub_columns+0x288>)
 800c902:	5c5b      	ldrb	r3, [r3, r1]
 800c904:	4053      	eors	r3, r2
 800c906:	b2da      	uxtb	r2, r3
 800c908:	7cbb      	ldrb	r3, [r7, #18]
 800c90a:	4619      	mov	r1, r3
 800c90c:	4b97      	ldr	r3, [pc, #604]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c90e:	5c5b      	ldrb	r3, [r3, r1]
 800c910:	4053      	eors	r3, r2
 800c912:	b2da      	uxtb	r2, r3
 800c914:	7dfb      	ldrb	r3, [r7, #23]
 800c916:	4619      	mov	r1, r3
 800c918:	4b94      	ldr	r3, [pc, #592]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c91a:	5c5b      	ldrb	r3, [r3, r1]
 800c91c:	4053      	eors	r3, r2
 800c91e:	b2da      	uxtb	r2, r3
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800c924:	7a3b      	ldrb	r3, [r7, #8]
 800c926:	461a      	mov	r2, r3
 800c928:	4b90      	ldr	r3, [pc, #576]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c92a:	5c9a      	ldrb	r2, [r3, r2]
 800c92c:	7b7b      	ldrb	r3, [r7, #13]
 800c92e:	4619      	mov	r1, r3
 800c930:	4b8c      	ldr	r3, [pc, #560]	@ (800cb64 <mix_sub_columns+0x284>)
 800c932:	5c5b      	ldrb	r3, [r3, r1]
 800c934:	4053      	eors	r3, r2
 800c936:	b2da      	uxtb	r2, r3
 800c938:	7cbb      	ldrb	r3, [r7, #18]
 800c93a:	4619      	mov	r1, r3
 800c93c:	4b8a      	ldr	r3, [pc, #552]	@ (800cb68 <mix_sub_columns+0x288>)
 800c93e:	5c5b      	ldrb	r3, [r3, r1]
 800c940:	4053      	eors	r3, r2
 800c942:	b2d9      	uxtb	r1, r3
 800c944:	7dfb      	ldrb	r3, [r7, #23]
 800c946:	461a      	mov	r2, r3
 800c948:	4b88      	ldr	r3, [pc, #544]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c94a:	5c9a      	ldrb	r2, [r3, r2]
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	3301      	adds	r3, #1
 800c950:	404a      	eors	r2, r1
 800c952:	b2d2      	uxtb	r2, r2
 800c954:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800c956:	7a3b      	ldrb	r3, [r7, #8]
 800c958:	461a      	mov	r2, r3
 800c95a:	4b84      	ldr	r3, [pc, #528]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c95c:	5c9a      	ldrb	r2, [r3, r2]
 800c95e:	7b7b      	ldrb	r3, [r7, #13]
 800c960:	4619      	mov	r1, r3
 800c962:	4b82      	ldr	r3, [pc, #520]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c964:	5c5b      	ldrb	r3, [r3, r1]
 800c966:	4053      	eors	r3, r2
 800c968:	b2da      	uxtb	r2, r3
 800c96a:	7cbb      	ldrb	r3, [r7, #18]
 800c96c:	4619      	mov	r1, r3
 800c96e:	4b7d      	ldr	r3, [pc, #500]	@ (800cb64 <mix_sub_columns+0x284>)
 800c970:	5c5b      	ldrb	r3, [r3, r1]
 800c972:	4053      	eors	r3, r2
 800c974:	b2d9      	uxtb	r1, r3
 800c976:	7dfb      	ldrb	r3, [r7, #23]
 800c978:	461a      	mov	r2, r3
 800c97a:	4b7b      	ldr	r3, [pc, #492]	@ (800cb68 <mix_sub_columns+0x288>)
 800c97c:	5c9a      	ldrb	r2, [r3, r2]
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	3302      	adds	r3, #2
 800c982:	404a      	eors	r2, r1
 800c984:	b2d2      	uxtb	r2, r2
 800c986:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800c988:	7a3b      	ldrb	r3, [r7, #8]
 800c98a:	461a      	mov	r2, r3
 800c98c:	4b76      	ldr	r3, [pc, #472]	@ (800cb68 <mix_sub_columns+0x288>)
 800c98e:	5c9a      	ldrb	r2, [r3, r2]
 800c990:	7b7b      	ldrb	r3, [r7, #13]
 800c992:	4619      	mov	r1, r3
 800c994:	4b75      	ldr	r3, [pc, #468]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c996:	5c5b      	ldrb	r3, [r3, r1]
 800c998:	4053      	eors	r3, r2
 800c99a:	b2da      	uxtb	r2, r3
 800c99c:	7cbb      	ldrb	r3, [r7, #18]
 800c99e:	4619      	mov	r1, r3
 800c9a0:	4b72      	ldr	r3, [pc, #456]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c9a2:	5c5b      	ldrb	r3, [r3, r1]
 800c9a4:	4053      	eors	r3, r2
 800c9a6:	b2d9      	uxtb	r1, r3
 800c9a8:	7dfb      	ldrb	r3, [r7, #23]
 800c9aa:	461a      	mov	r2, r3
 800c9ac:	4b6d      	ldr	r3, [pc, #436]	@ (800cb64 <mix_sub_columns+0x284>)
 800c9ae:	5c9a      	ldrb	r2, [r3, r2]
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	3303      	adds	r3, #3
 800c9b4:	404a      	eors	r2, r1
 800c9b6:	b2d2      	uxtb	r2, r2
 800c9b8:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800c9ba:	7b3b      	ldrb	r3, [r7, #12]
 800c9bc:	461a      	mov	r2, r3
 800c9be:	4b69      	ldr	r3, [pc, #420]	@ (800cb64 <mix_sub_columns+0x284>)
 800c9c0:	5c9a      	ldrb	r2, [r3, r2]
 800c9c2:	7c7b      	ldrb	r3, [r7, #17]
 800c9c4:	4619      	mov	r1, r3
 800c9c6:	4b68      	ldr	r3, [pc, #416]	@ (800cb68 <mix_sub_columns+0x288>)
 800c9c8:	5c5b      	ldrb	r3, [r3, r1]
 800c9ca:	4053      	eors	r3, r2
 800c9cc:	b2da      	uxtb	r2, r3
 800c9ce:	7dbb      	ldrb	r3, [r7, #22]
 800c9d0:	4619      	mov	r1, r3
 800c9d2:	4b66      	ldr	r3, [pc, #408]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c9d4:	5c5b      	ldrb	r3, [r3, r1]
 800c9d6:	4053      	eors	r3, r2
 800c9d8:	b2d9      	uxtb	r1, r3
 800c9da:	7afb      	ldrb	r3, [r7, #11]
 800c9dc:	461a      	mov	r2, r3
 800c9de:	4b63      	ldr	r3, [pc, #396]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c9e0:	5c9a      	ldrb	r2, [r3, r2]
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	3304      	adds	r3, #4
 800c9e6:	404a      	eors	r2, r1
 800c9e8:	b2d2      	uxtb	r2, r2
 800c9ea:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800c9ec:	7b3b      	ldrb	r3, [r7, #12]
 800c9ee:	461a      	mov	r2, r3
 800c9f0:	4b5e      	ldr	r3, [pc, #376]	@ (800cb6c <mix_sub_columns+0x28c>)
 800c9f2:	5c9a      	ldrb	r2, [r3, r2]
 800c9f4:	7c7b      	ldrb	r3, [r7, #17]
 800c9f6:	4619      	mov	r1, r3
 800c9f8:	4b5a      	ldr	r3, [pc, #360]	@ (800cb64 <mix_sub_columns+0x284>)
 800c9fa:	5c5b      	ldrb	r3, [r3, r1]
 800c9fc:	4053      	eors	r3, r2
 800c9fe:	b2da      	uxtb	r2, r3
 800ca00:	7dbb      	ldrb	r3, [r7, #22]
 800ca02:	4619      	mov	r1, r3
 800ca04:	4b58      	ldr	r3, [pc, #352]	@ (800cb68 <mix_sub_columns+0x288>)
 800ca06:	5c5b      	ldrb	r3, [r3, r1]
 800ca08:	4053      	eors	r3, r2
 800ca0a:	b2d9      	uxtb	r1, r3
 800ca0c:	7afb      	ldrb	r3, [r7, #11]
 800ca0e:	461a      	mov	r2, r3
 800ca10:	4b56      	ldr	r3, [pc, #344]	@ (800cb6c <mix_sub_columns+0x28c>)
 800ca12:	5c9a      	ldrb	r2, [r3, r2]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	3305      	adds	r3, #5
 800ca18:	404a      	eors	r2, r1
 800ca1a:	b2d2      	uxtb	r2, r2
 800ca1c:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800ca1e:	7b3b      	ldrb	r3, [r7, #12]
 800ca20:	461a      	mov	r2, r3
 800ca22:	4b52      	ldr	r3, [pc, #328]	@ (800cb6c <mix_sub_columns+0x28c>)
 800ca24:	5c9a      	ldrb	r2, [r3, r2]
 800ca26:	7c7b      	ldrb	r3, [r7, #17]
 800ca28:	4619      	mov	r1, r3
 800ca2a:	4b50      	ldr	r3, [pc, #320]	@ (800cb6c <mix_sub_columns+0x28c>)
 800ca2c:	5c5b      	ldrb	r3, [r3, r1]
 800ca2e:	4053      	eors	r3, r2
 800ca30:	b2da      	uxtb	r2, r3
 800ca32:	7dbb      	ldrb	r3, [r7, #22]
 800ca34:	4619      	mov	r1, r3
 800ca36:	4b4b      	ldr	r3, [pc, #300]	@ (800cb64 <mix_sub_columns+0x284>)
 800ca38:	5c5b      	ldrb	r3, [r3, r1]
 800ca3a:	4053      	eors	r3, r2
 800ca3c:	b2d9      	uxtb	r1, r3
 800ca3e:	7afb      	ldrb	r3, [r7, #11]
 800ca40:	461a      	mov	r2, r3
 800ca42:	4b49      	ldr	r3, [pc, #292]	@ (800cb68 <mix_sub_columns+0x288>)
 800ca44:	5c9a      	ldrb	r2, [r3, r2]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	3306      	adds	r3, #6
 800ca4a:	404a      	eors	r2, r1
 800ca4c:	b2d2      	uxtb	r2, r2
 800ca4e:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800ca50:	7b3b      	ldrb	r3, [r7, #12]
 800ca52:	461a      	mov	r2, r3
 800ca54:	4b44      	ldr	r3, [pc, #272]	@ (800cb68 <mix_sub_columns+0x288>)
 800ca56:	5c9a      	ldrb	r2, [r3, r2]
 800ca58:	7c7b      	ldrb	r3, [r7, #17]
 800ca5a:	4619      	mov	r1, r3
 800ca5c:	4b43      	ldr	r3, [pc, #268]	@ (800cb6c <mix_sub_columns+0x28c>)
 800ca5e:	5c5b      	ldrb	r3, [r3, r1]
 800ca60:	4053      	eors	r3, r2
 800ca62:	b2da      	uxtb	r2, r3
 800ca64:	7dbb      	ldrb	r3, [r7, #22]
 800ca66:	4619      	mov	r1, r3
 800ca68:	4b40      	ldr	r3, [pc, #256]	@ (800cb6c <mix_sub_columns+0x28c>)
 800ca6a:	5c5b      	ldrb	r3, [r3, r1]
 800ca6c:	4053      	eors	r3, r2
 800ca6e:	b2d9      	uxtb	r1, r3
 800ca70:	7afb      	ldrb	r3, [r7, #11]
 800ca72:	461a      	mov	r2, r3
 800ca74:	4b3b      	ldr	r3, [pc, #236]	@ (800cb64 <mix_sub_columns+0x284>)
 800ca76:	5c9a      	ldrb	r2, [r3, r2]
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	3307      	adds	r3, #7
 800ca7c:	404a      	eors	r2, r1
 800ca7e:	b2d2      	uxtb	r2, r2
 800ca80:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800ca82:	7c3b      	ldrb	r3, [r7, #16]
 800ca84:	461a      	mov	r2, r3
 800ca86:	4b37      	ldr	r3, [pc, #220]	@ (800cb64 <mix_sub_columns+0x284>)
 800ca88:	5c9a      	ldrb	r2, [r3, r2]
 800ca8a:	7d7b      	ldrb	r3, [r7, #21]
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	4b36      	ldr	r3, [pc, #216]	@ (800cb68 <mix_sub_columns+0x288>)
 800ca90:	5c5b      	ldrb	r3, [r3, r1]
 800ca92:	4053      	eors	r3, r2
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	7abb      	ldrb	r3, [r7, #10]
 800ca98:	4619      	mov	r1, r3
 800ca9a:	4b34      	ldr	r3, [pc, #208]	@ (800cb6c <mix_sub_columns+0x28c>)
 800ca9c:	5c5b      	ldrb	r3, [r3, r1]
 800ca9e:	4053      	eors	r3, r2
 800caa0:	b2d9      	uxtb	r1, r3
 800caa2:	7bfb      	ldrb	r3, [r7, #15]
 800caa4:	461a      	mov	r2, r3
 800caa6:	4b31      	ldr	r3, [pc, #196]	@ (800cb6c <mix_sub_columns+0x28c>)
 800caa8:	5c9a      	ldrb	r2, [r3, r2]
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	3308      	adds	r3, #8
 800caae:	404a      	eors	r2, r1
 800cab0:	b2d2      	uxtb	r2, r2
 800cab2:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800cab4:	7c3b      	ldrb	r3, [r7, #16]
 800cab6:	461a      	mov	r2, r3
 800cab8:	4b2c      	ldr	r3, [pc, #176]	@ (800cb6c <mix_sub_columns+0x28c>)
 800caba:	5c9a      	ldrb	r2, [r3, r2]
 800cabc:	7d7b      	ldrb	r3, [r7, #21]
 800cabe:	4619      	mov	r1, r3
 800cac0:	4b28      	ldr	r3, [pc, #160]	@ (800cb64 <mix_sub_columns+0x284>)
 800cac2:	5c5b      	ldrb	r3, [r3, r1]
 800cac4:	4053      	eors	r3, r2
 800cac6:	b2da      	uxtb	r2, r3
 800cac8:	7abb      	ldrb	r3, [r7, #10]
 800caca:	4619      	mov	r1, r3
 800cacc:	4b26      	ldr	r3, [pc, #152]	@ (800cb68 <mix_sub_columns+0x288>)
 800cace:	5c5b      	ldrb	r3, [r3, r1]
 800cad0:	4053      	eors	r3, r2
 800cad2:	b2d9      	uxtb	r1, r3
 800cad4:	7bfb      	ldrb	r3, [r7, #15]
 800cad6:	461a      	mov	r2, r3
 800cad8:	4b24      	ldr	r3, [pc, #144]	@ (800cb6c <mix_sub_columns+0x28c>)
 800cada:	5c9a      	ldrb	r2, [r3, r2]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	3309      	adds	r3, #9
 800cae0:	404a      	eors	r2, r1
 800cae2:	b2d2      	uxtb	r2, r2
 800cae4:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800cae6:	7c3b      	ldrb	r3, [r7, #16]
 800cae8:	461a      	mov	r2, r3
 800caea:	4b20      	ldr	r3, [pc, #128]	@ (800cb6c <mix_sub_columns+0x28c>)
 800caec:	5c9a      	ldrb	r2, [r3, r2]
 800caee:	7d7b      	ldrb	r3, [r7, #21]
 800caf0:	4619      	mov	r1, r3
 800caf2:	4b1e      	ldr	r3, [pc, #120]	@ (800cb6c <mix_sub_columns+0x28c>)
 800caf4:	5c5b      	ldrb	r3, [r3, r1]
 800caf6:	4053      	eors	r3, r2
 800caf8:	b2da      	uxtb	r2, r3
 800cafa:	7abb      	ldrb	r3, [r7, #10]
 800cafc:	4619      	mov	r1, r3
 800cafe:	4b19      	ldr	r3, [pc, #100]	@ (800cb64 <mix_sub_columns+0x284>)
 800cb00:	5c5b      	ldrb	r3, [r3, r1]
 800cb02:	4053      	eors	r3, r2
 800cb04:	b2d9      	uxtb	r1, r3
 800cb06:	7bfb      	ldrb	r3, [r7, #15]
 800cb08:	461a      	mov	r2, r3
 800cb0a:	4b17      	ldr	r3, [pc, #92]	@ (800cb68 <mix_sub_columns+0x288>)
 800cb0c:	5c9a      	ldrb	r2, [r3, r2]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	330a      	adds	r3, #10
 800cb12:	404a      	eors	r2, r1
 800cb14:	b2d2      	uxtb	r2, r2
 800cb16:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800cb18:	7c3b      	ldrb	r3, [r7, #16]
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	4b12      	ldr	r3, [pc, #72]	@ (800cb68 <mix_sub_columns+0x288>)
 800cb1e:	5c9a      	ldrb	r2, [r3, r2]
 800cb20:	7d7b      	ldrb	r3, [r7, #21]
 800cb22:	4619      	mov	r1, r3
 800cb24:	4b11      	ldr	r3, [pc, #68]	@ (800cb6c <mix_sub_columns+0x28c>)
 800cb26:	5c5b      	ldrb	r3, [r3, r1]
 800cb28:	4053      	eors	r3, r2
 800cb2a:	b2da      	uxtb	r2, r3
 800cb2c:	7abb      	ldrb	r3, [r7, #10]
 800cb2e:	4619      	mov	r1, r3
 800cb30:	4b0e      	ldr	r3, [pc, #56]	@ (800cb6c <mix_sub_columns+0x28c>)
 800cb32:	5c5b      	ldrb	r3, [r3, r1]
 800cb34:	4053      	eors	r3, r2
 800cb36:	b2d9      	uxtb	r1, r3
 800cb38:	7bfb      	ldrb	r3, [r7, #15]
 800cb3a:	461a      	mov	r2, r3
 800cb3c:	4b09      	ldr	r3, [pc, #36]	@ (800cb64 <mix_sub_columns+0x284>)
 800cb3e:	5c9a      	ldrb	r2, [r3, r2]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	330b      	adds	r3, #11
 800cb44:	404a      	eors	r2, r1
 800cb46:	b2d2      	uxtb	r2, r2
 800cb48:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800cb4a:	7d3b      	ldrb	r3, [r7, #20]
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	4b05      	ldr	r3, [pc, #20]	@ (800cb64 <mix_sub_columns+0x284>)
 800cb50:	5c9a      	ldrb	r2, [r3, r2]
 800cb52:	7a7b      	ldrb	r3, [r7, #9]
 800cb54:	4619      	mov	r1, r3
 800cb56:	4b04      	ldr	r3, [pc, #16]	@ (800cb68 <mix_sub_columns+0x288>)
 800cb58:	5c5b      	ldrb	r3, [r3, r1]
 800cb5a:	4053      	eors	r3, r2
 800cb5c:	b2da      	uxtb	r2, r3
 800cb5e:	7bbb      	ldrb	r3, [r7, #14]
 800cb60:	4619      	mov	r1, r3
 800cb62:	e005      	b.n	800cb70 <mix_sub_columns+0x290>
 800cb64:	08021768 	.word	0x08021768
 800cb68:	08021868 	.word	0x08021868
 800cb6c:	08021668 	.word	0x08021668
 800cb70:	4b2d      	ldr	r3, [pc, #180]	@ (800cc28 <mix_sub_columns+0x348>)
 800cb72:	5c5b      	ldrb	r3, [r3, r1]
 800cb74:	4053      	eors	r3, r2
 800cb76:	b2d9      	uxtb	r1, r3
 800cb78:	7cfb      	ldrb	r3, [r7, #19]
 800cb7a:	461a      	mov	r2, r3
 800cb7c:	4b2a      	ldr	r3, [pc, #168]	@ (800cc28 <mix_sub_columns+0x348>)
 800cb7e:	5c9a      	ldrb	r2, [r3, r2]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	330c      	adds	r3, #12
 800cb84:	404a      	eors	r2, r1
 800cb86:	b2d2      	uxtb	r2, r2
 800cb88:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800cb8a:	7d3b      	ldrb	r3, [r7, #20]
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	4b26      	ldr	r3, [pc, #152]	@ (800cc28 <mix_sub_columns+0x348>)
 800cb90:	5c9a      	ldrb	r2, [r3, r2]
 800cb92:	7a7b      	ldrb	r3, [r7, #9]
 800cb94:	4619      	mov	r1, r3
 800cb96:	4b25      	ldr	r3, [pc, #148]	@ (800cc2c <mix_sub_columns+0x34c>)
 800cb98:	5c5b      	ldrb	r3, [r3, r1]
 800cb9a:	4053      	eors	r3, r2
 800cb9c:	b2da      	uxtb	r2, r3
 800cb9e:	7bbb      	ldrb	r3, [r7, #14]
 800cba0:	4619      	mov	r1, r3
 800cba2:	4b23      	ldr	r3, [pc, #140]	@ (800cc30 <mix_sub_columns+0x350>)
 800cba4:	5c5b      	ldrb	r3, [r3, r1]
 800cba6:	4053      	eors	r3, r2
 800cba8:	b2d9      	uxtb	r1, r3
 800cbaa:	7cfb      	ldrb	r3, [r7, #19]
 800cbac:	461a      	mov	r2, r3
 800cbae:	4b1e      	ldr	r3, [pc, #120]	@ (800cc28 <mix_sub_columns+0x348>)
 800cbb0:	5c9a      	ldrb	r2, [r3, r2]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	330d      	adds	r3, #13
 800cbb6:	404a      	eors	r2, r1
 800cbb8:	b2d2      	uxtb	r2, r2
 800cbba:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800cbbc:	7d3b      	ldrb	r3, [r7, #20]
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	4b19      	ldr	r3, [pc, #100]	@ (800cc28 <mix_sub_columns+0x348>)
 800cbc2:	5c9a      	ldrb	r2, [r3, r2]
 800cbc4:	7a7b      	ldrb	r3, [r7, #9]
 800cbc6:	4619      	mov	r1, r3
 800cbc8:	4b17      	ldr	r3, [pc, #92]	@ (800cc28 <mix_sub_columns+0x348>)
 800cbca:	5c5b      	ldrb	r3, [r3, r1]
 800cbcc:	4053      	eors	r3, r2
 800cbce:	b2da      	uxtb	r2, r3
 800cbd0:	7bbb      	ldrb	r3, [r7, #14]
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	4b15      	ldr	r3, [pc, #84]	@ (800cc2c <mix_sub_columns+0x34c>)
 800cbd6:	5c5b      	ldrb	r3, [r3, r1]
 800cbd8:	4053      	eors	r3, r2
 800cbda:	b2d9      	uxtb	r1, r3
 800cbdc:	7cfb      	ldrb	r3, [r7, #19]
 800cbde:	461a      	mov	r2, r3
 800cbe0:	4b13      	ldr	r3, [pc, #76]	@ (800cc30 <mix_sub_columns+0x350>)
 800cbe2:	5c9a      	ldrb	r2, [r3, r2]
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	330e      	adds	r3, #14
 800cbe8:	404a      	eors	r2, r1
 800cbea:	b2d2      	uxtb	r2, r2
 800cbec:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800cbee:	7d3b      	ldrb	r3, [r7, #20]
 800cbf0:	461a      	mov	r2, r3
 800cbf2:	4b0f      	ldr	r3, [pc, #60]	@ (800cc30 <mix_sub_columns+0x350>)
 800cbf4:	5c9a      	ldrb	r2, [r3, r2]
 800cbf6:	7a7b      	ldrb	r3, [r7, #9]
 800cbf8:	4619      	mov	r1, r3
 800cbfa:	4b0b      	ldr	r3, [pc, #44]	@ (800cc28 <mix_sub_columns+0x348>)
 800cbfc:	5c5b      	ldrb	r3, [r3, r1]
 800cbfe:	4053      	eors	r3, r2
 800cc00:	b2da      	uxtb	r2, r3
 800cc02:	7bbb      	ldrb	r3, [r7, #14]
 800cc04:	4619      	mov	r1, r3
 800cc06:	4b08      	ldr	r3, [pc, #32]	@ (800cc28 <mix_sub_columns+0x348>)
 800cc08:	5c5b      	ldrb	r3, [r3, r1]
 800cc0a:	4053      	eors	r3, r2
 800cc0c:	b2d9      	uxtb	r1, r3
 800cc0e:	7cfb      	ldrb	r3, [r7, #19]
 800cc10:	461a      	mov	r2, r3
 800cc12:	4b06      	ldr	r3, [pc, #24]	@ (800cc2c <mix_sub_columns+0x34c>)
 800cc14:	5c9a      	ldrb	r2, [r3, r2]
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	330f      	adds	r3, #15
 800cc1a:	404a      	eors	r2, r1
 800cc1c:	b2d2      	uxtb	r2, r2
 800cc1e:	701a      	strb	r2, [r3, #0]
  }
 800cc20:	bf00      	nop
 800cc22:	3718      	adds	r7, #24
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}
 800cc28:	08021668 	.word	0x08021668
 800cc2c:	08021768 	.word	0x08021768
 800cc30:	08021868 	.word	0x08021868

0800cc34 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b086      	sub	sp, #24
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	60f8      	str	r0, [r7, #12]
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	607a      	str	r2, [r7, #4]
 800cc40:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800cc42:	7afb      	ldrb	r3, [r7, #11]
 800cc44:	3b10      	subs	r3, #16
 800cc46:	2b10      	cmp	r3, #16
 800cc48:	bf8c      	ite	hi
 800cc4a:	2201      	movhi	r2, #1
 800cc4c:	2200      	movls	r2, #0
 800cc4e:	b2d2      	uxtb	r2, r2
 800cc50:	2a00      	cmp	r2, #0
 800cc52:	d10b      	bne.n	800cc6c <lorawan_aes_set_key+0x38>
 800cc54:	4a64      	ldr	r2, [pc, #400]	@ (800cde8 <lorawan_aes_set_key+0x1b4>)
 800cc56:	fa22 f303 	lsr.w	r3, r2, r3
 800cc5a:	f003 0301 	and.w	r3, r3, #1
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	bf14      	ite	ne
 800cc62:	2301      	movne	r3, #1
 800cc64:	2300      	moveq	r3, #0
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d105      	bne.n	800cc78 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800cc74:	23ff      	movs	r3, #255	@ 0xff
 800cc76:	e0b3      	b.n	800cde0 <lorawan_aes_set_key+0x1ac>
        break;
 800cc78:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	7afa      	ldrb	r2, [r7, #11]
 800cc7e:	68f9      	ldr	r1, [r7, #12]
 800cc80:	4618      	mov	r0, r3
 800cc82:	f7ff fbfc 	bl	800c47e <copy_block_nn>
    hi = (keylen + 28) << 2;
 800cc86:	7afb      	ldrb	r3, [r7, #11]
 800cc88:	331c      	adds	r3, #28
 800cc8a:	b2db      	uxtb	r3, r3
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800cc90:	7c7b      	ldrb	r3, [r7, #17]
 800cc92:	091b      	lsrs	r3, r3, #4
 800cc94:	b2db      	uxtb	r3, r3
 800cc96:	3b01      	subs	r3, #1
 800cc98:	b2da      	uxtb	r2, r3
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cca0:	7afb      	ldrb	r3, [r7, #11]
 800cca2:	75fb      	strb	r3, [r7, #23]
 800cca4:	2301      	movs	r3, #1
 800cca6:	75bb      	strb	r3, [r7, #22]
 800cca8:	e094      	b.n	800cdd4 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800ccaa:	7dfb      	ldrb	r3, [r7, #23]
 800ccac:	3b04      	subs	r3, #4
 800ccae:	687a      	ldr	r2, [r7, #4]
 800ccb0:	5cd3      	ldrb	r3, [r2, r3]
 800ccb2:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800ccb4:	7dfb      	ldrb	r3, [r7, #23]
 800ccb6:	3b03      	subs	r3, #3
 800ccb8:	687a      	ldr	r2, [r7, #4]
 800ccba:	5cd3      	ldrb	r3, [r2, r3]
 800ccbc:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800ccbe:	7dfb      	ldrb	r3, [r7, #23]
 800ccc0:	3b02      	subs	r3, #2
 800ccc2:	687a      	ldr	r2, [r7, #4]
 800ccc4:	5cd3      	ldrb	r3, [r2, r3]
 800ccc6:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800ccc8:	7dfb      	ldrb	r3, [r7, #23]
 800ccca:	3b01      	subs	r3, #1
 800cccc:	687a      	ldr	r2, [r7, #4]
 800ccce:	5cd3      	ldrb	r3, [r2, r3]
 800ccd0:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800ccd2:	7dfb      	ldrb	r3, [r7, #23]
 800ccd4:	7afa      	ldrb	r2, [r7, #11]
 800ccd6:	fbb3 f1f2 	udiv	r1, r3, r2
 800ccda:	fb01 f202 	mul.w	r2, r1, r2
 800ccde:	1a9b      	subs	r3, r3, r2
 800cce0:	b2db      	uxtb	r3, r3
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d128      	bne.n	800cd38 <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800cce6:	7d7b      	ldrb	r3, [r7, #21]
 800cce8:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800ccea:	7d3b      	ldrb	r3, [r7, #20]
 800ccec:	4a3f      	ldr	r2, [pc, #252]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800ccee:	5cd2      	ldrb	r2, [r2, r3]
 800ccf0:	7dbb      	ldrb	r3, [r7, #22]
 800ccf2:	4053      	eors	r3, r2
 800ccf4:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800ccf6:	7cfb      	ldrb	r3, [r7, #19]
 800ccf8:	4a3c      	ldr	r2, [pc, #240]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800ccfa:	5cd3      	ldrb	r3, [r2, r3]
 800ccfc:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800ccfe:	7cbb      	ldrb	r3, [r7, #18]
 800cd00:	4a3a      	ldr	r2, [pc, #232]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800cd02:	5cd3      	ldrb	r3, [r2, r3]
 800cd04:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800cd06:	7c3b      	ldrb	r3, [r7, #16]
 800cd08:	4a38      	ldr	r2, [pc, #224]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800cd0a:	5cd3      	ldrb	r3, [r2, r3]
 800cd0c:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800cd0e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800cd12:	005b      	lsls	r3, r3, #1
 800cd14:	b25a      	sxtb	r2, r3
 800cd16:	7dbb      	ldrb	r3, [r7, #22]
 800cd18:	09db      	lsrs	r3, r3, #7
 800cd1a:	b2db      	uxtb	r3, r3
 800cd1c:	b25b      	sxtb	r3, r3
 800cd1e:	4619      	mov	r1, r3
 800cd20:	0049      	lsls	r1, r1, #1
 800cd22:	440b      	add	r3, r1
 800cd24:	4619      	mov	r1, r3
 800cd26:	00c8      	lsls	r0, r1, #3
 800cd28:	4619      	mov	r1, r3
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	440b      	add	r3, r1
 800cd2e:	b25b      	sxtb	r3, r3
 800cd30:	4053      	eors	r3, r2
 800cd32:	b25b      	sxtb	r3, r3
 800cd34:	75bb      	strb	r3, [r7, #22]
 800cd36:	e01c      	b.n	800cd72 <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800cd38:	7afb      	ldrb	r3, [r7, #11]
 800cd3a:	2b18      	cmp	r3, #24
 800cd3c:	d919      	bls.n	800cd72 <lorawan_aes_set_key+0x13e>
 800cd3e:	7dfb      	ldrb	r3, [r7, #23]
 800cd40:	7afa      	ldrb	r2, [r7, #11]
 800cd42:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd46:	fb01 f202 	mul.w	r2, r1, r2
 800cd4a:	1a9b      	subs	r3, r3, r2
 800cd4c:	b2db      	uxtb	r3, r3
 800cd4e:	2b10      	cmp	r3, #16
 800cd50:	d10f      	bne.n	800cd72 <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800cd52:	7d7b      	ldrb	r3, [r7, #21]
 800cd54:	4a25      	ldr	r2, [pc, #148]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800cd56:	5cd3      	ldrb	r3, [r2, r3]
 800cd58:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800cd5a:	7d3b      	ldrb	r3, [r7, #20]
 800cd5c:	4a23      	ldr	r2, [pc, #140]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800cd5e:	5cd3      	ldrb	r3, [r2, r3]
 800cd60:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800cd62:	7cfb      	ldrb	r3, [r7, #19]
 800cd64:	4a21      	ldr	r2, [pc, #132]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800cd66:	5cd3      	ldrb	r3, [r2, r3]
 800cd68:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800cd6a:	7cbb      	ldrb	r3, [r7, #18]
 800cd6c:	4a1f      	ldr	r2, [pc, #124]	@ (800cdec <lorawan_aes_set_key+0x1b8>)
 800cd6e:	5cd3      	ldrb	r3, [r2, r3]
 800cd70:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800cd72:	7dfa      	ldrb	r2, [r7, #23]
 800cd74:	7afb      	ldrb	r3, [r7, #11]
 800cd76:	1ad3      	subs	r3, r2, r3
 800cd78:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800cd7a:	7c3b      	ldrb	r3, [r7, #16]
 800cd7c:	687a      	ldr	r2, [r7, #4]
 800cd7e:	5cd1      	ldrb	r1, [r2, r3]
 800cd80:	7dfb      	ldrb	r3, [r7, #23]
 800cd82:	7d7a      	ldrb	r2, [r7, #21]
 800cd84:	404a      	eors	r2, r1
 800cd86:	b2d1      	uxtb	r1, r2
 800cd88:	687a      	ldr	r2, [r7, #4]
 800cd8a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800cd8c:	7c3b      	ldrb	r3, [r7, #16]
 800cd8e:	3301      	adds	r3, #1
 800cd90:	687a      	ldr	r2, [r7, #4]
 800cd92:	5cd1      	ldrb	r1, [r2, r3]
 800cd94:	7dfb      	ldrb	r3, [r7, #23]
 800cd96:	3301      	adds	r3, #1
 800cd98:	7d3a      	ldrb	r2, [r7, #20]
 800cd9a:	404a      	eors	r2, r1
 800cd9c:	b2d1      	uxtb	r1, r2
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800cda2:	7c3b      	ldrb	r3, [r7, #16]
 800cda4:	3302      	adds	r3, #2
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	5cd1      	ldrb	r1, [r2, r3]
 800cdaa:	7dfb      	ldrb	r3, [r7, #23]
 800cdac:	3302      	adds	r3, #2
 800cdae:	7cfa      	ldrb	r2, [r7, #19]
 800cdb0:	404a      	eors	r2, r1
 800cdb2:	b2d1      	uxtb	r1, r2
 800cdb4:	687a      	ldr	r2, [r7, #4]
 800cdb6:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800cdb8:	7c3b      	ldrb	r3, [r7, #16]
 800cdba:	3303      	adds	r3, #3
 800cdbc:	687a      	ldr	r2, [r7, #4]
 800cdbe:	5cd1      	ldrb	r1, [r2, r3]
 800cdc0:	7dfb      	ldrb	r3, [r7, #23]
 800cdc2:	3303      	adds	r3, #3
 800cdc4:	7cba      	ldrb	r2, [r7, #18]
 800cdc6:	404a      	eors	r2, r1
 800cdc8:	b2d1      	uxtb	r1, r2
 800cdca:	687a      	ldr	r2, [r7, #4]
 800cdcc:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cdce:	7dfb      	ldrb	r3, [r7, #23]
 800cdd0:	3304      	adds	r3, #4
 800cdd2:	75fb      	strb	r3, [r7, #23]
 800cdd4:	7dfa      	ldrb	r2, [r7, #23]
 800cdd6:	7c7b      	ldrb	r3, [r7, #17]
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	f4ff af66 	bcc.w	800ccaa <lorawan_aes_set_key+0x76>
    }
    return 0;
 800cdde:	2300      	movs	r3, #0
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3718      	adds	r7, #24
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}
 800cde8:	00010101 	.word	0x00010101
 800cdec:	08021668 	.word	0x08021668

0800cdf0 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b08a      	sub	sp, #40	@ 0x28
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d038      	beq.n	800ce78 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800ce06:	687a      	ldr	r2, [r7, #4]
 800ce08:	f107 0314 	add.w	r3, r7, #20
 800ce0c:	68f9      	ldr	r1, [r7, #12]
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f7ff fc07 	bl	800c622 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800ce14:	2301      	movs	r3, #1
 800ce16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ce1a:	e014      	b.n	800ce46 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800ce1c:	f107 0314 	add.w	r3, r7, #20
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7ff fd5d 	bl	800c8e0 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ce2c:	0112      	lsls	r2, r2, #4
 800ce2e:	441a      	add	r2, r3
 800ce30:	f107 0314 	add.w	r3, r7, #20
 800ce34:	4611      	mov	r1, r2
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7ff fcab 	bl	800c792 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800ce3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ce40:	3301      	adds	r3, #1
 800ce42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800ce4c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ce50:	429a      	cmp	r2, r3
 800ce52:	d3e3      	bcc.n	800ce1c <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800ce54:	f107 0314 	add.w	r3, r7, #20
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f7ff fca7 	bl	800c7ac <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ce64:	0112      	lsls	r2, r2, #4
 800ce66:	441a      	add	r2, r3
 800ce68:	f107 0314 	add.w	r3, r7, #20
 800ce6c:	4619      	mov	r1, r3
 800ce6e:	68b8      	ldr	r0, [r7, #8]
 800ce70:	f7ff fbd7 	bl	800c622 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800ce74:	2300      	movs	r3, #0
 800ce76:	e000      	b.n	800ce7a <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800ce78:	23ff      	movs	r3, #255	@ 0xff
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3728      	adds	r7, #40	@ 0x28
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}
	...

0800ce84 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800ce84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce86:	b0a1      	sub	sp, #132	@ 0x84
 800ce88:	af12      	add	r7, sp, #72	@ 0x48
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800ce90:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800ce94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ce98:	4611      	mov	r1, r2
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	f000 fa12 	bl	800d2c4 <SecureElementGetKeyByID>
 800cea0:	4603      	mov	r3, r0
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d174      	bne.n	800cf90 <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cea6:	2300      	movs	r3, #0
 800cea8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ceac:	e06c      	b.n	800cf88 <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800ceae:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ceb2:	4939      	ldr	r1, [pc, #228]	@ (800cf98 <PrintKey+0x114>)
 800ceb4:	4613      	mov	r3, r2
 800ceb6:	005b      	lsls	r3, r3, #1
 800ceb8:	4413      	add	r3, r2
 800ceba:	009b      	lsls	r3, r3, #2
 800cebc:	440b      	add	r3, r1
 800cebe:	781b      	ldrb	r3, [r3, #0]
 800cec0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cec4:	429a      	cmp	r2, r3
 800cec6:	d15a      	bne.n	800cf7e <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800cec8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800cecc:	4932      	ldr	r1, [pc, #200]	@ (800cf98 <PrintKey+0x114>)
 800cece:	4613      	mov	r3, r2
 800ced0:	005b      	lsls	r3, r3, #1
 800ced2:	4413      	add	r3, r2
 800ced4:	009b      	lsls	r3, r3, #2
 800ced6:	440b      	add	r3, r1
 800ced8:	3308      	adds	r3, #8
 800ceda:	6819      	ldr	r1, [r3, #0]
 800cedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cede:	785b      	ldrb	r3, [r3, #1]
 800cee0:	461d      	mov	r5, r3
 800cee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cee4:	789b      	ldrb	r3, [r3, #2]
 800cee6:	461e      	mov	r6, r3
 800cee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceea:	78db      	ldrb	r3, [r3, #3]
 800ceec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ceee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cef0:	791b      	ldrb	r3, [r3, #4]
 800cef2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cef6:	795b      	ldrb	r3, [r3, #5]
 800cef8:	623b      	str	r3, [r7, #32]
 800cefa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cefc:	799b      	ldrb	r3, [r3, #6]
 800cefe:	61fb      	str	r3, [r7, #28]
 800cf00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf02:	79db      	ldrb	r3, [r3, #7]
 800cf04:	61bb      	str	r3, [r7, #24]
 800cf06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf08:	7a1b      	ldrb	r3, [r3, #8]
 800cf0a:	617b      	str	r3, [r7, #20]
 800cf0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf0e:	7a5b      	ldrb	r3, [r3, #9]
 800cf10:	613b      	str	r3, [r7, #16]
 800cf12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf14:	7a9b      	ldrb	r3, [r3, #10]
 800cf16:	60fb      	str	r3, [r7, #12]
 800cf18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf1a:	7adb      	ldrb	r3, [r3, #11]
 800cf1c:	60bb      	str	r3, [r7, #8]
 800cf1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf20:	7b1b      	ldrb	r3, [r3, #12]
 800cf22:	607b      	str	r3, [r7, #4]
 800cf24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf26:	7b5b      	ldrb	r3, [r3, #13]
 800cf28:	461c      	mov	r4, r3
 800cf2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf2c:	7b9b      	ldrb	r3, [r3, #14]
 800cf2e:	4618      	mov	r0, r3
 800cf30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf32:	7bdb      	ldrb	r3, [r3, #15]
 800cf34:	461a      	mov	r2, r3
 800cf36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf38:	7c1b      	ldrb	r3, [r3, #16]
 800cf3a:	9310      	str	r3, [sp, #64]	@ 0x40
 800cf3c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cf3e:	900e      	str	r0, [sp, #56]	@ 0x38
 800cf40:	940d      	str	r4, [sp, #52]	@ 0x34
 800cf42:	687a      	ldr	r2, [r7, #4]
 800cf44:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf46:	68ba      	ldr	r2, [r7, #8]
 800cf48:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cf4a:	68fa      	ldr	r2, [r7, #12]
 800cf4c:	920a      	str	r2, [sp, #40]	@ 0x28
 800cf4e:	693a      	ldr	r2, [r7, #16]
 800cf50:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf52:	697a      	ldr	r2, [r7, #20]
 800cf54:	9208      	str	r2, [sp, #32]
 800cf56:	69ba      	ldr	r2, [r7, #24]
 800cf58:	9207      	str	r2, [sp, #28]
 800cf5a:	69fa      	ldr	r2, [r7, #28]
 800cf5c:	9206      	str	r2, [sp, #24]
 800cf5e:	6a3a      	ldr	r2, [r7, #32]
 800cf60:	9205      	str	r2, [sp, #20]
 800cf62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf64:	9204      	str	r2, [sp, #16]
 800cf66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf68:	9303      	str	r3, [sp, #12]
 800cf6a:	9602      	str	r6, [sp, #8]
 800cf6c:	9501      	str	r5, [sp, #4]
 800cf6e:	9100      	str	r1, [sp, #0]
 800cf70:	4b0a      	ldr	r3, [pc, #40]	@ (800cf9c <PrintKey+0x118>)
 800cf72:	2200      	movs	r2, #0
 800cf74:	2100      	movs	r1, #0
 800cf76:	2002      	movs	r0, #2
 800cf78:	f010 f8f0 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
 800cf7c:	e008      	b.n	800cf90 <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cf7e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf82:	3301      	adds	r3, #1
 800cf84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cf88:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf8c:	2b0a      	cmp	r3, #10
 800cf8e:	d98e      	bls.n	800ceae <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800cf90:	373c      	adds	r7, #60	@ 0x3c
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf96:	bf00      	nop
 800cf98:	08021968 	.word	0x08021968
 800cf9c:	0802120c 	.word	0x0802120c

0800cfa0 <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800cfa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfa2:	b091      	sub	sp, #68	@ 0x44
 800cfa4:	af08      	add	r7, sp, #32
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800cfae:	f107 0310 	add.w	r3, r7, #16
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f000 fbd8 	bl	800d768 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800cfb8:	7c3b      	ldrb	r3, [r7, #16]
 800cfba:	7c7a      	ldrb	r2, [r7, #17]
 800cfbc:	7cb9      	ldrb	r1, [r7, #18]
 800cfbe:	7cf8      	ldrb	r0, [r7, #19]
 800cfc0:	7d3c      	ldrb	r4, [r7, #20]
 800cfc2:	7d7d      	ldrb	r5, [r7, #21]
 800cfc4:	7dbe      	ldrb	r6, [r7, #22]
 800cfc6:	f897 c017 	ldrb.w	ip, [r7, #23]
 800cfca:	f8cd c01c 	str.w	ip, [sp, #28]
 800cfce:	9606      	str	r6, [sp, #24]
 800cfd0:	9505      	str	r5, [sp, #20]
 800cfd2:	9404      	str	r4, [sp, #16]
 800cfd4:	9003      	str	r0, [sp, #12]
 800cfd6:	9102      	str	r1, [sp, #8]
 800cfd8:	9201      	str	r2, [sp, #4]
 800cfda:	9300      	str	r3, [sp, #0]
 800cfdc:	4b24      	ldr	r3, [pc, #144]	@ (800d070 <PrintIds+0xd0>)
 800cfde:	2200      	movs	r2, #0
 800cfe0:	2100      	movs	r1, #0
 800cfe2:	2002      	movs	r0, #2
 800cfe4:	f010 f8ba 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800cfe8:	f107 0318 	add.w	r3, r7, #24
 800cfec:	4618      	mov	r0, r3
 800cfee:	f000 fbeb 	bl	800d7c8 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800cff2:	7e3b      	ldrb	r3, [r7, #24]
 800cff4:	7e7a      	ldrb	r2, [r7, #25]
 800cff6:	7eb9      	ldrb	r1, [r7, #26]
 800cff8:	7ef8      	ldrb	r0, [r7, #27]
 800cffa:	7f3c      	ldrb	r4, [r7, #28]
 800cffc:	7f7d      	ldrb	r5, [r7, #29]
 800cffe:	7fbe      	ldrb	r6, [r7, #30]
 800d000:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800d004:	f8cd c01c 	str.w	ip, [sp, #28]
 800d008:	9606      	str	r6, [sp, #24]
 800d00a:	9505      	str	r5, [sp, #20]
 800d00c:	9404      	str	r4, [sp, #16]
 800d00e:	9003      	str	r0, [sp, #12]
 800d010:	9102      	str	r1, [sp, #8]
 800d012:	9201      	str	r2, [sp, #4]
 800d014:	9300      	str	r3, [sp, #0]
 800d016:	4b17      	ldr	r3, [pc, #92]	@ (800d074 <PrintIds+0xd4>)
 800d018:	2200      	movs	r2, #0
 800d01a:	2100      	movs	r1, #0
 800d01c:	2002      	movs	r0, #2
 800d01e:	f010 f89d 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800d022:	f107 020c 	add.w	r2, r7, #12
 800d026:	79fb      	ldrb	r3, [r7, #7]
 800d028:	4611      	mov	r1, r2
 800d02a:	4618      	mov	r0, r3
 800d02c:	f000 fbfe 	bl	800d82c <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800d030:	f107 030c 	add.w	r3, r7, #12
 800d034:	3303      	adds	r3, #3
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	461a      	mov	r2, r3
 800d03a:	f107 030c 	add.w	r3, r7, #12
 800d03e:	3302      	adds	r3, #2
 800d040:	781b      	ldrb	r3, [r3, #0]
 800d042:	4619      	mov	r1, r3
 800d044:	f107 030c 	add.w	r3, r7, #12
 800d048:	3301      	adds	r3, #1
 800d04a:	781b      	ldrb	r3, [r3, #0]
 800d04c:	4618      	mov	r0, r3
 800d04e:	f107 030c 	add.w	r3, r7, #12
 800d052:	781b      	ldrb	r3, [r3, #0]
 800d054:	9303      	str	r3, [sp, #12]
 800d056:	9002      	str	r0, [sp, #8]
 800d058:	9101      	str	r1, [sp, #4]
 800d05a:	9200      	str	r2, [sp, #0]
 800d05c:	4b06      	ldr	r3, [pc, #24]	@ (800d078 <PrintIds+0xd8>)
 800d05e:	2200      	movs	r2, #0
 800d060:	2100      	movs	r1, #0
 800d062:	2002      	movs	r0, #2
 800d064:	f010 f87a 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800d068:	bf00      	nop
 800d06a:	3724      	adds	r7, #36	@ 0x24
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d070:	08021268 	.word	0x08021268
 800d074:	080212a8 	.word	0x080212a8
 800d078:	080212e8 	.word	0x080212e8

0800d07c <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d07c:	b480      	push	{r7}
 800d07e:	b085      	sub	sp, #20
 800d080:	af00      	add	r7, sp, #0
 800d082:	4603      	mov	r3, r0
 800d084:	6039      	str	r1, [r7, #0]
 800d086:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d088:	2300      	movs	r3, #0
 800d08a:	73fb      	strb	r3, [r7, #15]
 800d08c:	e01a      	b.n	800d0c4 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d08e:	4b12      	ldr	r3, [pc, #72]	@ (800d0d8 <GetKeyByID+0x5c>)
 800d090:	6819      	ldr	r1, [r3, #0]
 800d092:	7bfa      	ldrb	r2, [r7, #15]
 800d094:	4613      	mov	r3, r2
 800d096:	011b      	lsls	r3, r3, #4
 800d098:	4413      	add	r3, r2
 800d09a:	440b      	add	r3, r1
 800d09c:	3318      	adds	r3, #24
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	79fa      	ldrb	r2, [r7, #7]
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	d10b      	bne.n	800d0be <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d0a6:	4b0c      	ldr	r3, [pc, #48]	@ (800d0d8 <GetKeyByID+0x5c>)
 800d0a8:	6819      	ldr	r1, [r3, #0]
 800d0aa:	7bfa      	ldrb	r2, [r7, #15]
 800d0ac:	4613      	mov	r3, r2
 800d0ae:	011b      	lsls	r3, r3, #4
 800d0b0:	4413      	add	r3, r2
 800d0b2:	3318      	adds	r3, #24
 800d0b4:	18ca      	adds	r2, r1, r3
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	e006      	b.n	800d0cc <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d0be:	7bfb      	ldrb	r3, [r7, #15]
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	73fb      	strb	r3, [r7, #15]
 800d0c4:	7bfb      	ldrb	r3, [r7, #15]
 800d0c6:	2b0a      	cmp	r3, #10
 800d0c8:	d9e1      	bls.n	800d08e <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d0ca:	2303      	movs	r3, #3
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3714      	adds	r7, #20
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	bc80      	pop	{r7}
 800d0d4:	4770      	bx	lr
 800d0d6:	bf00      	nop
 800d0d8:	20000a28 	.word	0x20000a28

0800d0dc <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800d0dc:	b590      	push	{r4, r7, lr}
 800d0de:	b0d1      	sub	sp, #324	@ 0x144
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800d0e6:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800d0ea:	6020      	str	r0, [r4, #0]
 800d0ec:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800d0f0:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800d0f4:	6001      	str	r1, [r0, #0]
 800d0f6:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800d0fa:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800d0fe:	600a      	str	r2, [r1, #0]
 800d100:	461a      	mov	r2, r3
 800d102:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d106:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800d10a:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800d10c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d110:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d003      	beq.n	800d122 <ComputeCmac+0x46>
 800d11a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d101      	bne.n	800d126 <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d122:	2302      	movs	r3, #2
 800d124:	e05d      	b.n	800d1e2 <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800d126:	f107 0314 	add.w	r3, r7, #20
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7fe fefe 	bl	800bf2c <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800d130:	f107 0210 	add.w	r2, r7, #16
 800d134:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d138:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800d13c:	781b      	ldrb	r3, [r3, #0]
 800d13e:	4611      	mov	r1, r2
 800d140:	4618      	mov	r0, r3
 800d142:	f7ff ff9b 	bl	800d07c <GetKeyByID>
 800d146:	4603      	mov	r3, r0
 800d148:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d14c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d150:	2b00      	cmp	r3, #0
 800d152:	d144      	bne.n	800d1de <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800d154:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d158:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	1c5a      	adds	r2, r3, #1
 800d160:	f107 0314 	add.w	r3, r7, #20
 800d164:	4611      	mov	r1, r2
 800d166:	4618      	mov	r0, r3
 800d168:	f7fe fef9 	bl	800bf5e <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800d16c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d170:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d009      	beq.n	800d18e <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800d17a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d17e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d182:	f107 0014 	add.w	r0, r7, #20
 800d186:	2210      	movs	r2, #16
 800d188:	6819      	ldr	r1, [r3, #0]
 800d18a:	f7fe fef7 	bl	800bf7c <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800d18e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d192:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800d196:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d19a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d19e:	f107 0014 	add.w	r0, r7, #20
 800d1a2:	6812      	ldr	r2, [r2, #0]
 800d1a4:	6819      	ldr	r1, [r3, #0]
 800d1a6:	f7fe fee9 	bl	800bf7c <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800d1aa:	f107 0214 	add.w	r2, r7, #20
 800d1ae:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800d1b2:	4611      	mov	r1, r2
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	f7fe ffa3 	bl	800c100 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800d1ba:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800d1be:	461a      	mov	r2, r3
 800d1c0:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800d1c4:	021b      	lsls	r3, r3, #8
 800d1c6:	431a      	orrs	r2, r3
 800d1c8:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800d1cc:	041b      	lsls	r3, r3, #16
 800d1ce:	431a      	orrs	r2, r3
 800d1d0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800d1d4:	061b      	lsls	r3, r3, #24
 800d1d6:	431a      	orrs	r2, r3
 800d1d8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d1dc:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800d1de:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	bd90      	pop	{r4, r7, pc}

0800d1ec <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b082      	sub	sp, #8
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d101      	bne.n	800d1fe <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d1fa:	2302      	movs	r3, #2
 800d1fc:	e00a      	b.n	800d214 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800d1fe:	4a07      	ldr	r2, [pc, #28]	@ (800d21c <SecureElementInit+0x30>)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800d204:	4b05      	ldr	r3, [pc, #20]	@ (800d21c <SecureElementInit+0x30>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	22d8      	movs	r2, #216	@ 0xd8
 800d20a:	4905      	ldr	r1, [pc, #20]	@ (800d220 <SecureElementInit+0x34>)
 800d20c:	4618      	mov	r0, r3
 800d20e:	f00b fc48 	bl	8018aa2 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800d212:	2300      	movs	r3, #0
}
 800d214:	4618      	mov	r0, r3
 800d216:	3708      	adds	r7, #8
 800d218:	46bd      	mov	sp, r7
 800d21a:	bd80      	pop	{r7, pc}
 800d21c:	20000a28 	.word	0x20000a28
 800d220:	08021fc0 	.word	0x08021fc0

0800d224 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b086      	sub	sp, #24
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
 800d22c:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800d22e:	2300      	movs	r3, #0
 800d230:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800d232:	f107 030c 	add.w	r3, r7, #12
 800d236:	4618      	mov	r0, r3
 800d238:	f000 fa96 	bl	800d768 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800d23c:	f107 0308 	add.w	r3, r7, #8
 800d240:	4619      	mov	r1, r3
 800d242:	2001      	movs	r0, #1
 800d244:	f000 faf2 	bl	800d82c <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d024      	beq.n	800d298 <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800d24e:	2300      	movs	r3, #0
 800d250:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d252:	2300      	movs	r3, #0
 800d254:	75bb      	strb	r3, [r7, #22]
 800d256:	e00c      	b.n	800d272 <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800d258:	7dbb      	ldrb	r3, [r7, #22]
 800d25a:	3318      	adds	r3, #24
 800d25c:	443b      	add	r3, r7
 800d25e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d002      	beq.n	800d26c <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800d266:	2301      	movs	r3, #1
 800d268:	75fb      	strb	r3, [r7, #23]
                break;
 800d26a:	e005      	b.n	800d278 <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d26c:	7dbb      	ldrb	r3, [r7, #22]
 800d26e:	3301      	adds	r3, #1
 800d270:	75bb      	strb	r3, [r7, #22]
 800d272:	7dbb      	ldrb	r3, [r7, #22]
 800d274:	2b07      	cmp	r3, #7
 800d276:	d9ef      	bls.n	800d258 <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800d278:	7dfb      	ldrb	r3, [r7, #23]
 800d27a:	f083 0301 	eor.w	r3, r3, #1
 800d27e:	b2db      	uxtb	r3, r3
 800d280:	2b00      	cmp	r3, #0
 800d282:	d009      	beq.n	800d298 <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800d284:	f107 020c 	add.w	r2, r7, #12
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	4610      	mov	r0, r2
 800d28c:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800d28e:	f107 030c 	add.w	r3, r7, #12
 800d292:	4618      	mov	r0, r3
 800d294:	f000 fa50 	bl	800d738 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d00c      	beq.n	800d2b8 <SecureElementInitMcuID+0x94>
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d109      	bne.n	800d2b8 <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800d2a4:	f107 0208 	add.w	r2, r7, #8
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	4610      	mov	r0, r2
 800d2ac:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	4619      	mov	r1, r3
 800d2b2:	2001      	movs	r0, #1
 800d2b4:	f000 faa0 	bl	800d7f8 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d2b8:	2300      	movs	r3, #0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3718      	adds	r7, #24
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
	...

0800d2c4 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	b085      	sub	sp, #20
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	6039      	str	r1, [r7, #0]
 800d2ce:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	73fb      	strb	r3, [r7, #15]
 800d2d4:	e01a      	b.n	800d30c <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d2d6:	4b12      	ldr	r3, [pc, #72]	@ (800d320 <SecureElementGetKeyByID+0x5c>)
 800d2d8:	6819      	ldr	r1, [r3, #0]
 800d2da:	7bfa      	ldrb	r2, [r7, #15]
 800d2dc:	4613      	mov	r3, r2
 800d2de:	011b      	lsls	r3, r3, #4
 800d2e0:	4413      	add	r3, r2
 800d2e2:	440b      	add	r3, r1
 800d2e4:	3318      	adds	r3, #24
 800d2e6:	781b      	ldrb	r3, [r3, #0]
 800d2e8:	79fa      	ldrb	r2, [r7, #7]
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d10b      	bne.n	800d306 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d2ee:	4b0c      	ldr	r3, [pc, #48]	@ (800d320 <SecureElementGetKeyByID+0x5c>)
 800d2f0:	6819      	ldr	r1, [r3, #0]
 800d2f2:	7bfa      	ldrb	r2, [r7, #15]
 800d2f4:	4613      	mov	r3, r2
 800d2f6:	011b      	lsls	r3, r3, #4
 800d2f8:	4413      	add	r3, r2
 800d2fa:	3318      	adds	r3, #24
 800d2fc:	18ca      	adds	r2, r1, r3
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d302:	2300      	movs	r3, #0
 800d304:	e006      	b.n	800d314 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d306:	7bfb      	ldrb	r3, [r7, #15]
 800d308:	3301      	adds	r3, #1
 800d30a:	73fb      	strb	r3, [r7, #15]
 800d30c:	7bfb      	ldrb	r3, [r7, #15]
 800d30e:	2b0a      	cmp	r3, #10
 800d310:	d9e1      	bls.n	800d2d6 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d312:	2303      	movs	r3, #3
}
 800d314:	4618      	mov	r0, r3
 800d316:	3714      	adds	r7, #20
 800d318:	46bd      	mov	sp, r7
 800d31a:	bc80      	pop	{r7}
 800d31c:	4770      	bx	lr
 800d31e:	bf00      	nop
 800d320:	20000a28 	.word	0x20000a28

0800d324 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800d324:	b580      	push	{r7, lr}
 800d326:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800d328:	2000      	movs	r0, #0
 800d32a:	f7ff fdab 	bl	800ce84 <PrintKey>
    PrintKey( NWK_KEY );
 800d32e:	2001      	movs	r0, #1
 800d330:	f7ff fda8 	bl	800ce84 <PrintKey>
    PrintKey( APP_S_KEY );
 800d334:	2009      	movs	r0, #9
 800d336:	f7ff fda5 	bl	800ce84 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d33a:	2008      	movs	r0, #8
 800d33c:	f7ff fda2 	bl	800ce84 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800d340:	2000      	movs	r0, #0
 800d342:	f7ff fe2d 	bl	800cfa0 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d346:	2300      	movs	r3, #0
}
 800d348:	4618      	mov	r0, r3
 800d34a:	bd80      	pop	{r7, pc}

0800d34c <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b082      	sub	sp, #8
 800d350:	af00      	add	r7, sp, #0
 800d352:	4603      	mov	r3, r0
 800d354:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800d356:	200b      	movs	r0, #11
 800d358:	f7ff fd94 	bl	800ce84 <PrintKey>
    PrintKey( MC_KE_KEY );
 800d35c:	200c      	movs	r0, #12
 800d35e:	f7ff fd91 	bl	800ce84 <PrintKey>
    PrintKey( APP_S_KEY );
 800d362:	2009      	movs	r0, #9
 800d364:	f7ff fd8e 	bl	800ce84 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d368:	2008      	movs	r0, #8
 800d36a:	f7ff fd8b 	bl	800ce84 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800d36e:	200a      	movs	r0, #10
 800d370:	f7ff fd88 	bl	800ce84 <PrintKey>
    PrintIds( mode );
 800d374:	79fb      	ldrb	r3, [r7, #7]
 800d376:	4618      	mov	r0, r3
 800d378:	f7ff fe12 	bl	800cfa0 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d37c:	2300      	movs	r3, #0
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3708      	adds	r7, #8
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}
	...

0800d388 <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b088      	sub	sp, #32
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	4603      	mov	r3, r0
 800d390:	6039      	str	r1, [r7, #0]
 800d392:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d101      	bne.n	800d39e <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d39a:	2302      	movs	r3, #2
 800d39c:	e04b      	b.n	800d436 <SecureElementSetKey+0xae>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d39e:	2300      	movs	r3, #0
 800d3a0:	77fb      	strb	r3, [r7, #31]
 800d3a2:	e044      	b.n	800d42e <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d3a4:	4b26      	ldr	r3, [pc, #152]	@ (800d440 <SecureElementSetKey+0xb8>)
 800d3a6:	6819      	ldr	r1, [r3, #0]
 800d3a8:	7ffa      	ldrb	r2, [r7, #31]
 800d3aa:	4613      	mov	r3, r2
 800d3ac:	011b      	lsls	r3, r3, #4
 800d3ae:	4413      	add	r3, r2
 800d3b0:	440b      	add	r3, r1
 800d3b2:	3318      	adds	r3, #24
 800d3b4:	781b      	ldrb	r3, [r3, #0]
 800d3b6:	79fa      	ldrb	r2, [r7, #7]
 800d3b8:	429a      	cmp	r2, r3
 800d3ba:	d135      	bne.n	800d428 <SecureElementSetKey+0xa0>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800d3bc:	79fb      	ldrb	r3, [r7, #7]
 800d3be:	2b0d      	cmp	r3, #13
 800d3c0:	d122      	bne.n	800d408 <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800d3c2:	2306      	movs	r3, #6
 800d3c4:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800d3c6:	f107 030c 	add.w	r3, r7, #12
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	601a      	str	r2, [r3, #0]
 800d3ce:	605a      	str	r2, [r3, #4]
 800d3d0:	609a      	str	r2, [r3, #8]
 800d3d2:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800d3d4:	f107 030c 	add.w	r3, r7, #12
 800d3d8:	220c      	movs	r2, #12
 800d3da:	2110      	movs	r1, #16
 800d3dc:	6838      	ldr	r0, [r7, #0]
 800d3de:	f000 f877 	bl	800d4d0 <SecureElementAesEncrypt>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800d3e6:	4b16      	ldr	r3, [pc, #88]	@ (800d440 <SecureElementSetKey+0xb8>)
 800d3e8:	6819      	ldr	r1, [r3, #0]
 800d3ea:	7ffa      	ldrb	r2, [r7, #31]
 800d3ec:	4613      	mov	r3, r2
 800d3ee:	011b      	lsls	r3, r3, #4
 800d3f0:	4413      	add	r3, r2
 800d3f2:	3318      	adds	r3, #24
 800d3f4:	440b      	add	r3, r1
 800d3f6:	3301      	adds	r3, #1
 800d3f8:	f107 010c 	add.w	r1, r7, #12
 800d3fc:	2210      	movs	r2, #16
 800d3fe:	4618      	mov	r0, r3
 800d400:	f00b fb4f 	bl	8018aa2 <memcpy1>
                return retval;
 800d404:	7fbb      	ldrb	r3, [r7, #30]
 800d406:	e016      	b.n	800d436 <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800d408:	4b0d      	ldr	r3, [pc, #52]	@ (800d440 <SecureElementSetKey+0xb8>)
 800d40a:	6819      	ldr	r1, [r3, #0]
 800d40c:	7ffa      	ldrb	r2, [r7, #31]
 800d40e:	4613      	mov	r3, r2
 800d410:	011b      	lsls	r3, r3, #4
 800d412:	4413      	add	r3, r2
 800d414:	3318      	adds	r3, #24
 800d416:	440b      	add	r3, r1
 800d418:	3301      	adds	r3, #1
 800d41a:	2210      	movs	r2, #16
 800d41c:	6839      	ldr	r1, [r7, #0]
 800d41e:	4618      	mov	r0, r3
 800d420:	f00b fb3f 	bl	8018aa2 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800d424:	2300      	movs	r3, #0
 800d426:	e006      	b.n	800d436 <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d428:	7ffb      	ldrb	r3, [r7, #31]
 800d42a:	3301      	adds	r3, #1
 800d42c:	77fb      	strb	r3, [r7, #31]
 800d42e:	7ffb      	ldrb	r3, [r7, #31]
 800d430:	2b0a      	cmp	r3, #10
 800d432:	d9b7      	bls.n	800d3a4 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d434:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d436:	4618      	mov	r0, r3
 800d438:	3720      	adds	r7, #32
 800d43a:	46bd      	mov	sp, r7
 800d43c:	bd80      	pop	{r7, pc}
 800d43e:	bf00      	nop
 800d440:	20000a28 	.word	0x20000a28

0800d444 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b086      	sub	sp, #24
 800d448:	af02      	add	r7, sp, #8
 800d44a:	60f8      	str	r0, [r7, #12]
 800d44c:	60b9      	str	r1, [r7, #8]
 800d44e:	607a      	str	r2, [r7, #4]
 800d450:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800d452:	78fb      	ldrb	r3, [r7, #3]
 800d454:	2b0b      	cmp	r3, #11
 800d456:	d901      	bls.n	800d45c <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d458:	2303      	movs	r3, #3
 800d45a:	e009      	b.n	800d470 <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800d45c:	78fa      	ldrb	r2, [r7, #3]
 800d45e:	69bb      	ldr	r3, [r7, #24]
 800d460:	9300      	str	r3, [sp, #0]
 800d462:	4613      	mov	r3, r2
 800d464:	687a      	ldr	r2, [r7, #4]
 800d466:	68b9      	ldr	r1, [r7, #8]
 800d468:	68f8      	ldr	r0, [r7, #12]
 800d46a:	f7ff fe37 	bl	800d0dc <ComputeCmac>
 800d46e:	4603      	mov	r3, r0
}
 800d470:	4618      	mov	r0, r3
 800d472:	3710      	adds	r7, #16
 800d474:	46bd      	mov	sp, r7
 800d476:	bd80      	pop	{r7, pc}

0800d478 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b088      	sub	sp, #32
 800d47c:	af02      	add	r7, sp, #8
 800d47e:	60f8      	str	r0, [r7, #12]
 800d480:	60b9      	str	r1, [r7, #8]
 800d482:	607a      	str	r2, [r7, #4]
 800d484:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d101      	bne.n	800d490 <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d48c:	2302      	movs	r3, #2
 800d48e:	e01b      	b.n	800d4c8 <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800d490:	2306      	movs	r3, #6
 800d492:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800d494:	2300      	movs	r3, #0
 800d496:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800d498:	78fa      	ldrb	r2, [r7, #3]
 800d49a:	f107 0310 	add.w	r3, r7, #16
 800d49e:	9300      	str	r3, [sp, #0]
 800d4a0:	4613      	mov	r3, r2
 800d4a2:	68ba      	ldr	r2, [r7, #8]
 800d4a4:	68f9      	ldr	r1, [r7, #12]
 800d4a6:	2000      	movs	r0, #0
 800d4a8:	f7ff fe18 	bl	800d0dc <ComputeCmac>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d4b0:	7dfb      	ldrb	r3, [r7, #23]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d001      	beq.n	800d4ba <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800d4b6:	7dfb      	ldrb	r3, [r7, #23]
 800d4b8:	e006      	b.n	800d4c8 <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	687a      	ldr	r2, [r7, #4]
 800d4be:	429a      	cmp	r2, r3
 800d4c0:	d001      	beq.n	800d4c6 <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800d4c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3718      	adds	r7, #24
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}

0800d4d0 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b0c2      	sub	sp, #264	@ 0x108
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	60f8      	str	r0, [r7, #12]
 800d4d8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d4dc:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800d4e0:	6001      	str	r1, [r0, #0]
 800d4e2:	4611      	mov	r1, r2
 800d4e4:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d4e8:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d4ec:	6013      	str	r3, [r2, #0]
 800d4ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4f2:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d4f6:	460a      	mov	r2, r1
 800d4f8:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d006      	beq.n	800d50e <SecureElementAesEncrypt+0x3e>
 800d500:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d504:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d101      	bne.n	800d512 <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d50e:	2302      	movs	r3, #2
 800d510:	e059      	b.n	800d5c6 <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800d512:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d516:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	f003 030f 	and.w	r3, r3, #15
 800d520:	2b00      	cmp	r3, #0
 800d522:	d001      	beq.n	800d528 <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d524:	2305      	movs	r3, #5
 800d526:	e04e      	b.n	800d5c6 <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d528:	f107 0314 	add.w	r3, r7, #20
 800d52c:	22f0      	movs	r2, #240	@ 0xf0
 800d52e:	2100      	movs	r1, #0
 800d530:	4618      	mov	r0, r3
 800d532:	f00b faf1 	bl	8018b18 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d536:	f107 0210 	add.w	r2, r7, #16
 800d53a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d53e:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	4611      	mov	r1, r2
 800d546:	4618      	mov	r0, r3
 800d548:	f7ff fd98 	bl	800d07c <GetKeyByID>
 800d54c:	4603      	mov	r3, r0
 800d54e:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d552:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800d556:	2b00      	cmp	r3, #0
 800d558:	d133      	bne.n	800d5c2 <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	3301      	adds	r3, #1
 800d55e:	f107 0214 	add.w	r2, r7, #20
 800d562:	2110      	movs	r1, #16
 800d564:	4618      	mov	r0, r3
 800d566:	f7ff fb65 	bl	800cc34 <lorawan_aes_set_key>

        uint8_t block = 0;
 800d56a:	2300      	movs	r3, #0
 800d56c:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800d570:	e020      	b.n	800d5b4 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800d572:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d576:	68fa      	ldr	r2, [r7, #12]
 800d578:	18d0      	adds	r0, r2, r3
 800d57a:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d57e:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d582:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d586:	6812      	ldr	r2, [r2, #0]
 800d588:	4413      	add	r3, r2
 800d58a:	f107 0214 	add.w	r2, r7, #20
 800d58e:	4619      	mov	r1, r3
 800d590:	f7ff fc2e 	bl	800cdf0 <lorawan_aes_encrypt>
            block = block + 16;
 800d594:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d598:	3310      	adds	r3, #16
 800d59a:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800d59e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5a2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d5a6:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d5aa:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800d5ae:	6812      	ldr	r2, [r2, #0]
 800d5b0:	3a10      	subs	r2, #16
 800d5b2:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800d5b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5b8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d1d7      	bne.n	800d572 <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800d5c2:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}

0800d5d0 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b088      	sub	sp, #32
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
 800d5d8:	460b      	mov	r3, r1
 800d5da:	70fb      	strb	r3, [r7, #3]
 800d5dc:	4613      	mov	r3, r2
 800d5de:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d101      	bne.n	800d5ea <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d5e6:	2302      	movs	r3, #2
 800d5e8:	e02d      	b.n	800d646 <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800d5ea:	2306      	movs	r3, #6
 800d5ec:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800d5ee:	78bb      	ldrb	r3, [r7, #2]
 800d5f0:	2b0c      	cmp	r3, #12
 800d5f2:	d104      	bne.n	800d5fe <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800d5f4:	78fb      	ldrb	r3, [r7, #3]
 800d5f6:	2b0b      	cmp	r3, #11
 800d5f8:	d001      	beq.n	800d5fe <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d5fa:	2303      	movs	r3, #3
 800d5fc:	e023      	b.n	800d646 <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800d5fe:	f107 030c 	add.w	r3, r7, #12
 800d602:	2200      	movs	r2, #0
 800d604:	601a      	str	r2, [r3, #0]
 800d606:	605a      	str	r2, [r3, #4]
 800d608:	609a      	str	r2, [r3, #8]
 800d60a:	60da      	str	r2, [r3, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800d60c:	f107 030c 	add.w	r3, r7, #12
 800d610:	78fa      	ldrb	r2, [r7, #3]
 800d612:	2110      	movs	r1, #16
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f7ff ff5b 	bl	800d4d0 <SecureElementAesEncrypt>
 800d61a:	4603      	mov	r3, r0
 800d61c:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d61e:	7ffb      	ldrb	r3, [r7, #31]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d001      	beq.n	800d628 <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800d624:	7ffb      	ldrb	r3, [r7, #31]
 800d626:	e00e      	b.n	800d646 <SecureElementDeriveAndStoreKey+0x76>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800d628:	f107 020c 	add.w	r2, r7, #12
 800d62c:	78bb      	ldrb	r3, [r7, #2]
 800d62e:	4611      	mov	r1, r2
 800d630:	4618      	mov	r0, r3
 800d632:	f7ff fea9 	bl	800d388 <SecureElementSetKey>
 800d636:	4603      	mov	r3, r0
 800d638:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d63a:	7ffb      	ldrb	r3, [r7, #31]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d001      	beq.n	800d644 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800d640:	7ffb      	ldrb	r3, [r7, #31]
 800d642:	e000      	b.n	800d646 <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d644:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d646:	4618      	mov	r0, r3
 800d648:	3720      	adds	r7, #32
 800d64a:	46bd      	mov	sp, r7
 800d64c:	bd80      	pop	{r7, pc}

0800d64e <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800d64e:	b580      	push	{r7, lr}
 800d650:	b086      	sub	sp, #24
 800d652:	af00      	add	r7, sp, #0
 800d654:	60b9      	str	r1, [r7, #8]
 800d656:	607b      	str	r3, [r7, #4]
 800d658:	4603      	mov	r3, r0
 800d65a:	73fb      	strb	r3, [r7, #15]
 800d65c:	4613      	mov	r3, r2
 800d65e:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d005      	beq.n	800d672 <SecureElementProcessJoinAccept+0x24>
 800d666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d002      	beq.n	800d672 <SecureElementProcessJoinAccept+0x24>
 800d66c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d101      	bne.n	800d676 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d672:	2302      	movs	r3, #2
 800d674:	e05c      	b.n	800d730 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800d676:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d67a:	2b21      	cmp	r3, #33	@ 0x21
 800d67c:	d901      	bls.n	800d682 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d67e:	2305      	movs	r3, #5
 800d680:	e056      	b.n	800d730 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800d682:	2301      	movs	r3, #1
 800d684:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800d686:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d68a:	b29b      	uxth	r3, r3
 800d68c:	461a      	mov	r2, r3
 800d68e:	6879      	ldr	r1, [r7, #4]
 800d690:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d692:	f00b fa06 	bl	8018aa2 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	1c58      	adds	r0, r3, #1
 800d69a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d69e:	3b01      	subs	r3, #1
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a4:	3301      	adds	r3, #1
 800d6a6:	7dfa      	ldrb	r2, [r7, #23]
 800d6a8:	f7ff ff12 	bl	800d4d0 <SecureElementAesEncrypt>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d001      	beq.n	800d6b6 <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800d6b2:	2307      	movs	r3, #7
 800d6b4:	e03c      	b.n	800d730 <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800d6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b8:	330b      	adds	r3, #11
 800d6ba:	781b      	ldrb	r3, [r3, #0]
 800d6bc:	09db      	lsrs	r3, r3, #7
 800d6be:	b2da      	uxtb	r2, r3
 800d6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6c2:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800d6c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d6c8:	3b04      	subs	r3, #4
 800d6ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6cc:	4413      	add	r3, r2
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	4619      	mov	r1, r3
 800d6d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d6d6:	3b03      	subs	r3, #3
 800d6d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6da:	4413      	add	r3, r2
 800d6dc:	781b      	ldrb	r3, [r3, #0]
 800d6de:	021b      	lsls	r3, r3, #8
 800d6e0:	ea41 0203 	orr.w	r2, r1, r3
 800d6e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d6e8:	3b02      	subs	r3, #2
 800d6ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d6ec:	440b      	add	r3, r1
 800d6ee:	781b      	ldrb	r3, [r3, #0]
 800d6f0:	041b      	lsls	r3, r3, #16
 800d6f2:	431a      	orrs	r2, r3
 800d6f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d6f8:	3b01      	subs	r3, #1
 800d6fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d6fc:	440b      	add	r3, r1
 800d6fe:	781b      	ldrb	r3, [r3, #0]
 800d700:	061b      	lsls	r3, r3, #24
 800d702:	4313      	orrs	r3, r2
 800d704:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800d706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d708:	781b      	ldrb	r3, [r3, #0]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d10d      	bne.n	800d72a <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800d70e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d712:	3b04      	subs	r3, #4
 800d714:	4619      	mov	r1, r3
 800d716:	2301      	movs	r3, #1
 800d718:	693a      	ldr	r2, [r7, #16]
 800d71a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d71c:	f7ff feac 	bl	800d478 <SecureElementVerifyAesCmac>
 800d720:	4603      	mov	r3, r0
 800d722:	2b00      	cmp	r3, #0
 800d724:	d003      	beq.n	800d72e <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800d726:	2301      	movs	r3, #1
 800d728:	e002      	b.n	800d730 <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800d72a:	2304      	movs	r3, #4
 800d72c:	e000      	b.n	800d730 <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d72e:	2300      	movs	r3, #0
}
 800d730:	4618      	mov	r0, r3
 800d732:	3718      	adds	r7, #24
 800d734:	46bd      	mov	sp, r7
 800d736:	bd80      	pop	{r7, pc}

0800d738 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b082      	sub	sp, #8
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d101      	bne.n	800d74a <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d746:	2302      	movs	r3, #2
 800d748:	e007      	b.n	800d75a <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800d74a:	4b06      	ldr	r3, [pc, #24]	@ (800d764 <SecureElementSetDevEui+0x2c>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	2208      	movs	r2, #8
 800d750:	6879      	ldr	r1, [r7, #4]
 800d752:	4618      	mov	r0, r3
 800d754:	f00b f9a5 	bl	8018aa2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d758:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d75a:	4618      	mov	r0, r3
 800d75c:	3708      	adds	r7, #8
 800d75e:	46bd      	mov	sp, r7
 800d760:	bd80      	pop	{r7, pc}
 800d762:	bf00      	nop
 800d764:	20000a28 	.word	0x20000a28

0800d768 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	b082      	sub	sp, #8
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d101      	bne.n	800d77a <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d776:	2302      	movs	r3, #2
 800d778:	e007      	b.n	800d78a <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800d77a:	4b06      	ldr	r3, [pc, #24]	@ (800d794 <SecureElementGetDevEui+0x2c>)
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	2208      	movs	r2, #8
 800d780:	4619      	mov	r1, r3
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	f00b f98d 	bl	8018aa2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d788:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3708      	adds	r7, #8
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}
 800d792:	bf00      	nop
 800d794:	20000a28 	.word	0x20000a28

0800d798 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b082      	sub	sp, #8
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d101      	bne.n	800d7aa <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d7a6:	2302      	movs	r3, #2
 800d7a8:	e008      	b.n	800d7bc <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800d7aa:	4b06      	ldr	r3, [pc, #24]	@ (800d7c4 <SecureElementSetJoinEui+0x2c>)
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	3308      	adds	r3, #8
 800d7b0:	2208      	movs	r2, #8
 800d7b2:	6879      	ldr	r1, [r7, #4]
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	f00b f974 	bl	8018aa2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d7ba:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	3708      	adds	r7, #8
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}
 800d7c4:	20000a28 	.word	0x20000a28

0800d7c8 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b082      	sub	sp, #8
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d101      	bne.n	800d7da <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d7d6:	2302      	movs	r3, #2
 800d7d8:	e008      	b.n	800d7ec <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800d7da:	4b06      	ldr	r3, [pc, #24]	@ (800d7f4 <SecureElementGetJoinEui+0x2c>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	3308      	adds	r3, #8
 800d7e0:	2208      	movs	r2, #8
 800d7e2:	4619      	mov	r1, r3
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f00b f95c 	bl	8018aa2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d7ea:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	3708      	adds	r7, #8
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bd80      	pop	{r7, pc}
 800d7f4:	20000a28 	.word	0x20000a28

0800d7f8 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b083      	sub	sp, #12
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	4603      	mov	r3, r0
 800d800:	6039      	str	r1, [r7, #0]
 800d802:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800d804:	79fb      	ldrb	r3, [r7, #7]
 800d806:	2b02      	cmp	r3, #2
 800d808:	d104      	bne.n	800d814 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800d80a:	4b07      	ldr	r3, [pc, #28]	@ (800d828 <SecureElementSetDevAddr+0x30>)
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	683a      	ldr	r2, [r7, #0]
 800d810:	611a      	str	r2, [r3, #16]
 800d812:	e003      	b.n	800d81c <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800d814:	4b04      	ldr	r3, [pc, #16]	@ (800d828 <SecureElementSetDevAddr+0x30>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	683a      	ldr	r2, [r7, #0]
 800d81a:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800d81c:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d81e:	4618      	mov	r0, r3
 800d820:	370c      	adds	r7, #12
 800d822:	46bd      	mov	sp, r7
 800d824:	bc80      	pop	{r7}
 800d826:	4770      	bx	lr
 800d828:	20000a28 	.word	0x20000a28

0800d82c <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800d82c:	b480      	push	{r7}
 800d82e:	b083      	sub	sp, #12
 800d830:	af00      	add	r7, sp, #0
 800d832:	4603      	mov	r3, r0
 800d834:	6039      	str	r1, [r7, #0]
 800d836:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d101      	bne.n	800d842 <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d83e:	2302      	movs	r3, #2
 800d840:	e00e      	b.n	800d860 <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800d842:	79fb      	ldrb	r3, [r7, #7]
 800d844:	2b02      	cmp	r3, #2
 800d846:	d105      	bne.n	800d854 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800d848:	4b08      	ldr	r3, [pc, #32]	@ (800d86c <SecureElementGetDevAddr+0x40>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	691a      	ldr	r2, [r3, #16]
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	601a      	str	r2, [r3, #0]
 800d852:	e004      	b.n	800d85e <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800d854:	4b05      	ldr	r3, [pc, #20]	@ (800d86c <SecureElementGetDevAddr+0x40>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	695a      	ldr	r2, [r3, #20]
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800d85e:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d860:	4618      	mov	r0, r3
 800d862:	370c      	adds	r7, #12
 800d864:	46bd      	mov	sp, r7
 800d866:	bc80      	pop	{r7}
 800d868:	4770      	bx	lr
 800d86a:	bf00      	nop
 800d86c:	20000a28 	.word	0x20000a28

0800d870 <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b082      	sub	sp, #8
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
 800d878:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800d87a:	4a29      	ldr	r2, [pc, #164]	@ (800d920 <LmHandlerInit+0xb0>)
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800d880:	4b28      	ldr	r3, [pc, #160]	@ (800d924 <LmHandlerInit+0xb4>)
 800d882:	4a29      	ldr	r2, [pc, #164]	@ (800d928 <LmHandlerInit+0xb8>)
 800d884:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800d886:	4b27      	ldr	r3, [pc, #156]	@ (800d924 <LmHandlerInit+0xb4>)
 800d888:	4a28      	ldr	r2, [pc, #160]	@ (800d92c <LmHandlerInit+0xbc>)
 800d88a:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800d88c:	4b25      	ldr	r3, [pc, #148]	@ (800d924 <LmHandlerInit+0xb4>)
 800d88e:	4a28      	ldr	r2, [pc, #160]	@ (800d930 <LmHandlerInit+0xc0>)
 800d890:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800d892:	4b24      	ldr	r3, [pc, #144]	@ (800d924 <LmHandlerInit+0xb4>)
 800d894:	4a27      	ldr	r2, [pc, #156]	@ (800d934 <LmHandlerInit+0xc4>)
 800d896:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800d898:	4b21      	ldr	r3, [pc, #132]	@ (800d920 <LmHandlerInit+0xb0>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	4a26      	ldr	r2, [pc, #152]	@ (800d938 <LmHandlerInit+0xc8>)
 800d8a0:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800d8a2:	4b1f      	ldr	r3, [pc, #124]	@ (800d920 <LmHandlerInit+0xb0>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	685b      	ldr	r3, [r3, #4]
 800d8a8:	4a23      	ldr	r2, [pc, #140]	@ (800d938 <LmHandlerInit+0xc8>)
 800d8aa:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800d8ac:	4b1c      	ldr	r3, [pc, #112]	@ (800d920 <LmHandlerInit+0xb0>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	4a21      	ldr	r2, [pc, #132]	@ (800d938 <LmHandlerInit+0xc8>)
 800d8b4:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800d8b6:	4b1a      	ldr	r3, [pc, #104]	@ (800d920 <LmHandlerInit+0xb0>)
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	68db      	ldr	r3, [r3, #12]
 800d8bc:	4a1e      	ldr	r2, [pc, #120]	@ (800d938 <LmHandlerInit+0xc8>)
 800d8be:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800d8c0:	4b1d      	ldr	r3, [pc, #116]	@ (800d938 <LmHandlerInit+0xc8>)
 800d8c2:	4a1e      	ldr	r2, [pc, #120]	@ (800d93c <LmHandlerInit+0xcc>)
 800d8c4:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800d8c6:	4b16      	ldr	r3, [pc, #88]	@ (800d920 <LmHandlerInit+0xb0>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	699b      	ldr	r3, [r3, #24]
 800d8cc:	4a1a      	ldr	r2, [pc, #104]	@ (800d938 <LmHandlerInit+0xc8>)
 800d8ce:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	4a1b      	ldr	r2, [pc, #108]	@ (800d940 <LmHandlerInit+0xd0>)
 800d8d4:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800d8d6:	4b12      	ldr	r3, [pc, #72]	@ (800d920 <LmHandlerInit+0xb0>)
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8dc:	4a18      	ldr	r2, [pc, #96]	@ (800d940 <LmHandlerInit+0xd0>)
 800d8de:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800d8e0:	4b17      	ldr	r3, [pc, #92]	@ (800d940 <LmHandlerInit+0xd0>)
 800d8e2:	4a18      	ldr	r2, [pc, #96]	@ (800d944 <LmHandlerInit+0xd4>)
 800d8e4:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800d8e6:	4b16      	ldr	r3, [pc, #88]	@ (800d940 <LmHandlerInit+0xd0>)
 800d8e8:	4a17      	ldr	r2, [pc, #92]	@ (800d948 <LmHandlerInit+0xd8>)
 800d8ea:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800d8ec:	4914      	ldr	r1, [pc, #80]	@ (800d940 <LmHandlerInit+0xd0>)
 800d8ee:	2000      	movs	r0, #0
 800d8f0:	f000 fdc0 	bl	800e474 <LmHandlerPackageRegister>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d002      	beq.n	800d900 <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800d8fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d8fe:	e00a      	b.n	800d916 <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800d900:	463b      	mov	r3, r7
 800d902:	4618      	mov	r0, r3
 800d904:	f001 fd36 	bl	800f374 <LmhpPackagesRegistrationInit>
 800d908:	4603      	mov	r3, r0
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d002      	beq.n	800d914 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800d90e:	f04f 33ff 	mov.w	r3, #4294967295
 800d912:	e000      	b.n	800d916 <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d914:	2300      	movs	r3, #0
}
 800d916:	4618      	mov	r0, r3
 800d918:	3708      	adds	r7, #8
 800d91a:	46bd      	mov	sp, r7
 800d91c:	bd80      	pop	{r7, pc}
 800d91e:	bf00      	nop
 800d920:	20000a80 	.word	0x20000a80
 800d924:	20000a84 	.word	0x20000a84
 800d928:	0800e14d 	.word	0x0800e14d
 800d92c:	0800e1c1 	.word	0x0800e1c1
 800d930:	0800e291 	.word	0x0800e291
 800d934:	0800e3e1 	.word	0x0800e3e1
 800d938:	20000a94 	.word	0x20000a94
 800d93c:	0800e921 	.word	0x0800e921
 800d940:	20000a44 	.word	0x20000a44
 800d944:	0800e735 	.word	0x0800e735
 800d948:	0800e76d 	.word	0x0800e76d

0800d94c <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b092      	sub	sp, #72	@ 0x48
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800d954:	2218      	movs	r2, #24
 800d956:	6879      	ldr	r1, [r7, #4]
 800d958:	488a      	ldr	r0, [pc, #552]	@ (800db84 <LmHandlerConfigure+0x238>)
 800d95a:	f00b f8a2 	bl	8018aa2 <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800d95e:	4b8a      	ldr	r3, [pc, #552]	@ (800db88 <LmHandlerConfigure+0x23c>)
 800d960:	2200      	movs	r2, #0
 800d962:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800d964:	f7fe f9ba 	bl	800bcdc <LoraInfo_GetPtr>
 800d968:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800d96a:	4b86      	ldr	r3, [pc, #536]	@ (800db84 <LmHandlerConfigure+0x238>)
 800d96c:	781b      	ldrb	r3, [r3, #0]
 800d96e:	461a      	mov	r2, r3
 800d970:	2301      	movs	r3, #1
 800d972:	4093      	lsls	r3, r2
 800d974:	461a      	mov	r2, r3
 800d976:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d978:	685b      	ldr	r3, [r3, #4]
 800d97a:	4013      	ands	r3, r2
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d107      	bne.n	800d990 <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800d980:	4b82      	ldr	r3, [pc, #520]	@ (800db8c <LmHandlerConfigure+0x240>)
 800d982:	2201      	movs	r2, #1
 800d984:	2100      	movs	r1, #0
 800d986:	2000      	movs	r0, #0
 800d988:	f00f fbe8 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800d98c:	bf00      	nop
 800d98e:	e7fd      	b.n	800d98c <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800d990:	4b7c      	ldr	r3, [pc, #496]	@ (800db84 <LmHandlerConfigure+0x238>)
 800d992:	781b      	ldrb	r3, [r3, #0]
 800d994:	461a      	mov	r2, r3
 800d996:	497e      	ldr	r1, [pc, #504]	@ (800db90 <LmHandlerConfigure+0x244>)
 800d998:	487e      	ldr	r0, [pc, #504]	@ (800db94 <LmHandlerConfigure+0x248>)
 800d99a:	f005 f827 	bl	80129ec <LoRaMacInitialization>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d002      	beq.n	800d9aa <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d9a4:	f04f 33ff 	mov.w	r3, #4294967295
 800d9a8:	e0e8      	b.n	800db7c <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800d9aa:	2327      	movs	r3, #39	@ 0x27
 800d9ac:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d9ae:	f107 0318 	add.w	r3, r7, #24
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f005 fd9e 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d103      	bne.n	800d9c6 <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800d9be:	4b76      	ldr	r3, [pc, #472]	@ (800db98 <LmHandlerConfigure+0x24c>)
 800d9c0:	2201      	movs	r2, #1
 800d9c2:	701a      	strb	r2, [r3, #0]
 800d9c4:	e02a      	b.n	800da1c <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800d9c6:	2328      	movs	r3, #40	@ 0x28
 800d9c8:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800d9ca:	4b74      	ldr	r3, [pc, #464]	@ (800db9c <LmHandlerConfigure+0x250>)
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	691b      	ldr	r3, [r3, #16]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d00c      	beq.n	800d9ee <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d9d4:	f107 0318 	add.w	r3, r7, #24
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f005 fbb3 	bl	8013144 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800d9de:	4b6f      	ldr	r3, [pc, #444]	@ (800db9c <LmHandlerConfigure+0x250>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	691b      	ldr	r3, [r3, #16]
 800d9e4:	69fa      	ldr	r2, [r7, #28]
 800d9e6:	f240 51cc 	movw	r1, #1484	@ 0x5cc
 800d9ea:	4610      	mov	r0, r2
 800d9ec:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800d9ee:	2327      	movs	r3, #39	@ 0x27
 800d9f0:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d9f2:	f107 0318 	add.w	r3, r7, #24
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f005 fd7c 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d10c      	bne.n	800da1c <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800da02:	2301      	movs	r3, #1
 800da04:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800da06:	f107 0318 	add.w	r3, r7, #24
 800da0a:	4618      	mov	r0, r3
 800da0c:	f005 fb9a 	bl	8013144 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800da10:	7f3b      	ldrb	r3, [r7, #28]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d002      	beq.n	800da1c <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800da16:	4b60      	ldr	r3, [pc, #384]	@ (800db98 <LmHandlerConfigure+0x24c>)
 800da18:	2201      	movs	r2, #1
 800da1a:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800da1c:	4b5e      	ldr	r3, [pc, #376]	@ (800db98 <LmHandlerConfigure+0x24c>)
 800da1e:	781b      	ldrb	r3, [r3, #0]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d02e      	beq.n	800da82 <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800da24:	4b5d      	ldr	r3, [pc, #372]	@ (800db9c <LmHandlerConfigure+0x250>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	69db      	ldr	r3, [r3, #28]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d004      	beq.n	800da38 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800da2e:	4b5b      	ldr	r3, [pc, #364]	@ (800db9c <LmHandlerConfigure+0x250>)
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	69db      	ldr	r3, [r3, #28]
 800da34:	2000      	movs	r0, #0
 800da36:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800da38:	f000 f98e 	bl	800dd58 <LmHandlerJoinStatus>
 800da3c:	4603      	mov	r3, r0
 800da3e:	2b01      	cmp	r3, #1
 800da40:	d106      	bne.n	800da50 <LmHandlerConfigure+0x104>
 800da42:	f002 fc9d 	bl	8010380 <LoRaMacIsStopped>
 800da46:	4603      	mov	r3, r0
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d001      	beq.n	800da50 <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800da4c:	f005 fa7c 	bl	8012f48 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800da50:	2327      	movs	r3, #39	@ 0x27
 800da52:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800da54:	f107 0318 	add.w	r3, r7, #24
 800da58:	4618      	mov	r0, r3
 800da5a:	f005 fb73 	bl	8013144 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800da5e:	69fb      	ldr	r3, [r7, #28]
 800da60:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800da62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da64:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800da68:	4b46      	ldr	r3, [pc, #280]	@ (800db84 <LmHandlerConfigure+0x238>)
 800da6a:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800da6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da6e:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800da72:	4b44      	ldr	r3, [pc, #272]	@ (800db84 <LmHandlerConfigure+0x238>)
 800da74:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800da76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da78:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800da7c:	4b41      	ldr	r3, [pc, #260]	@ (800db84 <LmHandlerConfigure+0x238>)
 800da7e:	709a      	strb	r2, [r3, #2]
 800da80:	e008      	b.n	800da94 <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800da82:	2305      	movs	r3, #5
 800da84:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800da86:	2300      	movs	r3, #0
 800da88:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800da8a:	f107 0318 	add.w	r3, r7, #24
 800da8e:	4618      	mov	r0, r3
 800da90:	f005 fd30 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800da94:	4b3e      	ldr	r3, [pc, #248]	@ (800db90 <LmHandlerConfigure+0x244>)
 800da96:	689b      	ldr	r3, [r3, #8]
 800da98:	4a3d      	ldr	r2, [pc, #244]	@ (800db90 <LmHandlerConfigure+0x244>)
 800da9a:	68d2      	ldr	r2, [r2, #12]
 800da9c:	4611      	mov	r1, r2
 800da9e:	4618      	mov	r0, r3
 800daa0:	f7ff fbc0 	bl	800d224 <SecureElementInitMcuID>
 800daa4:	4603      	mov	r3, r0
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d002      	beq.n	800dab0 <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800daaa:	f04f 33ff 	mov.w	r3, #4294967295
 800daae:	e065      	b.n	800db7c <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800dab0:	2306      	movs	r3, #6
 800dab2:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800dab4:	f107 0318 	add.w	r3, r7, #24
 800dab8:	4618      	mov	r0, r3
 800daba:	f005 fb43 	bl	8013144 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800dabe:	69fb      	ldr	r3, [r7, #28]
 800dac0:	4a37      	ldr	r2, [pc, #220]	@ (800dba0 <LmHandlerConfigure+0x254>)
 800dac2:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800dac4:	f107 0318 	add.w	r3, r7, #24
 800dac8:	4618      	mov	r0, r3
 800daca:	f005 fd13 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800dace:	2302      	movs	r3, #2
 800dad0:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800dad2:	4b33      	ldr	r3, [pc, #204]	@ (800dba0 <LmHandlerConfigure+0x254>)
 800dad4:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800dad6:	f107 0318 	add.w	r3, r7, #24
 800dada:	4618      	mov	r0, r3
 800dadc:	f005 fb32 	bl	8013144 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800dae0:	2303      	movs	r3, #3
 800dae2:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800dae4:	4b2f      	ldr	r3, [pc, #188]	@ (800dba4 <LmHandlerConfigure+0x258>)
 800dae6:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800dae8:	f107 0318 	add.w	r3, r7, #24
 800daec:	4618      	mov	r0, r3
 800daee:	f005 fb29 	bl	8013144 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800daf2:	f7ff fc17 	bl	800d324 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800daf6:	230f      	movs	r3, #15
 800daf8:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800dafa:	2301      	movs	r3, #1
 800dafc:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800dafe:	f107 0318 	add.w	r3, r7, #24
 800db02:	4618      	mov	r0, r3
 800db04:	f005 fcf6 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800db08:	2310      	movs	r3, #16
 800db0a:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800db0c:	2300      	movs	r3, #0
 800db0e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800db10:	f107 0318 	add.w	r3, r7, #24
 800db14:	4618      	mov	r0, r3
 800db16:	f005 fced 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800db1a:	2304      	movs	r3, #4
 800db1c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800db1e:	4b19      	ldr	r3, [pc, #100]	@ (800db84 <LmHandlerConfigure+0x238>)
 800db20:	789b      	ldrb	r3, [r3, #2]
 800db22:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800db24:	f107 0318 	add.w	r3, r7, #24
 800db28:	4618      	mov	r0, r3
 800db2a:	f005 fce3 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800db2e:	233a      	movs	r3, #58	@ 0x3a
 800db30:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800db32:	4b14      	ldr	r3, [pc, #80]	@ (800db84 <LmHandlerConfigure+0x238>)
 800db34:	695b      	ldr	r3, [r3, #20]
 800db36:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800db38:	f107 0318 	add.w	r3, r7, #24
 800db3c:	4618      	mov	r0, r3
 800db3e:	f005 fcd9 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800db42:	230f      	movs	r3, #15
 800db44:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800db46:	4b0f      	ldr	r3, [pc, #60]	@ (800db84 <LmHandlerConfigure+0x238>)
 800db48:	781b      	ldrb	r3, [r3, #0]
 800db4a:	f107 0210 	add.w	r2, r7, #16
 800db4e:	4611      	mov	r1, r2
 800db50:	4618      	mov	r0, r3
 800db52:	f008 fc7b 	bl	801644c <RegionGetPhyParam>
 800db56:	4603      	mov	r3, r0
 800db58:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	bf14      	ite	ne
 800db60:	2301      	movne	r3, #1
 800db62:	2300      	moveq	r3, #0
 800db64:	b2da      	uxtb	r2, r3
 800db66:	4b07      	ldr	r3, [pc, #28]	@ (800db84 <LmHandlerConfigure+0x238>)
 800db68:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800db6a:	2014      	movs	r0, #20
 800db6c:	f000 fad6 	bl	800e11c <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800db70:	4b04      	ldr	r3, [pc, #16]	@ (800db84 <LmHandlerConfigure+0x238>)
 800db72:	79db      	ldrb	r3, [r3, #7]
 800db74:	4618      	mov	r0, r3
 800db76:	f006 fb9b 	bl	80142b0 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800db7a:	2300      	movs	r3, #0
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3748      	adds	r7, #72	@ 0x48
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	20000a68 	.word	0x20000a68
 800db88:	20000ab0 	.word	0x20000ab0
 800db8c:	08021314 	.word	0x08021314
 800db90:	20000a94 	.word	0x20000a94
 800db94:	20000a84 	.word	0x20000a84
 800db98:	20000ba6 	.word	0x20000ba6
 800db9c:	20000a80 	.word	0x20000a80
 800dba0:	20000a2c 	.word	0x20000a2c
 800dba4:	20000a34 	.word	0x20000a34

0800dba8 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b082      	sub	sp, #8
 800dbac:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800dbae:	f002 fe65 	bl	801087c <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800dbb2:	f000 fd8b 	bl	800e6cc <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800dbb6:	f000 fd5f 	bl	800e678 <LmHandlerPackageIsTxPending>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d117      	bne.n	800dbf0 <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800dbc0:	4b0d      	ldr	r3, [pc, #52]	@ (800dbf8 <LmHandlerProcess+0x50>)
 800dbc2:	781b      	ldrb	r3, [r3, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d014      	beq.n	800dbf2 <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800dbc8:	2300      	movs	r3, #0
 800dbca:	703b      	strb	r3, [r7, #0]
 800dbcc:	2300      	movs	r3, #0
 800dbce:	707b      	strb	r3, [r7, #1]
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800dbd4:	4b09      	ldr	r3, [pc, #36]	@ (800dbfc <LmHandlerProcess+0x54>)
 800dbd6:	78d9      	ldrb	r1, [r3, #3]
 800dbd8:	463b      	mov	r3, r7
 800dbda:	2200      	movs	r2, #0
 800dbdc:	4618      	mov	r0, r3
 800dbde:	f000 f8d7 	bl	800dd90 <LmHandlerSend>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d104      	bne.n	800dbf2 <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800dbe8:	4b03      	ldr	r3, [pc, #12]	@ (800dbf8 <LmHandlerProcess+0x50>)
 800dbea:	2200      	movs	r2, #0
 800dbec:	701a      	strb	r2, [r3, #0]
 800dbee:	e000      	b.n	800dbf2 <LmHandlerProcess+0x4a>
        return;
 800dbf0:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800dbf2:	3708      	adds	r7, #8
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}
 800dbf8:	20000ab0 	.word	0x20000ab0
 800dbfc:	20000a68 	.word	0x20000a68

0800dc00 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800dc00:	b480      	push	{r7}
 800dc02:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800dc04:	4b02      	ldr	r3, [pc, #8]	@ (800dc10 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800dc06:	681b      	ldr	r3, [r3, #0]
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bc80      	pop	{r7}
 800dc0e:	4770      	bx	lr
 800dc10:	20000aac 	.word	0x20000aac

0800dc14 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b092      	sub	sp, #72	@ 0x48
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	460a      	mov	r2, r1
 800dc1e:	71fb      	strb	r3, [r7, #7]
 800dc20:	4613      	mov	r3, r2
 800dc22:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800dc24:	2301      	movs	r3, #1
 800dc26:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800dc2a:	4b46      	ldr	r3, [pc, #280]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dc2c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dc30:	b2db      	uxtb	r3, r3
 800dc32:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800dc36:	4b43      	ldr	r3, [pc, #268]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dc38:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dc3c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800dc40:	79fb      	ldrb	r3, [r7, #7]
 800dc42:	2b02      	cmp	r3, #2
 800dc44:	d10b      	bne.n	800dc5e <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800dc46:	2302      	movs	r3, #2
 800dc48:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800dc4c:	4b3e      	ldr	r3, [pc, #248]	@ (800dd48 <LmHandlerJoin+0x134>)
 800dc4e:	2202      	movs	r2, #2
 800dc50:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800dc52:	4a3d      	ldr	r2, [pc, #244]	@ (800dd48 <LmHandlerJoin+0x134>)
 800dc54:	79bb      	ldrb	r3, [r7, #6]
 800dc56:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800dc58:	f005 f976 	bl	8012f48 <LoRaMacStart>
 800dc5c:	e05c      	b.n	800dd18 <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800dc5e:	2301      	movs	r3, #1
 800dc60:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800dc64:	4b38      	ldr	r3, [pc, #224]	@ (800dd48 <LmHandlerJoin+0x134>)
 800dc66:	2201      	movs	r2, #1
 800dc68:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800dc6a:	4b36      	ldr	r3, [pc, #216]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dc6c:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800dc70:	4b35      	ldr	r3, [pc, #212]	@ (800dd48 <LmHandlerJoin+0x134>)
 800dc72:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800dc74:	4b33      	ldr	r3, [pc, #204]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dc76:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800dc7a:	4b33      	ldr	r3, [pc, #204]	@ (800dd48 <LmHandlerJoin+0x134>)
 800dc7c:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800dc7e:	4b32      	ldr	r3, [pc, #200]	@ (800dd48 <LmHandlerJoin+0x134>)
 800dc80:	2200      	movs	r2, #0
 800dc82:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800dc84:	4a30      	ldr	r2, [pc, #192]	@ (800dd48 <LmHandlerJoin+0x134>)
 800dc86:	79bb      	ldrb	r3, [r7, #6]
 800dc88:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800dc8a:	4b30      	ldr	r3, [pc, #192]	@ (800dd4c <LmHandlerJoin+0x138>)
 800dc8c:	781b      	ldrb	r3, [r3, #0]
 800dc8e:	f083 0301 	eor.w	r3, r3, #1
 800dc92:	b2db      	uxtb	r3, r3
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d034      	beq.n	800dd02 <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800dc98:	231f      	movs	r3, #31
 800dc9a:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800dc9c:	4b29      	ldr	r3, [pc, #164]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dc9e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dca2:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dca4:	f107 030c 	add.w	r3, r7, #12
 800dca8:	4618      	mov	r0, r3
 800dcaa:	f005 fc23 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800dcae:	2320      	movs	r3, #32
 800dcb0:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800dcb2:	4b24      	ldr	r3, [pc, #144]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dcb4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dcb8:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dcba:	f107 030c 	add.w	r3, r7, #12
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f005 fc18 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800dcc4:	2322      	movs	r3, #34	@ 0x22
 800dcc6:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800dcc8:	4b1e      	ldr	r3, [pc, #120]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dcca:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dcce:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dcd0:	f107 030c 	add.w	r3, r7, #12
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	f005 fc0d 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800dcda:	2321      	movs	r3, #33	@ 0x21
 800dcdc:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800dcde:	4b19      	ldr	r3, [pc, #100]	@ (800dd44 <LmHandlerJoin+0x130>)
 800dce0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dce4:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dce6:	f107 030c 	add.w	r3, r7, #12
 800dcea:	4618      	mov	r0, r3
 800dcec:	f005 fc02 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800dcf0:	2329      	movs	r3, #41	@ 0x29
 800dcf2:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800dcf4:	4b16      	ldr	r3, [pc, #88]	@ (800dd50 <LmHandlerJoin+0x13c>)
 800dcf6:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dcf8:	f107 030c 	add.w	r3, r7, #12
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	f005 fbf9 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800dd02:	f005 f921 	bl	8012f48 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800dd06:	2301      	movs	r3, #1
 800dd08:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800dd0a:	2301      	movs	r3, #1
 800dd0c:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800dd0e:	f107 030c 	add.w	r3, r7, #12
 800dd12:	4618      	mov	r0, r3
 800dd14:	f005 fbee 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800dd18:	4b0c      	ldr	r3, [pc, #48]	@ (800dd4c <LmHandlerJoin+0x138>)
 800dd1a:	781b      	ldrb	r3, [r3, #0]
 800dd1c:	f083 0301 	eor.w	r3, r3, #1
 800dd20:	b2db      	uxtb	r3, r3
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d102      	bne.n	800dd2c <LmHandlerJoin+0x118>
 800dd26:	79bb      	ldrb	r3, [r7, #6]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d004      	beq.n	800dd36 <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800dd2c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800dd30:	4618      	mov	r0, r3
 800dd32:	f005 ffe1 	bl	8013cf8 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800dd36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd38:	4a06      	ldr	r2, [pc, #24]	@ (800dd54 <LmHandlerJoin+0x140>)
 800dd3a:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800dd3c:	bf00      	nop
 800dd3e:	3748      	adds	r7, #72	@ 0x48
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}
 800dd44:	20000a68 	.word	0x20000a68
 800dd48:	200000a8 	.word	0x200000a8
 800dd4c:	20000ba6 	.word	0x20000ba6
 800dd50:	01000400 	.word	0x01000400
 800dd54:	20000aac 	.word	0x20000aac

0800dd58 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b08c      	sub	sp, #48	@ 0x30
 800dd5c:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800dd5e:	2301      	movs	r3, #1
 800dd60:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800dd62:	1d3b      	adds	r3, r7, #4
 800dd64:	4618      	mov	r0, r3
 800dd66:	f005 f9ed 	bl	8013144 <LoRaMacMibGetRequestConfirm>
 800dd6a:	4603      	mov	r3, r0
 800dd6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800dd70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d106      	bne.n	800dd86 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800dd78:	7a3b      	ldrb	r3, [r7, #8]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d101      	bne.n	800dd82 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	e002      	b.n	800dd88 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800dd82:	2301      	movs	r3, #1
 800dd84:	e000      	b.n	800dd88 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800dd86:	2300      	movs	r3, #0
    }
}
 800dd88:	4618      	mov	r0, r3
 800dd8a:	3730      	adds	r7, #48	@ 0x30
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	bd80      	pop	{r7, pc}

0800dd90 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b08a      	sub	sp, #40	@ 0x28
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
 800dd98:	460b      	mov	r3, r1
 800dd9a:	70fb      	strb	r3, [r7, #3]
 800dd9c:	4613      	mov	r3, r2
 800dd9e:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800dda0:	23ff      	movs	r3, #255	@ 0xff
 800dda2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800dda6:	f002 fac3 	bl	8010330 <LoRaMacIsBusy>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d002      	beq.n	800ddb6 <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ddb0:	f06f 0301 	mvn.w	r3, #1
 800ddb4:	e0ab      	b.n	800df0e <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800ddb6:	f002 fae3 	bl	8010380 <LoRaMacIsStopped>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d002      	beq.n	800ddc6 <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ddc0:	f06f 0302 	mvn.w	r3, #2
 800ddc4:	e0a3      	b.n	800df0e <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800ddc6:	f7ff ffc7 	bl	800dd58 <LmHandlerJoinStatus>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	2b01      	cmp	r3, #1
 800ddce:	d00a      	beq.n	800dde6 <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800ddd0:	4b51      	ldr	r3, [pc, #324]	@ (800df18 <LmHandlerSend+0x188>)
 800ddd2:	79db      	ldrb	r3, [r3, #7]
 800ddd4:	4a50      	ldr	r2, [pc, #320]	@ (800df18 <LmHandlerSend+0x188>)
 800ddd6:	7a12      	ldrb	r2, [r2, #8]
 800ddd8:	4611      	mov	r1, r2
 800ddda:	4618      	mov	r0, r3
 800dddc:	f7ff ff1a 	bl	800dc14 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dde0:	f06f 0302 	mvn.w	r3, #2
 800dde4:	e093      	b.n	800df0e <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800dde6:	4a4d      	ldr	r2, [pc, #308]	@ (800df1c <LmHandlerSend+0x18c>)
 800dde8:	78fb      	ldrb	r3, [r7, #3]
 800ddea:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800ddec:	78fb      	ldrb	r3, [r7, #3]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	bf14      	ite	ne
 800ddf2:	2301      	movne	r3, #1
 800ddf4:	2300      	moveq	r3, #0
 800ddf6:	b2db      	uxtb	r3, r3
 800ddf8:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800ddfa:	4b49      	ldr	r3, [pc, #292]	@ (800df20 <LmHandlerSend+0x190>)
 800ddfc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800de00:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	785b      	ldrb	r3, [r3, #1]
 800de06:	f107 020c 	add.w	r2, r7, #12
 800de0a:	4611      	mov	r1, r2
 800de0c:	4618      	mov	r0, r3
 800de0e:	f005 f909 	bl	8013024 <LoRaMacQueryTxPossible>
 800de12:	4603      	mov	r3, r0
 800de14:	2b00      	cmp	r3, #0
 800de16:	d009      	beq.n	800de2c <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800de18:	2300      	movs	r3, #0
 800de1a:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800de1c:	2300      	movs	r3, #0
 800de1e:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800de20:	2300      	movs	r3, #0
 800de22:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800de24:	23f9      	movs	r3, #249	@ 0xf9
 800de26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de2a:	e008      	b.n	800de3e <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	781b      	ldrb	r3, [r3, #0]
 800de30:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	785b      	ldrb	r3, [r3, #1]
 800de36:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	685b      	ldr	r3, [r3, #4]
 800de3c:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800de3e:	4b37      	ldr	r3, [pc, #220]	@ (800df1c <LmHandlerSend+0x18c>)
 800de40:	687a      	ldr	r2, [r7, #4]
 800de42:	3310      	adds	r3, #16
 800de44:	e892 0003 	ldmia.w	r2, {r0, r1}
 800de48:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800de4c:	4b34      	ldr	r3, [pc, #208]	@ (800df20 <LmHandlerSend+0x190>)
 800de4e:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800de52:	4b32      	ldr	r3, [pc, #200]	@ (800df1c <LmHandlerSend+0x18c>)
 800de54:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800de56:	78ba      	ldrb	r2, [r7, #2]
 800de58:	f107 0310 	add.w	r3, r7, #16
 800de5c:	4611      	mov	r1, r2
 800de5e:	4618      	mov	r0, r3
 800de60:	f006 f8ee 	bl	8014040 <LoRaMacMcpsRequest>
 800de64:	4603      	mov	r3, r0
 800de66:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800de6a:	6a3b      	ldr	r3, [r7, #32]
 800de6c:	4a2d      	ldr	r2, [pc, #180]	@ (800df24 <LmHandlerSend+0x194>)
 800de6e:	6013      	str	r3, [r2, #0]

    switch( status )
 800de70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800de74:	2b11      	cmp	r3, #17
 800de76:	d843      	bhi.n	800df00 <LmHandlerSend+0x170>
 800de78:	a201      	add	r2, pc, #4	@ (adr r2, 800de80 <LmHandlerSend+0xf0>)
 800de7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de7e:	bf00      	nop
 800de80:	0800dec9 	.word	0x0800dec9
 800de84:	0800dee1 	.word	0x0800dee1
 800de88:	0800df01 	.word	0x0800df01
 800de8c:	0800df01 	.word	0x0800df01
 800de90:	0800df01 	.word	0x0800df01
 800de94:	0800df01 	.word	0x0800df01
 800de98:	0800df01 	.word	0x0800df01
 800de9c:	0800dee9 	.word	0x0800dee9
 800dea0:	0800df01 	.word	0x0800df01
 800dea4:	0800df01 	.word	0x0800df01
 800dea8:	0800df01 	.word	0x0800df01
 800deac:	0800def9 	.word	0x0800def9
 800deb0:	0800df01 	.word	0x0800df01
 800deb4:	0800df01 	.word	0x0800df01
 800deb8:	0800dee1 	.word	0x0800dee1
 800debc:	0800dee1 	.word	0x0800dee1
 800dec0:	0800dee1 	.word	0x0800dee1
 800dec4:	0800def1 	.word	0x0800def1
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800dec8:	4b17      	ldr	r3, [pc, #92]	@ (800df28 <LmHandlerSend+0x198>)
 800deca:	2200      	movs	r2, #0
 800decc:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800dece:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ded2:	f113 0f07 	cmn.w	r3, #7
 800ded6:	d017      	beq.n	800df08 <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800ded8:	2300      	movs	r3, #0
 800deda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800dede:	e013      	b.n	800df08 <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800dee0:	23fe      	movs	r3, #254	@ 0xfe
 800dee2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dee6:	e010      	b.n	800df0a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dee8:	23fd      	movs	r3, #253	@ 0xfd
 800deea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800deee:	e00c      	b.n	800df0a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800def0:	23fb      	movs	r3, #251	@ 0xfb
 800def2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800def6:	e008      	b.n	800df0a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800def8:	23fa      	movs	r3, #250	@ 0xfa
 800defa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800defe:	e004      	b.n	800df0a <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800df00:	23ff      	movs	r3, #255	@ 0xff
 800df02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800df06:	e000      	b.n	800df0a <LmHandlerSend+0x17a>
            break;
 800df08:	bf00      	nop
    }

    return lmhStatus;
 800df0a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800df0e:	4618      	mov	r0, r3
 800df10:	3728      	adds	r7, #40	@ 0x28
 800df12:	46bd      	mov	sp, r7
 800df14:	bd80      	pop	{r7, pc}
 800df16:	bf00      	nop
 800df18:	200000a8 	.word	0x200000a8
 800df1c:	200000b4 	.word	0x200000b4
 800df20:	20000a68 	.word	0x20000a68
 800df24:	20000aac 	.word	0x20000aac
 800df28:	20000ab0 	.word	0x20000ab0

0800df2c <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b086      	sub	sp, #24
 800df30:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800df32:	2309      	movs	r3, #9
 800df34:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800df36:	463b      	mov	r3, r7
 800df38:	4618      	mov	r0, r3
 800df3a:	f005 fedd 	bl	8013cf8 <LoRaMacMlmeRequest>
 800df3e:	4603      	mov	r3, r0
 800df40:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800df42:	693b      	ldr	r3, [r7, #16]
 800df44:	4a06      	ldr	r2, [pc, #24]	@ (800df60 <LmHandlerDeviceTimeReq+0x34>)
 800df46:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800df48:	7dfb      	ldrb	r3, [r7, #23]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d101      	bne.n	800df52 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800df4e:	2300      	movs	r3, #0
 800df50:	e001      	b.n	800df56 <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800df52:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800df56:	4618      	mov	r0, r3
 800df58:	3718      	adds	r7, #24
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd80      	pop	{r7, pc}
 800df5e:	bf00      	nop
 800df60:	20000aac 	.word	0x20000aac

0800df64 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800df64:	b480      	push	{r7}
 800df66:	b083      	sub	sp, #12
 800df68:	af00      	add	r7, sp, #0
 800df6a:	4603      	mov	r3, r0
 800df6c:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800df6e:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800df72:	4618      	mov	r0, r3
 800df74:	370c      	adds	r7, #12
 800df76:	46bd      	mov	sp, r7
 800df78:	bc80      	pop	{r7}
 800df7a:	4770      	bx	lr

0800df7c <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b08e      	sub	sp, #56	@ 0x38
 800df80:	af00      	add	r7, sp, #0
 800df82:	4603      	mov	r3, r0
 800df84:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800df86:	2300      	movs	r3, #0
 800df88:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800df8c:	f002 f9d0 	bl	8010330 <LoRaMacIsBusy>
 800df90:	4603      	mov	r3, r0
 800df92:	2b00      	cmp	r3, #0
 800df94:	d002      	beq.n	800df9c <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800df96:	f06f 0301 	mvn.w	r3, #1
 800df9a:	e071      	b.n	800e080 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800df9c:	f7ff fedc 	bl	800dd58 <LmHandlerJoinStatus>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	2b01      	cmp	r3, #1
 800dfa4:	d002      	beq.n	800dfac <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dfa6:	f06f 0302 	mvn.w	r3, #2
 800dfaa:	e069      	b.n	800e080 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800dfac:	2300      	movs	r3, #0
 800dfae:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800dfb0:	f107 030c 	add.w	r3, r7, #12
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f005 f8c5 	bl	8013144 <LoRaMacMibGetRequestConfirm>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d002      	beq.n	800dfc6 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800dfc0:	f04f 33ff 	mov.w	r3, #4294967295
 800dfc4:	e05c      	b.n	800e080 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800dfc6:	7c3b      	ldrb	r3, [r7, #16]
 800dfc8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800dfcc:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800dfd0:	79fb      	ldrb	r3, [r7, #7]
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	d052      	beq.n	800e07c <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800dfd6:	79fb      	ldrb	r3, [r7, #7]
 800dfd8:	2b02      	cmp	r3, #2
 800dfda:	d028      	beq.n	800e02e <LmHandlerRequestClass+0xb2>
 800dfdc:	2b02      	cmp	r3, #2
 800dfde:	dc48      	bgt.n	800e072 <LmHandlerRequestClass+0xf6>
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d002      	beq.n	800dfea <LmHandlerRequestClass+0x6e>
 800dfe4:	2b01      	cmp	r3, #1
 800dfe6:	d01e      	beq.n	800e026 <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800dfe8:	e043      	b.n	800e072 <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800dfea:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d041      	beq.n	800e076 <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800dff2:	79fb      	ldrb	r3, [r7, #7]
 800dff4:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800dff6:	f107 030c 	add.w	r3, r7, #12
 800dffa:	4618      	mov	r0, r3
 800dffc:	f005 fa7a 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
 800e000:	4603      	mov	r3, r0
 800e002:	2b00      	cmp	r3, #0
 800e004:	d10b      	bne.n	800e01e <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800e006:	4b20      	ldr	r3, [pc, #128]	@ (800e088 <LmHandlerRequestClass+0x10c>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d032      	beq.n	800e076 <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800e010:	4b1d      	ldr	r3, [pc, #116]	@ (800e088 <LmHandlerRequestClass+0x10c>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e016:	79fa      	ldrb	r2, [r7, #7]
 800e018:	4610      	mov	r0, r2
 800e01a:	4798      	blx	r3
                break;
 800e01c:	e02b      	b.n	800e076 <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800e01e:	23ff      	movs	r3, #255	@ 0xff
 800e020:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e024:	e027      	b.n	800e076 <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800e026:	23ff      	movs	r3, #255	@ 0xff
 800e028:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e02c:	e026      	b.n	800e07c <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800e02e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800e032:	2b00      	cmp	r3, #0
 800e034:	d003      	beq.n	800e03e <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800e036:	23ff      	movs	r3, #255	@ 0xff
 800e038:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e03c:	e01d      	b.n	800e07a <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800e03e:	79fb      	ldrb	r3, [r7, #7]
 800e040:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800e042:	f107 030c 	add.w	r3, r7, #12
 800e046:	4618      	mov	r0, r3
 800e048:	f005 fa54 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
 800e04c:	4603      	mov	r3, r0
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d10b      	bne.n	800e06a <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800e052:	4b0d      	ldr	r3, [pc, #52]	@ (800e088 <LmHandlerRequestClass+0x10c>)
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d00e      	beq.n	800e07a <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800e05c:	4b0a      	ldr	r3, [pc, #40]	@ (800e088 <LmHandlerRequestClass+0x10c>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e062:	79fa      	ldrb	r2, [r7, #7]
 800e064:	4610      	mov	r0, r2
 800e066:	4798      	blx	r3
                break;
 800e068:	e007      	b.n	800e07a <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800e06a:	23ff      	movs	r3, #255	@ 0xff
 800e06c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e070:	e003      	b.n	800e07a <LmHandlerRequestClass+0xfe>
                break;
 800e072:	bf00      	nop
 800e074:	e002      	b.n	800e07c <LmHandlerRequestClass+0x100>
                break;
 800e076:	bf00      	nop
 800e078:	e000      	b.n	800e07c <LmHandlerRequestClass+0x100>
                break;
 800e07a:	bf00      	nop
        }
    }
    return errorStatus;
 800e07c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e080:	4618      	mov	r0, r3
 800e082:	3738      	adds	r7, #56	@ 0x38
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}
 800e088:	20000a80 	.word	0x20000a80

0800e08c <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b08c      	sub	sp, #48	@ 0x30
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d102      	bne.n	800e0a0 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e09a:	f04f 33ff 	mov.w	r3, #4294967295
 800e09e:	e010      	b.n	800e0c2 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e0a4:	f107 0308 	add.w	r3, r7, #8
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f005 f84b 	bl	8013144 <LoRaMacMibGetRequestConfirm>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d002      	beq.n	800e0ba <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e0b4:	f04f 33ff 	mov.w	r3, #4294967295
 800e0b8:	e003      	b.n	800e0c2 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800e0ba:	7b3a      	ldrb	r2, [r7, #12]
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800e0c0:	2300      	movs	r3, #0
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3730      	adds	r7, #48	@ 0x30
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}
	...

0800e0cc <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b08c      	sub	sp, #48	@ 0x30
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d102      	bne.n	800e0e0 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e0da:	f04f 33ff 	mov.w	r3, #4294967295
 800e0de:	e016      	b.n	800e10e <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800e0e0:	2320      	movs	r3, #32
 800e0e2:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800e0e4:	f107 0308 	add.w	r3, r7, #8
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f005 f82b 	bl	8013144 <LoRaMacMibGetRequestConfirm>
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d002      	beq.n	800e0fa <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e0f4:	f04f 33ff 	mov.w	r3, #4294967295
 800e0f8:	e009      	b.n	800e10e <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800e0fa:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f993 2000 	ldrsb.w	r2, [r3]
 800e108:	4b03      	ldr	r3, [pc, #12]	@ (800e118 <LmHandlerGetTxDatarate+0x4c>)
 800e10a:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800e10c:	2300      	movs	r3, #0
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3730      	adds	r7, #48	@ 0x30
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	20000a68 	.word	0x20000a68

0800e11c <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b08c      	sub	sp, #48	@ 0x30
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800e124:	2323      	movs	r3, #35	@ 0x23
 800e126:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e12c:	f107 0308 	add.w	r3, r7, #8
 800e130:	4618      	mov	r0, r3
 800e132:	f005 f9df 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
 800e136:	4603      	mov	r3, r0
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d002      	beq.n	800e142 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800e13c:	f04f 33ff 	mov.w	r3, #4294967295
 800e140:	e000      	b.n	800e144 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800e142:	2300      	movs	r3, #0
}
 800e144:	4618      	mov	r0, r3
 800e146:	3730      	adds	r7, #48	@ 0x30
 800e148:	46bd      	mov	sp, r7
 800e14a:	bd80      	pop	{r7, pc}

0800e14c <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b082      	sub	sp, #8
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800e154:	4b18      	ldr	r3, [pc, #96]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e156:	2201      	movs	r2, #1
 800e158:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	785a      	ldrb	r2, [r3, #1]
 800e15e:	4b16      	ldr	r3, [pc, #88]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e160:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	789b      	ldrb	r3, [r3, #2]
 800e166:	b25a      	sxtb	r2, r3
 800e168:	4b13      	ldr	r3, [pc, #76]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e16a:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	68db      	ldr	r3, [r3, #12]
 800e170:	4a11      	ldr	r2, [pc, #68]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e172:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800e17a:	4b0f      	ldr	r3, [pc, #60]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e17c:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	691b      	ldr	r3, [r3, #16]
 800e182:	b2da      	uxtb	r2, r3
 800e184:	4b0c      	ldr	r3, [pc, #48]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e186:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	791b      	ldrb	r3, [r3, #4]
 800e18c:	461a      	mov	r2, r3
 800e18e:	4b0a      	ldr	r3, [pc, #40]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e190:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800e192:	4b0a      	ldr	r3, [pc, #40]	@ (800e1bc <McpsConfirm+0x70>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d004      	beq.n	800e1a6 <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e19c:	4b07      	ldr	r3, [pc, #28]	@ (800e1bc <McpsConfirm+0x70>)
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1a2:	4805      	ldr	r0, [pc, #20]	@ (800e1b8 <McpsConfirm+0x6c>)
 800e1a4:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800e1a6:	6879      	ldr	r1, [r7, #4]
 800e1a8:	2000      	movs	r0, #0
 800e1aa:	f000 f9e9 	bl	800e580 <LmHandlerPackagesNotify>
}
 800e1ae:	bf00      	nop
 800e1b0:	3708      	adds	r7, #8
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	bd80      	pop	{r7, pc}
 800e1b6:	bf00      	nop
 800e1b8:	200000b4 	.word	0x200000b4
 800e1bc:	20000a80 	.word	0x20000a80

0800e1c0 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b086      	sub	sp, #24
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
 800e1c8:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800e1ce:	4b2d      	ldr	r3, [pc, #180]	@ (800e284 <McpsIndication+0xc4>)
 800e1d0:	2201      	movs	r2, #1
 800e1d2:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	785a      	ldrb	r2, [r3, #1]
 800e1d8:	4b2a      	ldr	r3, [pc, #168]	@ (800e284 <McpsIndication+0xc4>)
 800e1da:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800e1dc:	4b29      	ldr	r3, [pc, #164]	@ (800e284 <McpsIndication+0xc4>)
 800e1de:	785b      	ldrb	r3, [r3, #1]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d14b      	bne.n	800e27c <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	791b      	ldrb	r3, [r3, #4]
 800e1e8:	b25a      	sxtb	r2, r3
 800e1ea:	4b26      	ldr	r3, [pc, #152]	@ (800e284 <McpsIndication+0xc4>)
 800e1ec:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e1f4:	b25a      	sxtb	r2, r3
 800e1f6:	4b23      	ldr	r3, [pc, #140]	@ (800e284 <McpsIndication+0xc4>)
 800e1f8:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e200:	4b20      	ldr	r3, [pc, #128]	@ (800e284 <McpsIndication+0xc4>)
 800e202:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	78da      	ldrb	r2, [r3, #3]
 800e208:	4b1e      	ldr	r3, [pc, #120]	@ (800e284 <McpsIndication+0xc4>)
 800e20a:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	691b      	ldr	r3, [r3, #16]
 800e210:	4a1c      	ldr	r2, [pc, #112]	@ (800e284 <McpsIndication+0xc4>)
 800e212:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	78db      	ldrb	r3, [r3, #3]
 800e218:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	7b1b      	ldrb	r3, [r3, #12]
 800e21e:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	689b      	ldr	r3, [r3, #8]
 800e224:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800e226:	4b18      	ldr	r3, [pc, #96]	@ (800e288 <McpsIndication+0xc8>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d007      	beq.n	800e240 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800e230:	4b15      	ldr	r3, [pc, #84]	@ (800e288 <McpsIndication+0xc8>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e236:	f107 0210 	add.w	r2, r7, #16
 800e23a:	4912      	ldr	r1, [pc, #72]	@ (800e284 <McpsIndication+0xc4>)
 800e23c:	4610      	mov	r0, r2
 800e23e:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800e240:	4b11      	ldr	r3, [pc, #68]	@ (800e288 <McpsIndication+0xc8>)
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e246:	2b00      	cmp	r3, #0
 800e248:	d007      	beq.n	800e25a <McpsIndication+0x9a>
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	7e1b      	ldrb	r3, [r3, #24]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d003      	beq.n	800e25a <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800e252:	4b0d      	ldr	r3, [pc, #52]	@ (800e288 <McpsIndication+0xc8>)
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e258:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800e25a:	6879      	ldr	r1, [r7, #4]
 800e25c:	2001      	movs	r0, #1
 800e25e:	f000 f98f 	bl	800e580 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800e262:	f107 030f 	add.w	r3, r7, #15
 800e266:	4618      	mov	r0, r3
 800e268:	f7ff ff10 	bl	800e08c <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	795b      	ldrb	r3, [r3, #5]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d004      	beq.n	800e27e <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800e274:	4b05      	ldr	r3, [pc, #20]	@ (800e28c <McpsIndication+0xcc>)
 800e276:	2201      	movs	r2, #1
 800e278:	701a      	strb	r2, [r3, #0]
 800e27a:	e000      	b.n	800e27e <McpsIndication+0xbe>
        return;
 800e27c:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800e27e:	3718      	adds	r7, #24
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}
 800e284:	200000d0 	.word	0x200000d0
 800e288:	20000a80 	.word	0x20000a80
 800e28c:	20000ab0 	.word	0x20000ab0

0800e290 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b08c      	sub	sp, #48	@ 0x30
 800e294:	af00      	add	r7, sp, #0
 800e296:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800e298:	4b49      	ldr	r3, [pc, #292]	@ (800e3c0 <MlmeConfirm+0x130>)
 800e29a:	2200      	movs	r2, #0
 800e29c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	785a      	ldrb	r2, [r3, #1]
 800e2a2:	4b47      	ldr	r3, [pc, #284]	@ (800e3c0 <MlmeConfirm+0x130>)
 800e2a4:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800e2a6:	4b47      	ldr	r3, [pc, #284]	@ (800e3c4 <MlmeConfirm+0x134>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d004      	beq.n	800e2ba <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e2b0:	4b44      	ldr	r3, [pc, #272]	@ (800e3c4 <MlmeConfirm+0x134>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2b6:	4842      	ldr	r0, [pc, #264]	@ (800e3c0 <MlmeConfirm+0x130>)
 800e2b8:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800e2ba:	6879      	ldr	r1, [r7, #4]
 800e2bc:	2002      	movs	r0, #2
 800e2be:	f000 f95f 	bl	800e580 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	781b      	ldrb	r3, [r3, #0]
 800e2c6:	3b01      	subs	r3, #1
 800e2c8:	2b0b      	cmp	r3, #11
 800e2ca:	d872      	bhi.n	800e3b2 <MlmeConfirm+0x122>
 800e2cc:	a201      	add	r2, pc, #4	@ (adr r2, 800e2d4 <MlmeConfirm+0x44>)
 800e2ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2d2:	bf00      	nop
 800e2d4:	0800e305 	.word	0x0800e305
 800e2d8:	0800e3b3 	.word	0x0800e3b3
 800e2dc:	0800e3b3 	.word	0x0800e3b3
 800e2e0:	0800e3b3 	.word	0x0800e3b3
 800e2e4:	0800e381 	.word	0x0800e381
 800e2e8:	0800e3b3 	.word	0x0800e3b3
 800e2ec:	0800e3b3 	.word	0x0800e3b3
 800e2f0:	0800e3b3 	.word	0x0800e3b3
 800e2f4:	0800e3b3 	.word	0x0800e3b3
 800e2f8:	0800e3b3 	.word	0x0800e3b3
 800e2fc:	0800e399 	.word	0x0800e399
 800e300:	0800e3b3 	.word	0x0800e3b3
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800e304:	2306      	movs	r3, #6
 800e306:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800e308:	f107 0308 	add.w	r3, r7, #8
 800e30c:	4618      	mov	r0, r3
 800e30e:	f004 ff19 	bl	8013144 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800e312:	4b2d      	ldr	r3, [pc, #180]	@ (800e3c8 <MlmeConfirm+0x138>)
 800e314:	79db      	ldrb	r3, [r3, #7]
 800e316:	68fa      	ldr	r2, [r7, #12]
 800e318:	4611      	mov	r1, r2
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7ff fa6c 	bl	800d7f8 <SecureElementSetDevAddr>
 800e320:	4603      	mov	r3, r0
 800e322:	2b00      	cmp	r3, #0
 800e324:	d102      	bne.n	800e32c <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	4a28      	ldr	r2, [pc, #160]	@ (800e3cc <MlmeConfirm+0x13c>)
 800e32a:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800e32c:	4828      	ldr	r0, [pc, #160]	@ (800e3d0 <MlmeConfirm+0x140>)
 800e32e:	f7ff fecd 	bl	800e0cc <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800e332:	4828      	ldr	r0, [pc, #160]	@ (800e3d4 <MlmeConfirm+0x144>)
 800e334:	f000 fa74 	bl	800e820 <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e338:	4b21      	ldr	r3, [pc, #132]	@ (800e3c0 <MlmeConfirm+0x130>)
 800e33a:	785b      	ldrb	r3, [r3, #1]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d108      	bne.n	800e352 <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800e340:	4b21      	ldr	r3, [pc, #132]	@ (800e3c8 <MlmeConfirm+0x138>)
 800e342:	2200      	movs	r2, #0
 800e344:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800e346:	4b24      	ldr	r3, [pc, #144]	@ (800e3d8 <MlmeConfirm+0x148>)
 800e348:	785b      	ldrb	r3, [r3, #1]
 800e34a:	4618      	mov	r0, r3
 800e34c:	f7ff fe16 	bl	800df7c <LmHandlerRequestClass>
 800e350:	e002      	b.n	800e358 <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800e352:	4b1d      	ldr	r3, [pc, #116]	@ (800e3c8 <MlmeConfirm+0x138>)
 800e354:	22ff      	movs	r2, #255	@ 0xff
 800e356:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800e358:	4b1a      	ldr	r3, [pc, #104]	@ (800e3c4 <MlmeConfirm+0x134>)
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d004      	beq.n	800e36c <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800e362:	4b18      	ldr	r3, [pc, #96]	@ (800e3c4 <MlmeConfirm+0x134>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e368:	4817      	ldr	r0, [pc, #92]	@ (800e3c8 <MlmeConfirm+0x138>)
 800e36a:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e36c:	4b14      	ldr	r3, [pc, #80]	@ (800e3c0 <MlmeConfirm+0x130>)
 800e36e:	785b      	ldrb	r3, [r3, #1]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d120      	bne.n	800e3b6 <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800e374:	4b14      	ldr	r3, [pc, #80]	@ (800e3c8 <MlmeConfirm+0x138>)
 800e376:	79db      	ldrb	r3, [r3, #7]
 800e378:	4618      	mov	r0, r3
 800e37a:	f7fe ffe7 	bl	800d34c <SecureElementPrintSessionKeys>
                }
            }
            break;
 800e37e:	e01a      	b.n	800e3b6 <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800e380:	4b16      	ldr	r3, [pc, #88]	@ (800e3dc <MlmeConfirm+0x14c>)
 800e382:	2201      	movs	r2, #1
 800e384:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	7a1a      	ldrb	r2, [r3, #8]
 800e38a:	4b14      	ldr	r3, [pc, #80]	@ (800e3dc <MlmeConfirm+0x14c>)
 800e38c:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	7a5a      	ldrb	r2, [r3, #9]
 800e392:	4b12      	ldr	r3, [pc, #72]	@ (800e3dc <MlmeConfirm+0x14c>)
 800e394:	74da      	strb	r2, [r3, #19]
            }
            break;
 800e396:	e00f      	b.n	800e3b8 <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	785b      	ldrb	r3, [r3, #1]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d105      	bne.n	800e3ac <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800e3a0:	4b0d      	ldr	r3, [pc, #52]	@ (800e3d8 <MlmeConfirm+0x148>)
 800e3a2:	7c1b      	ldrb	r3, [r3, #16]
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f7ff fddd 	bl	800df64 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800e3aa:	e005      	b.n	800e3b8 <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800e3ac:	f7ff fdbe 	bl	800df2c <LmHandlerDeviceTimeReq>
            break;
 800e3b0:	e002      	b.n	800e3b8 <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e3b2:	bf00      	nop
 800e3b4:	e000      	b.n	800e3b8 <MlmeConfirm+0x128>
            break;
 800e3b6:	bf00      	nop
    }
}
 800e3b8:	bf00      	nop
 800e3ba:	3730      	adds	r7, #48	@ 0x30
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}
 800e3c0:	200000b4 	.word	0x200000b4
 800e3c4:	20000a80 	.word	0x20000a80
 800e3c8:	200000a8 	.word	0x200000a8
 800e3cc:	20000a2c 	.word	0x20000a2c
 800e3d0:	200000ac 	.word	0x200000ac
 800e3d4:	200000ad 	.word	0x200000ad
 800e3d8:	20000a68 	.word	0x20000a68
 800e3dc:	200000d0 	.word	0x200000d0

0800e3e0 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b082      	sub	sp, #8
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
 800e3e8:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800e3ea:	4b20      	ldr	r3, [pc, #128]	@ (800e46c <MlmeIndication+0x8c>)
 800e3ec:	2200      	movs	r2, #0
 800e3ee:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	785a      	ldrb	r2, [r3, #1]
 800e3f4:	4b1d      	ldr	r3, [pc, #116]	@ (800e46c <MlmeIndication+0x8c>)
 800e3f6:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	789b      	ldrb	r3, [r3, #2]
 800e3fc:	b25a      	sxtb	r2, r3
 800e3fe:	4b1b      	ldr	r3, [pc, #108]	@ (800e46c <MlmeIndication+0x8c>)
 800e400:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e402:	683b      	ldr	r3, [r7, #0]
 800e404:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e408:	b25a      	sxtb	r2, r3
 800e40a:	4b18      	ldr	r3, [pc, #96]	@ (800e46c <MlmeIndication+0x8c>)
 800e40c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e414:	4b15      	ldr	r3, [pc, #84]	@ (800e46c <MlmeIndication+0x8c>)
 800e416:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	78da      	ldrb	r2, [r3, #3]
 800e41c:	4b13      	ldr	r3, [pc, #76]	@ (800e46c <MlmeIndication+0x8c>)
 800e41e:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	685b      	ldr	r3, [r3, #4]
 800e424:	4a11      	ldr	r2, [pc, #68]	@ (800e46c <MlmeIndication+0x8c>)
 800e426:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800e428:	4b11      	ldr	r3, [pc, #68]	@ (800e470 <MlmeIndication+0x90>)
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d00d      	beq.n	800e44e <MlmeIndication+0x6e>
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	781b      	ldrb	r3, [r3, #0]
 800e436:	2b0a      	cmp	r3, #10
 800e438:	d009      	beq.n	800e44e <MlmeIndication+0x6e>
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	781b      	ldrb	r3, [r3, #0]
 800e43e:	2b0e      	cmp	r3, #14
 800e440:	d005      	beq.n	800e44e <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800e442:	4b0b      	ldr	r3, [pc, #44]	@ (800e470 <MlmeIndication+0x90>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e448:	4908      	ldr	r1, [pc, #32]	@ (800e46c <MlmeIndication+0x8c>)
 800e44a:	2000      	movs	r0, #0
 800e44c:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800e44e:	6879      	ldr	r1, [r7, #4]
 800e450:	2003      	movs	r0, #3
 800e452:	f000 f895 	bl	800e580 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	781b      	ldrb	r3, [r3, #0]
 800e45a:	2b0a      	cmp	r3, #10
 800e45c:	d001      	beq.n	800e462 <MlmeIndication+0x82>
 800e45e:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e460:	e000      	b.n	800e464 <MlmeIndication+0x84>
            break;
 800e462:	bf00      	nop
    }
}
 800e464:	bf00      	nop
 800e466:	3708      	adds	r7, #8
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}
 800e46c:	200000d0 	.word	0x200000d0
 800e470:	20000a80 	.word	0x20000a80

0800e474 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800e474:	b580      	push	{r7, lr}
 800e476:	b084      	sub	sp, #16
 800e478:	af00      	add	r7, sp, #0
 800e47a:	4603      	mov	r3, r0
 800e47c:	6039      	str	r1, [r7, #0]
 800e47e:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800e480:	2300      	movs	r3, #0
 800e482:	60fb      	str	r3, [r7, #12]
    switch( id )
 800e484:	79fb      	ldrb	r3, [r7, #7]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d104      	bne.n	800e494 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800e48a:	f000 fa8b 	bl	800e9a4 <LmhpCompliancePackageFactory>
 800e48e:	4603      	mov	r3, r0
 800e490:	60fb      	str	r3, [r7, #12]
                break;
 800e492:	e00d      	b.n	800e4b0 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800e494:	f107 020c 	add.w	r2, r7, #12
 800e498:	79fb      	ldrb	r3, [r7, #7]
 800e49a:	4611      	mov	r1, r2
 800e49c:	4618      	mov	r0, r3
 800e49e:	f000 ff73 	bl	800f388 <LmhpPackagesRegister>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d002      	beq.n	800e4ae <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800e4a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e4ac:	e03b      	b.n	800e526 <LmHandlerPackageRegister+0xb2>
                }
                break;
 800e4ae:	bf00      	nop
            }
    }
    if( package != NULL )
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d035      	beq.n	800e522 <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800e4b6:	79fb      	ldrb	r3, [r7, #7]
 800e4b8:	68fa      	ldr	r2, [r7, #12]
 800e4ba:	491d      	ldr	r1, [pc, #116]	@ (800e530 <LmHandlerPackageRegister+0xbc>)
 800e4bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800e4c0:	79fb      	ldrb	r3, [r7, #7]
 800e4c2:	4a1b      	ldr	r2, [pc, #108]	@ (800e530 <LmHandlerPackageRegister+0xbc>)
 800e4c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4c8:	4a1a      	ldr	r2, [pc, #104]	@ (800e534 <LmHandlerPackageRegister+0xc0>)
 800e4ca:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800e4cc:	4b1a      	ldr	r3, [pc, #104]	@ (800e538 <LmHandlerPackageRegister+0xc4>)
 800e4ce:	681a      	ldr	r2, [r3, #0]
 800e4d0:	79fb      	ldrb	r3, [r7, #7]
 800e4d2:	4917      	ldr	r1, [pc, #92]	@ (800e530 <LmHandlerPackageRegister+0xbc>)
 800e4d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e4d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e4da:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800e4dc:	4b16      	ldr	r3, [pc, #88]	@ (800e538 <LmHandlerPackageRegister+0xc4>)
 800e4de:	681a      	ldr	r2, [r3, #0]
 800e4e0:	79fb      	ldrb	r3, [r7, #7]
 800e4e2:	4913      	ldr	r1, [pc, #76]	@ (800e530 <LmHandlerPackageRegister+0xbc>)
 800e4e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e4e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e4ea:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800e4ec:	79fb      	ldrb	r3, [r7, #7]
 800e4ee:	4a10      	ldr	r2, [pc, #64]	@ (800e530 <LmHandlerPackageRegister+0xbc>)
 800e4f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4f4:	4a11      	ldr	r2, [pc, #68]	@ (800e53c <LmHandlerPackageRegister+0xc8>)
 800e4f6:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800e4f8:	4b0f      	ldr	r3, [pc, #60]	@ (800e538 <LmHandlerPackageRegister+0xc4>)
 800e4fa:	681a      	ldr	r2, [r3, #0]
 800e4fc:	79fb      	ldrb	r3, [r7, #7]
 800e4fe:	490c      	ldr	r1, [pc, #48]	@ (800e530 <LmHandlerPackageRegister+0xbc>)
 800e500:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e504:	6992      	ldr	r2, [r2, #24]
 800e506:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800e508:	79fb      	ldrb	r3, [r7, #7]
 800e50a:	4a09      	ldr	r2, [pc, #36]	@ (800e530 <LmHandlerPackageRegister+0xbc>)
 800e50c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e510:	685b      	ldr	r3, [r3, #4]
 800e512:	4a0b      	ldr	r2, [pc, #44]	@ (800e540 <LmHandlerPackageRegister+0xcc>)
 800e514:	6851      	ldr	r1, [r2, #4]
 800e516:	4a0a      	ldr	r2, [pc, #40]	@ (800e540 <LmHandlerPackageRegister+0xcc>)
 800e518:	7852      	ldrb	r2, [r2, #1]
 800e51a:	6838      	ldr	r0, [r7, #0]
 800e51c:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800e51e:	2300      	movs	r3, #0
 800e520:	e001      	b.n	800e526 <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e522:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e526:	4618      	mov	r0, r3
 800e528:	3710      	adds	r7, #16
 800e52a:	46bd      	mov	sp, r7
 800e52c:	bd80      	pop	{r7, pc}
 800e52e:	bf00      	nop
 800e530:	20000a54 	.word	0x20000a54
 800e534:	0800dc15 	.word	0x0800dc15
 800e538:	20000a80 	.word	0x20000a80
 800e53c:	0800df2d 	.word	0x0800df2d
 800e540:	200000e4 	.word	0x200000e4

0800e544 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b082      	sub	sp, #8
 800e548:	af00      	add	r7, sp, #0
 800e54a:	4603      	mov	r3, r0
 800e54c:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800e54e:	79fb      	ldrb	r3, [r7, #7]
 800e550:	2b04      	cmp	r3, #4
 800e552:	d80e      	bhi.n	800e572 <LmHandlerPackageIsInitialized+0x2e>
 800e554:	79fb      	ldrb	r3, [r7, #7]
 800e556:	4a09      	ldr	r2, [pc, #36]	@ (800e57c <LmHandlerPackageIsInitialized+0x38>)
 800e558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e55c:	689b      	ldr	r3, [r3, #8]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d007      	beq.n	800e572 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800e562:	79fb      	ldrb	r3, [r7, #7]
 800e564:	4a05      	ldr	r2, [pc, #20]	@ (800e57c <LmHandlerPackageIsInitialized+0x38>)
 800e566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e56a:	689b      	ldr	r3, [r3, #8]
 800e56c:	4798      	blx	r3
 800e56e:	4603      	mov	r3, r0
 800e570:	e000      	b.n	800e574 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800e572:	2300      	movs	r3, #0
    }
}
 800e574:	4618      	mov	r0, r3
 800e576:	3708      	adds	r7, #8
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}
 800e57c:	20000a54 	.word	0x20000a54

0800e580 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b084      	sub	sp, #16
 800e584:	af00      	add	r7, sp, #0
 800e586:	4603      	mov	r3, r0
 800e588:	6039      	str	r1, [r7, #0]
 800e58a:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e58c:	2300      	movs	r3, #0
 800e58e:	73fb      	strb	r3, [r7, #15]
 800e590:	e067      	b.n	800e662 <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800e592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e596:	4a37      	ldr	r2, [pc, #220]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d05a      	beq.n	800e656 <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800e5a0:	79fb      	ldrb	r3, [r7, #7]
 800e5a2:	2b03      	cmp	r3, #3
 800e5a4:	d84e      	bhi.n	800e644 <LmHandlerPackagesNotify+0xc4>
 800e5a6:	a201      	add	r2, pc, #4	@ (adr r2, 800e5ac <LmHandlerPackagesNotify+0x2c>)
 800e5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5ac:	0800e5bd 	.word	0x0800e5bd
 800e5b0:	0800e5df 	.word	0x0800e5df
 800e5b4:	0800e601 	.word	0x0800e601
 800e5b8:	0800e623 	.word	0x0800e623
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800e5bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5c0:	4a2c      	ldr	r2, [pc, #176]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e5c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5c6:	699b      	ldr	r3, [r3, #24]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d03d      	beq.n	800e648 <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800e5cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5d0:	4a28      	ldr	r2, [pc, #160]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e5d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5d6:	699b      	ldr	r3, [r3, #24]
 800e5d8:	6838      	ldr	r0, [r7, #0]
 800e5da:	4798      	blx	r3
                        }
                        break;
 800e5dc:	e034      	b.n	800e648 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800e5de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5e2:	4a24      	ldr	r2, [pc, #144]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e5e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5e8:	69db      	ldr	r3, [r3, #28]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d02e      	beq.n	800e64c <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800e5ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5f2:	4a20      	ldr	r2, [pc, #128]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e5f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5f8:	69db      	ldr	r3, [r3, #28]
 800e5fa:	6838      	ldr	r0, [r7, #0]
 800e5fc:	4798      	blx	r3
                        }
                        break;
 800e5fe:	e025      	b.n	800e64c <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800e600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e604:	4a1b      	ldr	r2, [pc, #108]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e60a:	6a1b      	ldr	r3, [r3, #32]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d01f      	beq.n	800e650 <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800e610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e614:	4a17      	ldr	r2, [pc, #92]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e61a:	6a1b      	ldr	r3, [r3, #32]
 800e61c:	6838      	ldr	r0, [r7, #0]
 800e61e:	4798      	blx	r3
                        }
                        break;
 800e620:	e016      	b.n	800e650 <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800e622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e626:	4a13      	ldr	r2, [pc, #76]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e62c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d010      	beq.n	800e654 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800e632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e636:	4a0f      	ldr	r2, [pc, #60]	@ (800e674 <LmHandlerPackagesNotify+0xf4>)
 800e638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e63e:	6838      	ldr	r0, [r7, #0]
 800e640:	4798      	blx	r3
                        }
                        break;
 800e642:	e007      	b.n	800e654 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800e644:	bf00      	nop
 800e646:	e006      	b.n	800e656 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e648:	bf00      	nop
 800e64a:	e004      	b.n	800e656 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e64c:	bf00      	nop
 800e64e:	e002      	b.n	800e656 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e650:	bf00      	nop
 800e652:	e000      	b.n	800e656 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e654:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e65a:	b2db      	uxtb	r3, r3
 800e65c:	3301      	adds	r3, #1
 800e65e:	b2db      	uxtb	r3, r3
 800e660:	73fb      	strb	r3, [r7, #15]
 800e662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e666:	2b04      	cmp	r3, #4
 800e668:	dd93      	ble.n	800e592 <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800e66a:	bf00      	nop
 800e66c:	bf00      	nop
 800e66e:	3710      	adds	r7, #16
 800e670:	46bd      	mov	sp, r7
 800e672:	bd80      	pop	{r7, pc}
 800e674:	20000a54 	.word	0x20000a54

0800e678 <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b082      	sub	sp, #8
 800e67c:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e67e:	2300      	movs	r3, #0
 800e680:	71fb      	strb	r3, [r7, #7]
 800e682:	e018      	b.n	800e6b6 <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800e684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e688:	4a0f      	ldr	r2, [pc, #60]	@ (800e6c8 <LmHandlerPackageIsTxPending+0x50>)
 800e68a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d00b      	beq.n	800e6aa <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800e692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e696:	4a0c      	ldr	r2, [pc, #48]	@ (800e6c8 <LmHandlerPackageIsTxPending+0x50>)
 800e698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e69c:	68db      	ldr	r3, [r3, #12]
 800e69e:	4798      	blx	r3
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d001      	beq.n	800e6aa <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	e00a      	b.n	800e6c0 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e6aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6ae:	b2db      	uxtb	r3, r3
 800e6b0:	3301      	adds	r3, #1
 800e6b2:	b2db      	uxtb	r3, r3
 800e6b4:	71fb      	strb	r3, [r7, #7]
 800e6b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6ba:	2b04      	cmp	r3, #4
 800e6bc:	dde2      	ble.n	800e684 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800e6be:	2300      	movs	r3, #0
}
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	3708      	adds	r7, #8
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	bd80      	pop	{r7, pc}
 800e6c8:	20000a54 	.word	0x20000a54

0800e6cc <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b082      	sub	sp, #8
 800e6d0:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	71fb      	strb	r3, [r7, #7]
 800e6d6:	e022      	b.n	800e71e <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e6d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6dc:	4a14      	ldr	r2, [pc, #80]	@ (800e730 <LmHandlerPackagesProcess+0x64>)
 800e6de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d015      	beq.n	800e712 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e6e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e6ea:	4a11      	ldr	r2, [pc, #68]	@ (800e730 <LmHandlerPackagesProcess+0x64>)
 800e6ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6f0:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d00d      	beq.n	800e712 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800e6f6:	79fb      	ldrb	r3, [r7, #7]
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	f7ff ff23 	bl	800e544 <LmHandlerPackageIsInitialized>
 800e6fe:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e700:	2b00      	cmp	r3, #0
 800e702:	d006      	beq.n	800e712 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800e704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e708:	4a09      	ldr	r2, [pc, #36]	@ (800e730 <LmHandlerPackagesProcess+0x64>)
 800e70a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e70e:	691b      	ldr	r3, [r3, #16]
 800e710:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e716:	b2db      	uxtb	r3, r3
 800e718:	3301      	adds	r3, #1
 800e71a:	b2db      	uxtb	r3, r3
 800e71c:	71fb      	strb	r3, [r7, #7]
 800e71e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e722:	2b04      	cmp	r3, #4
 800e724:	ddd8      	ble.n	800e6d8 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800e726:	bf00      	nop
 800e728:	bf00      	nop
 800e72a:	3708      	adds	r7, #8
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}
 800e730:	20000a54 	.word	0x20000a54

0800e734 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800e734:	b580      	push	{r7, lr}
 800e736:	b082      	sub	sp, #8
 800e738:	af00      	add	r7, sp, #0
 800e73a:	4603      	mov	r3, r0
 800e73c:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800e73e:	4a09      	ldr	r2, [pc, #36]	@ (800e764 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800e740:	79fb      	ldrb	r3, [r7, #7]
 800e742:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800e744:	4b08      	ldr	r3, [pc, #32]	@ (800e768 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d005      	beq.n	800e75a <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800e74e:	4b06      	ldr	r3, [pc, #24]	@ (800e768 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e754:	79fa      	ldrb	r2, [r7, #7]
 800e756:	4610      	mov	r0, r2
 800e758:	4798      	blx	r3
    }
}
 800e75a:	bf00      	nop
 800e75c:	3708      	adds	r7, #8
 800e75e:	46bd      	mov	sp, r7
 800e760:	bd80      	pop	{r7, pc}
 800e762:	bf00      	nop
 800e764:	20000a68 	.word	0x20000a68
 800e768:	20000a80 	.word	0x20000a80

0800e76c <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b082      	sub	sp, #8
 800e770:	af00      	add	r7, sp, #0
 800e772:	4603      	mov	r3, r0
 800e774:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800e776:	4a09      	ldr	r2, [pc, #36]	@ (800e79c <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800e778:	79fb      	ldrb	r3, [r7, #7]
 800e77a:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800e77c:	4b08      	ldr	r3, [pc, #32]	@ (800e7a0 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e782:	2b00      	cmp	r3, #0
 800e784:	d005      	beq.n	800e792 <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800e786:	4b06      	ldr	r3, [pc, #24]	@ (800e7a0 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e78c:	79fa      	ldrb	r2, [r7, #7]
 800e78e:	4610      	mov	r0, r2
 800e790:	4798      	blx	r3
    }
}
 800e792:	bf00      	nop
 800e794:	3708      	adds	r7, #8
 800e796:	46bd      	mov	sp, r7
 800e798:	bd80      	pop	{r7, pc}
 800e79a:	bf00      	nop
 800e79c:	20000a68 	.word	0x20000a68
 800e7a0:	20000a80 	.word	0x20000a80

0800e7a4 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800e7a4:	b480      	push	{r7}
 800e7a6:	b083      	sub	sp, #12
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	4603      	mov	r3, r0
 800e7ac:	6039      	str	r1, [r7, #0]
 800e7ae:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d102      	bne.n	800e7bc <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800e7b6:	f04f 33ff 	mov.w	r3, #4294967295
 800e7ba:	e00e      	b.n	800e7da <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800e7bc:	79fb      	ldrb	r3, [r7, #7]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d002      	beq.n	800e7c8 <LmHandlerGetVersion+0x24>
 800e7c2:	2b01      	cmp	r3, #1
 800e7c4:	d004      	beq.n	800e7d0 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800e7c6:	e007      	b.n	800e7d8 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	4a06      	ldr	r2, [pc, #24]	@ (800e7e4 <LmHandlerGetVersion+0x40>)
 800e7cc:	601a      	str	r2, [r3, #0]
            break;
 800e7ce:	e003      	b.n	800e7d8 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	4a05      	ldr	r2, [pc, #20]	@ (800e7e8 <LmHandlerGetVersion+0x44>)
 800e7d4:	601a      	str	r2, [r3, #0]
            break;
 800e7d6:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800e7d8:	2300      	movs	r3, #0
}
 800e7da:	4618      	mov	r0, r3
 800e7dc:	370c      	adds	r7, #12
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bc80      	pop	{r7}
 800e7e2:	4770      	bx	lr
 800e7e4:	01000400 	.word	0x01000400
 800e7e8:	02010003 	.word	0x02010003

0800e7ec <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800e7ec:	b580      	push	{r7, lr}
 800e7ee:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800e7f0:	f005 fd84 	bl	80142fc <LoRaMacDeInitialization>
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d101      	bne.n	800e7fe <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	e001      	b.n	800e802 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e7fe:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e802:	4618      	mov	r0, r3
 800e804:	bd80      	pop	{r7, pc}

0800e806 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800e806:	b580      	push	{r7, lr}
 800e808:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800e80a:	f004 fbd3 	bl	8012fb4 <LoRaMacHalt>
 800e80e:	4603      	mov	r3, r0
 800e810:	2b00      	cmp	r3, #0
 800e812:	d101      	bne.n	800e818 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e814:	2300      	movs	r3, #0
 800e816:	e001      	b.n	800e81c <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e818:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e81c:	4618      	mov	r0, r3
 800e81e:	bd80      	pop	{r7, pc}

0800e820 <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b08c      	sub	sp, #48	@ 0x30
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d102      	bne.n	800e834 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e82e:	f04f 33ff 	mov.w	r3, #4294967295
 800e832:	e016      	b.n	800e862 <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800e834:	2321      	movs	r3, #33	@ 0x21
 800e836:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e838:	f107 0308 	add.w	r3, r7, #8
 800e83c:	4618      	mov	r0, r3
 800e83e:	f004 fc81 	bl	8013144 <LoRaMacMibGetRequestConfirm>
 800e842:	4603      	mov	r3, r0
 800e844:	2b00      	cmp	r3, #0
 800e846:	d002      	beq.n	800e84e <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e848:	f04f 33ff 	mov.w	r3, #4294967295
 800e84c:	e009      	b.n	800e862 <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800e84e:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	f993 2000 	ldrsb.w	r2, [r3]
 800e85c:	4b03      	ldr	r3, [pc, #12]	@ (800e86c <LmHandlerGetTxPower+0x4c>)
 800e85e:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800e860:	2300      	movs	r3, #0
}
 800e862:	4618      	mov	r0, r3
 800e864:	3730      	adds	r7, #48	@ 0x30
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
 800e86a:	bf00      	nop
 800e86c:	20000a68 	.word	0x20000a68

0800e870 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b08e      	sub	sp, #56	@ 0x38
 800e874:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800e876:	2300      	movs	r3, #0
 800e878:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800e87c:	2300      	movs	r3, #0
 800e87e:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800e880:	f7ff ffc1 	bl	800e806 <LmHandlerHalt>
 800e884:	4603      	mov	r3, r0
 800e886:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800e88a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d12f      	bne.n	800e8f2 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800e892:	f000 f859 	bl	800e948 <NvmDataMgmtStoreBegin>
 800e896:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800e898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e89a:	f113 0f02 	cmn.w	r3, #2
 800e89e:	d103      	bne.n	800e8a8 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800e8a0:	23f8      	movs	r3, #248	@ 0xf8
 800e8a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e8a6:	e01c      	b.n	800e8e2 <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800e8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d104      	bne.n	800e8b8 <LmHandlerNvmDataStore+0x48>
 800e8ae:	4b1b      	ldr	r3, [pc, #108]	@ (800e91c <LmHandlerNvmDataStore+0xac>)
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	695b      	ldr	r3, [r3, #20]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d103      	bne.n	800e8c0 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e8b8:	23ff      	movs	r3, #255	@ 0xff
 800e8ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e8be:	e010      	b.n	800e8e2 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800e8c0:	2327      	movs	r3, #39	@ 0x27
 800e8c2:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800e8c4:	463b      	mov	r3, r7
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	f004 fc3c 	bl	8013144 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800e8d0:	f44f 63ba 	mov.w	r3, #1488	@ 0x5d0
 800e8d4:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800e8d6:	4b11      	ldr	r3, [pc, #68]	@ (800e91c <LmHandlerNvmDataStore+0xac>)
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	695b      	ldr	r3, [r3, #20]
 800e8dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e8de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e8e0:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800e8e2:	f000 f847 	bl	800e974 <NvmDataMgmtStoreEnd>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d002      	beq.n	800e8f2 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e8ec:	23ff      	movs	r3, #255	@ 0xff
 800e8ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800e8f2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d109      	bne.n	800e90e <LmHandlerNvmDataStore+0x9e>
 800e8fa:	4b08      	ldr	r3, [pc, #32]	@ (800e91c <LmHandlerNvmDataStore+0xac>)
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	69db      	ldr	r3, [r3, #28]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d004      	beq.n	800e90e <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800e904:	4b05      	ldr	r3, [pc, #20]	@ (800e91c <LmHandlerNvmDataStore+0xac>)
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	69db      	ldr	r3, [r3, #28]
 800e90a:	2001      	movs	r0, #1
 800e90c:	4798      	blx	r3
    }

    return lmhStatus;
 800e90e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e912:	4618      	mov	r0, r3
 800e914:	3738      	adds	r7, #56	@ 0x38
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
 800e91a:	bf00      	nop
 800e91c:	20000a80 	.word	0x20000a80

0800e920 <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800e920:	b480      	push	{r7}
 800e922:	b083      	sub	sp, #12
 800e924:	af00      	add	r7, sp, #0
 800e926:	4603      	mov	r3, r0
 800e928:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800e92a:	4b06      	ldr	r3, [pc, #24]	@ (800e944 <NvmDataMgmtEvent+0x24>)
 800e92c:	881a      	ldrh	r2, [r3, #0]
 800e92e:	88fb      	ldrh	r3, [r7, #6]
 800e930:	4313      	orrs	r3, r2
 800e932:	b29a      	uxth	r2, r3
 800e934:	4b03      	ldr	r3, [pc, #12]	@ (800e944 <NvmDataMgmtEvent+0x24>)
 800e936:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800e938:	bf00      	nop
 800e93a:	370c      	adds	r7, #12
 800e93c:	46bd      	mov	sp, r7
 800e93e:	bc80      	pop	{r7}
 800e940:	4770      	bx	lr
 800e942:	bf00      	nop
 800e944:	20000ba8 	.word	0x20000ba8

0800e948 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800e948:	b580      	push	{r7, lr}
 800e94a:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800e94c:	4b08      	ldr	r3, [pc, #32]	@ (800e970 <NvmDataMgmtStoreBegin+0x28>)
 800e94e:	881b      	ldrh	r3, [r3, #0]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d102      	bne.n	800e95a <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800e954:	f06f 0301 	mvn.w	r3, #1
 800e958:	e008      	b.n	800e96c <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800e95a:	f004 fb03 	bl	8012f64 <LoRaMacStop>
 800e95e:	4603      	mov	r3, r0
 800e960:	2b00      	cmp	r3, #0
 800e962:	d002      	beq.n	800e96a <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800e964:	f06f 0302 	mvn.w	r3, #2
 800e968:	e000      	b.n	800e96c <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800e96a:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	bd80      	pop	{r7, pc}
 800e970:	20000ba8 	.word	0x20000ba8

0800e974 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800e974:	b580      	push	{r7, lr}
 800e976:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800e978:	4b03      	ldr	r3, [pc, #12]	@ (800e988 <NvmDataMgmtStoreEnd+0x14>)
 800e97a:	2200      	movs	r2, #0
 800e97c:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800e97e:	f004 fae3 	bl	8012f48 <LoRaMacStart>
    return NVM_DATA_OK;
 800e982:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e984:	4618      	mov	r0, r3
 800e986:	bd80      	pop	{r7, pc}
 800e988:	20000ba8 	.word	0x20000ba8

0800e98c <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800e990:	2220      	movs	r2, #32
 800e992:	2100      	movs	r1, #0
 800e994:	4802      	ldr	r0, [pc, #8]	@ (800e9a0 <ClassBStatusReset+0x14>)
 800e996:	f00a f8bf 	bl	8018b18 <memset1>
}
 800e99a:	bf00      	nop
 800e99c:	bd80      	pop	{r7, pc}
 800e99e:	bf00      	nop
 800e9a0:	20000bc0 	.word	0x20000bc0

0800e9a4 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800e9a8:	4b02      	ldr	r3, [pc, #8]	@ (800e9b4 <LmhpCompliancePackageFactory+0x10>)
}
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	bc80      	pop	{r7}
 800e9b0:	4770      	bx	lr
 800e9b2:	bf00      	nop
 800e9b4:	200000ec 	.word	0x200000ec

0800e9b8 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800e9b8:	b580      	push	{r7, lr}
 800e9ba:	b086      	sub	sp, #24
 800e9bc:	af02      	add	r7, sp, #8
 800e9be:	60f8      	str	r0, [r7, #12]
 800e9c0:	60b9      	str	r1, [r7, #8]
 800e9c2:	4613      	mov	r3, r2
 800e9c4:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d018      	beq.n	800e9fe <LmhpComplianceInit+0x46>
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d015      	beq.n	800e9fe <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800e9d2:	4a19      	ldr	r2, [pc, #100]	@ (800ea38 <LmhpComplianceInit+0x80>)
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800e9d8:	4a18      	ldr	r2, [pc, #96]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800e9da:	68bb      	ldr	r3, [r7, #8]
 800e9dc:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800e9de:	4a17      	ldr	r2, [pc, #92]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800e9e0:	79fb      	ldrb	r3, [r7, #7]
 800e9e2:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800e9e4:	4b15      	ldr	r3, [pc, #84]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800e9e6:	2201      	movs	r2, #1
 800e9e8:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	9300      	str	r3, [sp, #0]
 800e9ee:	4b14      	ldr	r3, [pc, #80]	@ (800ea40 <LmhpComplianceInit+0x88>)
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	f04f 31ff 	mov.w	r1, #4294967295
 800e9f6:	4813      	ldr	r0, [pc, #76]	@ (800ea44 <LmhpComplianceInit+0x8c>)
 800e9f8:	f00e f902 	bl	801cc00 <UTIL_TIMER_Create>
 800e9fc:	e005      	b.n	800ea0a <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800e9fe:	4b0e      	ldr	r3, [pc, #56]	@ (800ea38 <LmhpComplianceInit+0x80>)
 800ea00:	2200      	movs	r2, #0
 800ea02:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800ea04:	4b0d      	ldr	r3, [pc, #52]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800ea06:	2200      	movs	r2, #0
 800ea08:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800ea0a:	4b0c      	ldr	r3, [pc, #48]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800ea10:	f7ff ffbc 	bl	800e98c <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800ea14:	4b09      	ldr	r3, [pc, #36]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800ea16:	2200      	movs	r2, #0
 800ea18:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800ea1a:	4b08      	ldr	r3, [pc, #32]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800ea20:	4b06      	ldr	r3, [pc, #24]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800ea22:	2200      	movs	r2, #0
 800ea24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800ea28:	4b04      	ldr	r3, [pc, #16]	@ (800ea3c <LmhpComplianceInit+0x84>)
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800ea30:	bf00      	nop
 800ea32:	3710      	adds	r7, #16
 800ea34:	46bd      	mov	sp, r7
 800ea36:	bd80      	pop	{r7, pc}
 800ea38:	20000be4 	.word	0x20000be4
 800ea3c:	20000bac 	.word	0x20000bac
 800ea40:	0800f341 	.word	0x0800f341
 800ea44:	20000be8 	.word	0x20000be8

0800ea48 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800ea48:	b480      	push	{r7}
 800ea4a:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800ea4c:	4b02      	ldr	r3, [pc, #8]	@ (800ea58 <LmhpComplianceIsInitialized+0x10>)
 800ea4e:	781b      	ldrb	r3, [r3, #0]
}
 800ea50:	4618      	mov	r0, r3
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bc80      	pop	{r7}
 800ea56:	4770      	bx	lr
 800ea58:	20000bac 	.word	0x20000bac

0800ea5c <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800ea60:	4b02      	ldr	r3, [pc, #8]	@ (800ea6c <LmhpComplianceIsTxPending+0x10>)
 800ea62:	785b      	ldrb	r3, [r3, #1]
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bc80      	pop	{r7}
 800ea6a:	4770      	bx	lr
 800ea6c:	20000bac 	.word	0x20000bac

0800ea70 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800ea70:	b590      	push	{r4, r7, lr}
 800ea72:	b085      	sub	sp, #20
 800ea74:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800ea76:	4b33      	ldr	r3, [pc, #204]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800ea78:	785b      	ldrb	r3, [r3, #1]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d03e      	beq.n	800eafc <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800ea7e:	f00e fa7d 	bl	801cf7c <UTIL_TIMER_GetCurrentTime>
 800ea82:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800ea84:	4b2f      	ldr	r3, [pc, #188]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800ea86:	685c      	ldr	r4, [r3, #4]
 800ea88:	f7ff f8ba 	bl	800dc00 <LmHandlerGetDutyCycleWaitTime>
 800ea8c:	4603      	mov	r3, r0
 800ea8e:	4423      	add	r3, r4
 800ea90:	68fa      	ldr	r2, [r7, #12]
 800ea92:	429a      	cmp	r2, r3
 800ea94:	d941      	bls.n	800eb1a <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800ea96:	4b2b      	ldr	r3, [pc, #172]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800ea98:	7a9b      	ldrb	r3, [r3, #10]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d03d      	beq.n	800eb1a <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800ea9e:	23e0      	movs	r3, #224	@ 0xe0
 800eaa0:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800eaa2:	4b28      	ldr	r3, [pc, #160]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eaa4:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800eaa6:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800eaa8:	4b26      	ldr	r3, [pc, #152]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eaaa:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800eaac:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800eaae:	23ff      	movs	r3, #255	@ 0xff
 800eab0:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800eab2:	4b24      	ldr	r3, [pc, #144]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eab4:	7a19      	ldrb	r1, [r3, #8]
 800eab6:	463b      	mov	r3, r7
 800eab8:	2201      	movs	r2, #1
 800eaba:	4618      	mov	r0, r3
 800eabc:	f7ff f968 	bl	800dd90 <LmHandlerSend>
 800eac0:	4603      	mov	r3, r0
 800eac2:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800eac4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d004      	beq.n	800ead6 <LmhpComplianceProcess+0x66>
 800eacc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ead0:	f113 0f07 	cmn.w	r3, #7
 800ead4:	d106      	bne.n	800eae4 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800ead6:	4b1b      	ldr	r3, [pc, #108]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800ead8:	2200      	movs	r2, #0
 800eada:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800eadc:	4b19      	ldr	r3, [pc, #100]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eade:	2200      	movs	r2, #0
 800eae0:	729a      	strb	r2, [r3, #10]
 800eae2:	e007      	b.n	800eaf4 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800eae4:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800eae8:	4817      	ldr	r0, [pc, #92]	@ (800eb48 <LmhpComplianceProcess+0xd8>)
 800eaea:	f00e f99d 	bl	801ce28 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800eaee:	4816      	ldr	r0, [pc, #88]	@ (800eb48 <LmhpComplianceProcess+0xd8>)
 800eaf0:	f00e f8bc 	bl	801cc6c <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800eaf4:	4a13      	ldr	r2, [pc, #76]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	6053      	str	r3, [r2, #4]
 800eafa:	e00e      	b.n	800eb1a <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800eafc:	4b11      	ldr	r3, [pc, #68]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eafe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d009      	beq.n	800eb1a <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800eb06:	4b0f      	ldr	r3, [pc, #60]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eb08:	2200      	movs	r2, #0
 800eb0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800eb0e:	4b0d      	ldr	r3, [pc, #52]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eb10:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800eb14:	4618      	mov	r0, r3
 800eb16:	f7ff fa31 	bl	800df7c <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800eb1a:	4b0a      	ldr	r3, [pc, #40]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eb1c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d00a      	beq.n	800eb3a <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800eb24:	4b07      	ldr	r3, [pc, #28]	@ (800eb44 <LmhpComplianceProcess+0xd4>)
 800eb26:	2200      	movs	r2, #0
 800eb28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800eb2c:	4b07      	ldr	r3, [pc, #28]	@ (800eb4c <LmhpComplianceProcess+0xdc>)
 800eb2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d002      	beq.n	800eb3a <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800eb34:	4b05      	ldr	r3, [pc, #20]	@ (800eb4c <LmhpComplianceProcess+0xdc>)
 800eb36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb38:	4798      	blx	r3
        }
    }
}
 800eb3a:	bf00      	nop
 800eb3c:	3714      	adds	r7, #20
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	bd90      	pop	{r4, r7, pc}
 800eb42:	bf00      	nop
 800eb44:	20000bac 	.word	0x20000bac
 800eb48:	20000be8 	.word	0x20000be8
 800eb4c:	200000ec 	.word	0x200000ec

0800eb50 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800eb50:	b5b0      	push	{r4, r5, r7, lr}
 800eb52:	b0a4      	sub	sp, #144	@ 0x90
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800eb5e:	4bd0      	ldr	r3, [pc, #832]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	f083 0301 	eor.w	r3, r3, #1
 800eb66:	b2db      	uxtb	r3, r3
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	f040 83bf 	bne.w	800f2ec <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	78db      	ldrb	r3, [r3, #3]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d103      	bne.n	800eb7e <LmhpComplianceOnMcpsIndication+0x2e>
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	7b9b      	ldrb	r3, [r3, #14]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d005      	beq.n	800eb8a <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800eb7e:	4bc8      	ldr	r3, [pc, #800]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800eb80:	8a1b      	ldrh	r3, [r3, #16]
 800eb82:	3301      	adds	r3, #1
 800eb84:	b29a      	uxth	r2, r3
 800eb86:	4bc6      	ldr	r3, [pc, #792]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800eb88:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	7b5b      	ldrb	r3, [r3, #13]
 800eb8e:	f083 0301 	eor.w	r3, r3, #1
 800eb92:	b2db      	uxtb	r3, r3
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	f040 83ab 	bne.w	800f2f0 <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	78db      	ldrb	r3, [r3, #3]
 800eb9e:	2be0      	cmp	r3, #224	@ 0xe0
 800eba0:	f040 83a8 	bne.w	800f2f4 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800eba4:	4bbe      	ldr	r3, [pc, #760]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800eba6:	2200      	movs	r2, #0
 800eba8:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	689a      	ldr	r2, [r3, #8]
 800ebae:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ebb2:	1c59      	adds	r1, r3, #1
 800ebb4:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ebb8:	4413      	add	r3, r2
 800ebba:	781b      	ldrb	r3, [r3, #0]
 800ebbc:	2b7f      	cmp	r3, #127	@ 0x7f
 800ebbe:	f200 8372 	bhi.w	800f2a6 <LmhpComplianceOnMcpsIndication+0x756>
 800ebc2:	a201      	add	r2, pc, #4	@ (adr r2, 800ebc8 <LmhpComplianceOnMcpsIndication+0x78>)
 800ebc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebc8:	0800edc9 	.word	0x0800edc9
 800ebcc:	0800ee0d 	.word	0x0800ee0d
 800ebd0:	0800ee17 	.word	0x0800ee17
 800ebd4:	0800ee2d 	.word	0x0800ee2d
 800ebd8:	0800ee4f 	.word	0x0800ee4f
 800ebdc:	0800ee7d 	.word	0x0800ee7d
 800ebe0:	0800eea9 	.word	0x0800eea9
 800ebe4:	0800ef07 	.word	0x0800ef07
 800ebe8:	0800ef5f 	.word	0x0800ef5f
 800ebec:	0800efcb 	.word	0x0800efcb
 800ebf0:	0800f01b 	.word	0x0800f01b
 800ebf4:	0800f2a7 	.word	0x0800f2a7
 800ebf8:	0800f2a7 	.word	0x0800f2a7
 800ebfc:	0800f2a7 	.word	0x0800f2a7
 800ec00:	0800f2a7 	.word	0x0800f2a7
 800ec04:	0800f2a7 	.word	0x0800f2a7
 800ec08:	0800f2a7 	.word	0x0800f2a7
 800ec0c:	0800f2a7 	.word	0x0800f2a7
 800ec10:	0800f2a7 	.word	0x0800f2a7
 800ec14:	0800f2a7 	.word	0x0800f2a7
 800ec18:	0800f2a7 	.word	0x0800f2a7
 800ec1c:	0800f2a7 	.word	0x0800f2a7
 800ec20:	0800f2a7 	.word	0x0800f2a7
 800ec24:	0800f2a7 	.word	0x0800f2a7
 800ec28:	0800f2a7 	.word	0x0800f2a7
 800ec2c:	0800f2a7 	.word	0x0800f2a7
 800ec30:	0800f2a7 	.word	0x0800f2a7
 800ec34:	0800f2a7 	.word	0x0800f2a7
 800ec38:	0800f2a7 	.word	0x0800f2a7
 800ec3c:	0800f2a7 	.word	0x0800f2a7
 800ec40:	0800f2a7 	.word	0x0800f2a7
 800ec44:	0800f2a7 	.word	0x0800f2a7
 800ec48:	0800f023 	.word	0x0800f023
 800ec4c:	0800f035 	.word	0x0800f035
 800ec50:	0800f03d 	.word	0x0800f03d
 800ec54:	0800f2a7 	.word	0x0800f2a7
 800ec58:	0800f2a7 	.word	0x0800f2a7
 800ec5c:	0800f2a7 	.word	0x0800f2a7
 800ec60:	0800f2a7 	.word	0x0800f2a7
 800ec64:	0800f2a7 	.word	0x0800f2a7
 800ec68:	0800f2a7 	.word	0x0800f2a7
 800ec6c:	0800f2a7 	.word	0x0800f2a7
 800ec70:	0800f2a7 	.word	0x0800f2a7
 800ec74:	0800f2a7 	.word	0x0800f2a7
 800ec78:	0800f2a7 	.word	0x0800f2a7
 800ec7c:	0800f2a7 	.word	0x0800f2a7
 800ec80:	0800f2a7 	.word	0x0800f2a7
 800ec84:	0800f2a7 	.word	0x0800f2a7
 800ec88:	0800f2a7 	.word	0x0800f2a7
 800ec8c:	0800f2a7 	.word	0x0800f2a7
 800ec90:	0800f2a7 	.word	0x0800f2a7
 800ec94:	0800f2a7 	.word	0x0800f2a7
 800ec98:	0800f2a7 	.word	0x0800f2a7
 800ec9c:	0800f2a7 	.word	0x0800f2a7
 800eca0:	0800f2a7 	.word	0x0800f2a7
 800eca4:	0800f2a7 	.word	0x0800f2a7
 800eca8:	0800f2a7 	.word	0x0800f2a7
 800ecac:	0800f2a7 	.word	0x0800f2a7
 800ecb0:	0800f2a7 	.word	0x0800f2a7
 800ecb4:	0800f2a7 	.word	0x0800f2a7
 800ecb8:	0800f2a7 	.word	0x0800f2a7
 800ecbc:	0800f2a7 	.word	0x0800f2a7
 800ecc0:	0800f2a7 	.word	0x0800f2a7
 800ecc4:	0800f2a7 	.word	0x0800f2a7
 800ecc8:	0800f2a7 	.word	0x0800f2a7
 800eccc:	0800f2a7 	.word	0x0800f2a7
 800ecd0:	0800f2a7 	.word	0x0800f2a7
 800ecd4:	0800f2a7 	.word	0x0800f2a7
 800ecd8:	0800f2a7 	.word	0x0800f2a7
 800ecdc:	0800f2a7 	.word	0x0800f2a7
 800ece0:	0800f2a7 	.word	0x0800f2a7
 800ece4:	0800f2a7 	.word	0x0800f2a7
 800ece8:	0800f2a7 	.word	0x0800f2a7
 800ecec:	0800f2a7 	.word	0x0800f2a7
 800ecf0:	0800f2a7 	.word	0x0800f2a7
 800ecf4:	0800f2a7 	.word	0x0800f2a7
 800ecf8:	0800f2a7 	.word	0x0800f2a7
 800ecfc:	0800f2a7 	.word	0x0800f2a7
 800ed00:	0800f2a7 	.word	0x0800f2a7
 800ed04:	0800f2a7 	.word	0x0800f2a7
 800ed08:	0800f2a7 	.word	0x0800f2a7
 800ed0c:	0800f2a7 	.word	0x0800f2a7
 800ed10:	0800f2a7 	.word	0x0800f2a7
 800ed14:	0800f2a7 	.word	0x0800f2a7
 800ed18:	0800f2a7 	.word	0x0800f2a7
 800ed1c:	0800f2a7 	.word	0x0800f2a7
 800ed20:	0800f2a7 	.word	0x0800f2a7
 800ed24:	0800f2a7 	.word	0x0800f2a7
 800ed28:	0800f2a7 	.word	0x0800f2a7
 800ed2c:	0800f2a7 	.word	0x0800f2a7
 800ed30:	0800f2a7 	.word	0x0800f2a7
 800ed34:	0800f2a7 	.word	0x0800f2a7
 800ed38:	0800f2a7 	.word	0x0800f2a7
 800ed3c:	0800f2a7 	.word	0x0800f2a7
 800ed40:	0800f2a7 	.word	0x0800f2a7
 800ed44:	0800f2a7 	.word	0x0800f2a7
 800ed48:	0800f2a7 	.word	0x0800f2a7
 800ed4c:	0800f2a7 	.word	0x0800f2a7
 800ed50:	0800f2a7 	.word	0x0800f2a7
 800ed54:	0800f2a7 	.word	0x0800f2a7
 800ed58:	0800f2a7 	.word	0x0800f2a7
 800ed5c:	0800f2a7 	.word	0x0800f2a7
 800ed60:	0800f2a7 	.word	0x0800f2a7
 800ed64:	0800f2a7 	.word	0x0800f2a7
 800ed68:	0800f2a7 	.word	0x0800f2a7
 800ed6c:	0800f2a7 	.word	0x0800f2a7
 800ed70:	0800f2a7 	.word	0x0800f2a7
 800ed74:	0800f2a7 	.word	0x0800f2a7
 800ed78:	0800f2a7 	.word	0x0800f2a7
 800ed7c:	0800f2a7 	.word	0x0800f2a7
 800ed80:	0800f2a7 	.word	0x0800f2a7
 800ed84:	0800f2a7 	.word	0x0800f2a7
 800ed88:	0800f2a7 	.word	0x0800f2a7
 800ed8c:	0800f2a7 	.word	0x0800f2a7
 800ed90:	0800f2a7 	.word	0x0800f2a7
 800ed94:	0800f2a7 	.word	0x0800f2a7
 800ed98:	0800f2a7 	.word	0x0800f2a7
 800ed9c:	0800f2a7 	.word	0x0800f2a7
 800eda0:	0800f2a7 	.word	0x0800f2a7
 800eda4:	0800f2a7 	.word	0x0800f2a7
 800eda8:	0800f2a7 	.word	0x0800f2a7
 800edac:	0800f2a7 	.word	0x0800f2a7
 800edb0:	0800f2a7 	.word	0x0800f2a7
 800edb4:	0800f2a7 	.word	0x0800f2a7
 800edb8:	0800f2a7 	.word	0x0800f2a7
 800edbc:	0800f06f 	.word	0x0800f06f
 800edc0:	0800f121 	.word	0x0800f121
 800edc4:	0800f151 	.word	0x0800f151
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800edc8:	4b35      	ldr	r3, [pc, #212]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800edca:	68da      	ldr	r2, [r3, #12]
 800edcc:	4b34      	ldr	r3, [pc, #208]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800edce:	7a9b      	ldrb	r3, [r3, #10]
 800edd0:	1c59      	adds	r1, r3, #1
 800edd2:	b2c8      	uxtb	r0, r1
 800edd4:	4932      	ldr	r1, [pc, #200]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800edd6:	7288      	strb	r0, [r1, #10]
 800edd8:	4413      	add	r3, r2
 800edda:	2200      	movs	r2, #0
 800eddc:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800edde:	4b30      	ldr	r3, [pc, #192]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800ede0:	68da      	ldr	r2, [r3, #12]
 800ede2:	4b2f      	ldr	r3, [pc, #188]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800ede4:	7a9b      	ldrb	r3, [r3, #10]
 800ede6:	1c59      	adds	r1, r3, #1
 800ede8:	b2c8      	uxtb	r0, r1
 800edea:	492d      	ldr	r1, [pc, #180]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800edec:	7288      	strb	r0, [r1, #10]
 800edee:	4413      	add	r3, r2
 800edf0:	2206      	movs	r2, #6
 800edf2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800edf4:	4b2a      	ldr	r3, [pc, #168]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800edf6:	68da      	ldr	r2, [r3, #12]
 800edf8:	4b29      	ldr	r3, [pc, #164]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800edfa:	7a9b      	ldrb	r3, [r3, #10]
 800edfc:	1c59      	adds	r1, r3, #1
 800edfe:	b2c8      	uxtb	r0, r1
 800ee00:	4927      	ldr	r1, [pc, #156]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800ee02:	7288      	strb	r0, [r1, #10]
 800ee04:	4413      	add	r3, r2
 800ee06:	2201      	movs	r2, #1
 800ee08:	701a      	strb	r2, [r3, #0]
                break;
 800ee0a:	e257      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800ee0c:	4b24      	ldr	r3, [pc, #144]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800ee0e:	2201      	movs	r2, #1
 800ee10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800ee14:	e252      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800ee16:	4b23      	ldr	r3, [pc, #140]	@ (800eea4 <LmhpComplianceOnMcpsIndication+0x354>)
 800ee18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	f000 8245 	beq.w	800f2aa <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800ee20:	4b20      	ldr	r3, [pc, #128]	@ (800eea4 <LmhpComplianceOnMcpsIndication+0x354>)
 800ee22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee24:	2101      	movs	r1, #1
 800ee26:	2002      	movs	r0, #2
 800ee28:	4798      	blx	r3
                }
                break;
 800ee2a:	e23e      	b.n	800f2aa <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	689a      	ldr	r2, [r3, #8]
 800ee30:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ee34:	1c59      	adds	r1, r3, #1
 800ee36:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ee3a:	4413      	add	r3, r2
 800ee3c:	781a      	ldrb	r2, [r3, #0]
 800ee3e:	4b18      	ldr	r3, [pc, #96]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800ee40:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800ee44:	4b16      	ldr	r3, [pc, #88]	@ (800eea0 <LmhpComplianceOnMcpsIndication+0x350>)
 800ee46:	2201      	movs	r2, #1
 800ee48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800ee4c:	e236      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800ee4e:	2304      	movs	r3, #4
 800ee50:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	689a      	ldr	r2, [r3, #8]
 800ee56:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ee5a:	1c59      	adds	r1, r3, #1
 800ee5c:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ee60:	4413      	add	r3, r2
 800ee62:	781b      	ldrb	r3, [r3, #0]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	bf14      	ite	ne
 800ee68:	2301      	movne	r3, #1
 800ee6a:	2300      	moveq	r3, #0
 800ee6c:	b2db      	uxtb	r3, r3
 800ee6e:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800ee70:	f107 0308 	add.w	r3, r7, #8
 800ee74:	4618      	mov	r0, r3
 800ee76:	f004 fb3d 	bl	80134f4 <LoRaMacMibSetRequestConfirm>
                break;
 800ee7a:	e21f      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	689a      	ldr	r2, [r3, #8]
 800ee80:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ee84:	1c59      	adds	r1, r3, #1
 800ee86:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ee8a:	4413      	add	r3, r2
 800ee8c:	781b      	ldrb	r3, [r3, #0]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	bf14      	ite	ne
 800ee92:	2301      	movne	r3, #1
 800ee94:	2300      	moveq	r3, #0
 800ee96:	b2db      	uxtb	r3, r3
 800ee98:	4618      	mov	r0, r3
 800ee9a:	f005 fa09 	bl	80142b0 <LoRaMacTestSetDutyCycleOn>
                break;
 800ee9e:	e20d      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
 800eea0:	20000bac 	.word	0x20000bac
 800eea4:	200000ec 	.word	0x200000ec
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800eea8:	4ba5      	ldr	r3, [pc, #660]	@ (800f140 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800eeaa:	f107 0408 	add.w	r4, r7, #8
 800eeae:	461d      	mov	r5, r3
 800eeb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800eeb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800eeb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800eeb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800eeb8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800eebc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	689a      	ldr	r2, [r3, #8]
 800eec4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eec8:	1c59      	adds	r1, r3, #1
 800eeca:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800eece:	4413      	add	r3, r2
 800eed0:	781b      	ldrb	r3, [r3, #0]
 800eed2:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800eed6:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800eeda:	2b0a      	cmp	r3, #10
 800eedc:	f200 81e7 	bhi.w	800f2ae <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800eee0:	4b98      	ldr	r3, [pc, #608]	@ (800f144 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	685b      	ldr	r3, [r3, #4]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	f000 81e1 	beq.w	800f2ae <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800eeec:	4b95      	ldr	r3, [pc, #596]	@ (800f144 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	685a      	ldr	r2, [r3, #4]
 800eef2:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800eef6:	009b      	lsls	r3, r3, #2
 800eef8:	3390      	adds	r3, #144	@ 0x90
 800eefa:	443b      	add	r3, r7
 800eefc:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800ef00:	4618      	mov	r0, r3
 800ef02:	4790      	blx	r2
                    }
                }
                break;
 800ef04:	e1d3      	b.n	800f2ae <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	689a      	ldr	r2, [r3, #8]
 800ef0a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef0e:	1c59      	adds	r1, r3, #1
 800ef10:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ef14:	4413      	add	r3, r2
 800ef16:	781b      	ldrb	r3, [r3, #0]
 800ef18:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800ef1c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ef20:	2b01      	cmp	r3, #1
 800ef22:	d004      	beq.n	800ef2e <LmhpComplianceOnMcpsIndication+0x3de>
 800ef24:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ef28:	2b02      	cmp	r3, #2
 800ef2a:	f040 81c2 	bne.w	800f2b2 <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800ef2e:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ef32:	2b01      	cmp	r3, #1
 800ef34:	bf14      	ite	ne
 800ef36:	2301      	movne	r3, #1
 800ef38:	2300      	moveq	r3, #0
 800ef3a:	b2db      	uxtb	r3, r3
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	4b82      	ldr	r3, [pc, #520]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef40:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800ef42:	4b80      	ldr	r3, [pc, #512]	@ (800f144 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	689b      	ldr	r3, [r3, #8]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	f000 81b2 	beq.w	800f2b2 <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800ef4e:	4b7d      	ldr	r3, [pc, #500]	@ (800f144 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	689b      	ldr	r3, [r3, #8]
 800ef54:	4a7c      	ldr	r2, [pc, #496]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef56:	7a12      	ldrb	r2, [r2, #8]
 800ef58:	4610      	mov	r0, r2
 800ef5a:	4798      	blx	r3
                    }
                }
                break;
 800ef5c:	e1a9      	b.n	800f2b2 <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800ef5e:	4b7a      	ldr	r3, [pc, #488]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef60:	68da      	ldr	r2, [r3, #12]
 800ef62:	4b79      	ldr	r3, [pc, #484]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef64:	7a9b      	ldrb	r3, [r3, #10]
 800ef66:	1c59      	adds	r1, r3, #1
 800ef68:	b2c8      	uxtb	r0, r1
 800ef6a:	4977      	ldr	r1, [pc, #476]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef6c:	7288      	strb	r0, [r1, #10]
 800ef6e:	4413      	add	r3, r2
 800ef70:	2208      	movs	r2, #8
 800ef72:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800ef74:	2301      	movs	r3, #1
 800ef76:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800ef7a:	e019      	b.n	800efb0 <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	689a      	ldr	r2, [r3, #8]
 800ef80:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ef84:	1c59      	adds	r1, r3, #1
 800ef86:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ef8a:	4413      	add	r3, r2
 800ef8c:	781a      	ldrb	r2, [r3, #0]
 800ef8e:	4b6e      	ldr	r3, [pc, #440]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef90:	68d9      	ldr	r1, [r3, #12]
 800ef92:	4b6d      	ldr	r3, [pc, #436]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef94:	7a9b      	ldrb	r3, [r3, #10]
 800ef96:	1c58      	adds	r0, r3, #1
 800ef98:	b2c4      	uxtb	r4, r0
 800ef9a:	486b      	ldr	r0, [pc, #428]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ef9c:	7284      	strb	r4, [r0, #10]
 800ef9e:	440b      	add	r3, r1
 800efa0:	3201      	adds	r2, #1
 800efa2:	b2d2      	uxtb	r2, r2
 800efa4:	701a      	strb	r2, [r3, #0]
                     i++ )
 800efa6:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800efaa:	3301      	adds	r3, #1
 800efac:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800efb0:	4b65      	ldr	r3, [pc, #404]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efb2:	7a5a      	ldrb	r2, [r3, #9]
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	7b1b      	ldrb	r3, [r3, #12]
 800efb8:	4293      	cmp	r3, r2
 800efba:	bf28      	it	cs
 800efbc:	4613      	movcs	r3, r2
 800efbe:	b2db      	uxtb	r3, r3
 800efc0:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800efc4:	429a      	cmp	r2, r3
 800efc6:	d3d9      	bcc.n	800ef7c <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800efc8:	e178      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800efca:	4b5f      	ldr	r3, [pc, #380]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efcc:	68da      	ldr	r2, [r3, #12]
 800efce:	4b5e      	ldr	r3, [pc, #376]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efd0:	7a9b      	ldrb	r3, [r3, #10]
 800efd2:	1c59      	adds	r1, r3, #1
 800efd4:	b2c8      	uxtb	r0, r1
 800efd6:	495c      	ldr	r1, [pc, #368]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efd8:	7288      	strb	r0, [r1, #10]
 800efda:	4413      	add	r3, r2
 800efdc:	2209      	movs	r2, #9
 800efde:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800efe0:	4b59      	ldr	r3, [pc, #356]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efe2:	8a18      	ldrh	r0, [r3, #16]
 800efe4:	4b58      	ldr	r3, [pc, #352]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efe6:	68da      	ldr	r2, [r3, #12]
 800efe8:	4b57      	ldr	r3, [pc, #348]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800efea:	7a9b      	ldrb	r3, [r3, #10]
 800efec:	1c59      	adds	r1, r3, #1
 800efee:	b2cc      	uxtb	r4, r1
 800eff0:	4955      	ldr	r1, [pc, #340]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eff2:	728c      	strb	r4, [r1, #10]
 800eff4:	4413      	add	r3, r2
 800eff6:	b2c2      	uxtb	r2, r0
 800eff8:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800effa:	4b53      	ldr	r3, [pc, #332]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800effc:	8a1b      	ldrh	r3, [r3, #16]
 800effe:	0a1b      	lsrs	r3, r3, #8
 800f000:	b298      	uxth	r0, r3
 800f002:	4b51      	ldr	r3, [pc, #324]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f004:	68da      	ldr	r2, [r3, #12]
 800f006:	4b50      	ldr	r3, [pc, #320]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f008:	7a9b      	ldrb	r3, [r3, #10]
 800f00a:	1c59      	adds	r1, r3, #1
 800f00c:	b2cc      	uxtb	r4, r1
 800f00e:	494e      	ldr	r1, [pc, #312]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f010:	728c      	strb	r4, [r1, #10]
 800f012:	4413      	add	r3, r2
 800f014:	b2c2      	uxtb	r2, r0
 800f016:	701a      	strb	r2, [r3, #0]
                break;
 800f018:	e150      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800f01a:	4b4b      	ldr	r3, [pc, #300]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f01c:	2200      	movs	r2, #0
 800f01e:	821a      	strh	r2, [r3, #16]
                break;
 800f020:	e14c      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800f022:	2305      	movs	r3, #5
 800f024:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800f028:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800f02c:	4618      	mov	r0, r3
 800f02e:	f004 fe63 	bl	8013cf8 <LoRaMacMlmeRequest>
                break;
 800f032:	e143      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800f034:	4b45      	ldr	r3, [pc, #276]	@ (800f14c <LmhpComplianceOnMcpsIndication+0x5fc>)
 800f036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f038:	4798      	blx	r3
                break;
 800f03a:	e13f      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	689a      	ldr	r2, [r3, #8]
 800f040:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f044:	1c59      	adds	r1, r3, #1
 800f046:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f04a:	4413      	add	r3, r2
 800f04c:	781a      	ldrb	r2, [r3, #0]
 800f04e:	4b3e      	ldr	r3, [pc, #248]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f050:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800f052:	4b3c      	ldr	r3, [pc, #240]	@ (800f144 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	68db      	ldr	r3, [r3, #12]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	f000 812c 	beq.w	800f2b6 <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800f05e:	4b39      	ldr	r3, [pc, #228]	@ (800f144 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	68db      	ldr	r3, [r3, #12]
 800f064:	4a38      	ldr	r2, [pc, #224]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f066:	7d52      	ldrb	r2, [r2, #21]
 800f068:	4610      	mov	r0, r2
 800f06a:	4798      	blx	r3
                }
                break;
 800f06c:	e123      	b.n	800f2b6 <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	7b1b      	ldrb	r3, [r3, #12]
 800f072:	2b07      	cmp	r3, #7
 800f074:	f040 8121 	bne.w	800f2ba <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800f078:	2306      	movs	r3, #6
 800f07a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	689a      	ldr	r2, [r3, #8]
 800f082:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f086:	4413      	add	r3, r2
 800f088:	781b      	ldrb	r3, [r3, #0]
 800f08a:	b21a      	sxth	r2, r3
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	6899      	ldr	r1, [r3, #8]
 800f090:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f094:	3301      	adds	r3, #1
 800f096:	440b      	add	r3, r1
 800f098:	781b      	ldrb	r3, [r3, #0]
 800f09a:	b21b      	sxth	r3, r3
 800f09c:	021b      	lsls	r3, r3, #8
 800f09e:	b21b      	sxth	r3, r3
 800f0a0:	4313      	orrs	r3, r2
 800f0a2:	b21b      	sxth	r3, r3
 800f0a4:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800f0a6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800f0aa:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f0ae:	3302      	adds	r3, #2
 800f0b0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	689a      	ldr	r2, [r3, #8]
 800f0b8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f0bc:	4413      	add	r3, r2
 800f0be:	781b      	ldrb	r3, [r3, #0]
 800f0c0:	4619      	mov	r1, r3
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	689a      	ldr	r2, [r3, #8]
 800f0c6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f0ca:	3301      	adds	r3, #1
 800f0cc:	4413      	add	r3, r2
 800f0ce:	781b      	ldrb	r3, [r3, #0]
 800f0d0:	021b      	lsls	r3, r3, #8
 800f0d2:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	6899      	ldr	r1, [r3, #8]
 800f0da:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f0de:	3302      	adds	r3, #2
 800f0e0:	440b      	add	r3, r1
 800f0e2:	781b      	ldrb	r3, [r3, #0]
 800f0e4:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800f0e6:	4313      	orrs	r3, r2
 800f0e8:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800f0ea:	2364      	movs	r3, #100	@ 0x64
 800f0ec:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800f0f0:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800f0f2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f0f6:	3303      	adds	r3, #3
 800f0f8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	689a      	ldr	r2, [r3, #8]
 800f100:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f104:	1c59      	adds	r1, r3, #1
 800f106:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f10a:	4413      	add	r3, r2
 800f10c:	781b      	ldrb	r3, [r3, #0]
 800f10e:	b25b      	sxtb	r3, r3
 800f110:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800f114:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f118:	4618      	mov	r0, r3
 800f11a:	f004 fded 	bl	8013cf8 <LoRaMacMlmeRequest>
                }
                break;
 800f11e:	e0cc      	b.n	800f2ba <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800f120:	233b      	movs	r3, #59	@ 0x3b
 800f122:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800f126:	2300      	movs	r3, #0
 800f128:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800f12c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800f130:	4618      	mov	r0, r3
 800f132:	f004 f9df 	bl	80134f4 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800f136:	4b04      	ldr	r3, [pc, #16]	@ (800f148 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f138:	2201      	movs	r2, #1
 800f13a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800f13e:	e0bd      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
 800f140:	08021360 	.word	0x08021360
 800f144:	20000be4 	.word	0x20000be4
 800f148:	20000bac 	.word	0x20000bac
 800f14c:	200000ec 	.word	0x200000ec
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800f150:	232a      	movs	r3, #42	@ 0x2a
 800f152:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800f154:	f107 0308 	add.w	r3, r7, #8
 800f158:	4618      	mov	r0, r3
 800f15a:	f003 fff3 	bl	8013144 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800f162:	693b      	ldr	r3, [r7, #16]
 800f164:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800f166:	4b65      	ldr	r3, [pc, #404]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f168:	68da      	ldr	r2, [r3, #12]
 800f16a:	4b64      	ldr	r3, [pc, #400]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f16c:	7a9b      	ldrb	r3, [r3, #10]
 800f16e:	1c59      	adds	r1, r3, #1
 800f170:	b2c8      	uxtb	r0, r1
 800f172:	4962      	ldr	r1, [pc, #392]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f174:	7288      	strb	r0, [r1, #10]
 800f176:	4413      	add	r3, r2
 800f178:	227f      	movs	r2, #127	@ 0x7f
 800f17a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800f17c:	4b60      	ldr	r3, [pc, #384]	@ (800f300 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f17e:	681a      	ldr	r2, [r3, #0]
 800f180:	4b5e      	ldr	r3, [pc, #376]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f182:	68d9      	ldr	r1, [r3, #12]
 800f184:	4b5d      	ldr	r3, [pc, #372]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f186:	7a9b      	ldrb	r3, [r3, #10]
 800f188:	1c58      	adds	r0, r3, #1
 800f18a:	b2c4      	uxtb	r4, r0
 800f18c:	485b      	ldr	r0, [pc, #364]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f18e:	7284      	strb	r4, [r0, #10]
 800f190:	440b      	add	r3, r1
 800f192:	78d2      	ldrb	r2, [r2, #3]
 800f194:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800f196:	4b5a      	ldr	r3, [pc, #360]	@ (800f300 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f198:	681a      	ldr	r2, [r3, #0]
 800f19a:	4b58      	ldr	r3, [pc, #352]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f19c:	68d9      	ldr	r1, [r3, #12]
 800f19e:	4b57      	ldr	r3, [pc, #348]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1a0:	7a9b      	ldrb	r3, [r3, #10]
 800f1a2:	1c58      	adds	r0, r3, #1
 800f1a4:	b2c4      	uxtb	r4, r0
 800f1a6:	4855      	ldr	r0, [pc, #340]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1a8:	7284      	strb	r4, [r0, #10]
 800f1aa:	440b      	add	r3, r1
 800f1ac:	7892      	ldrb	r2, [r2, #2]
 800f1ae:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800f1b0:	4b53      	ldr	r3, [pc, #332]	@ (800f300 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f1b2:	681a      	ldr	r2, [r3, #0]
 800f1b4:	4b51      	ldr	r3, [pc, #324]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1b6:	68d9      	ldr	r1, [r3, #12]
 800f1b8:	4b50      	ldr	r3, [pc, #320]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1ba:	7a9b      	ldrb	r3, [r3, #10]
 800f1bc:	1c58      	adds	r0, r3, #1
 800f1be:	b2c4      	uxtb	r4, r0
 800f1c0:	484e      	ldr	r0, [pc, #312]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1c2:	7284      	strb	r4, [r0, #10]
 800f1c4:	440b      	add	r3, r1
 800f1c6:	7852      	ldrb	r2, [r2, #1]
 800f1c8:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800f1ca:	4b4d      	ldr	r3, [pc, #308]	@ (800f300 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f1cc:	681a      	ldr	r2, [r3, #0]
 800f1ce:	4b4b      	ldr	r3, [pc, #300]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1d0:	68d9      	ldr	r1, [r3, #12]
 800f1d2:	4b4a      	ldr	r3, [pc, #296]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1d4:	7a9b      	ldrb	r3, [r3, #10]
 800f1d6:	1c58      	adds	r0, r3, #1
 800f1d8:	b2c4      	uxtb	r4, r0
 800f1da:	4848      	ldr	r0, [pc, #288]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1dc:	7284      	strb	r4, [r0, #10]
 800f1de:	440b      	add	r3, r1
 800f1e0:	7812      	ldrb	r2, [r2, #0]
 800f1e2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800f1e4:	4b45      	ldr	r3, [pc, #276]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1e6:	68da      	ldr	r2, [r3, #12]
 800f1e8:	4b44      	ldr	r3, [pc, #272]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1ea:	7a9b      	ldrb	r3, [r3, #10]
 800f1ec:	1c59      	adds	r1, r3, #1
 800f1ee:	b2c8      	uxtb	r0, r1
 800f1f0:	4942      	ldr	r1, [pc, #264]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1f2:	7288      	strb	r0, [r1, #10]
 800f1f4:	4413      	add	r3, r2
 800f1f6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f1fa:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800f1fc:	4b3f      	ldr	r3, [pc, #252]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f1fe:	68da      	ldr	r2, [r3, #12]
 800f200:	4b3e      	ldr	r3, [pc, #248]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f202:	7a9b      	ldrb	r3, [r3, #10]
 800f204:	1c59      	adds	r1, r3, #1
 800f206:	b2c8      	uxtb	r0, r1
 800f208:	493c      	ldr	r1, [pc, #240]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f20a:	7288      	strb	r0, [r1, #10]
 800f20c:	4413      	add	r3, r2
 800f20e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800f212:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800f214:	4b39      	ldr	r3, [pc, #228]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f216:	68da      	ldr	r2, [r3, #12]
 800f218:	4b38      	ldr	r3, [pc, #224]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f21a:	7a9b      	ldrb	r3, [r3, #10]
 800f21c:	1c59      	adds	r1, r3, #1
 800f21e:	b2c8      	uxtb	r0, r1
 800f220:	4936      	ldr	r1, [pc, #216]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f222:	7288      	strb	r0, [r1, #10]
 800f224:	4413      	add	r3, r2
 800f226:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800f22a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800f22c:	4b33      	ldr	r3, [pc, #204]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f22e:	68da      	ldr	r2, [r3, #12]
 800f230:	4b32      	ldr	r3, [pc, #200]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f232:	7a9b      	ldrb	r3, [r3, #10]
 800f234:	1c59      	adds	r1, r3, #1
 800f236:	b2c8      	uxtb	r0, r1
 800f238:	4930      	ldr	r1, [pc, #192]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f23a:	7288      	strb	r0, [r1, #10]
 800f23c:	4413      	add	r3, r2
 800f23e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f242:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800f244:	4b2d      	ldr	r3, [pc, #180]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f246:	68da      	ldr	r2, [r3, #12]
 800f248:	4b2c      	ldr	r3, [pc, #176]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f24a:	7a9b      	ldrb	r3, [r3, #10]
 800f24c:	1c59      	adds	r1, r3, #1
 800f24e:	b2c8      	uxtb	r0, r1
 800f250:	492a      	ldr	r1, [pc, #168]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f252:	7288      	strb	r0, [r1, #10]
 800f254:	4413      	add	r3, r2
 800f256:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800f25a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800f25c:	4b27      	ldr	r3, [pc, #156]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f25e:	68da      	ldr	r2, [r3, #12]
 800f260:	4b26      	ldr	r3, [pc, #152]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f262:	7a9b      	ldrb	r3, [r3, #10]
 800f264:	1c59      	adds	r1, r3, #1
 800f266:	b2c8      	uxtb	r0, r1
 800f268:	4924      	ldr	r1, [pc, #144]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f26a:	7288      	strb	r0, [r1, #10]
 800f26c:	4413      	add	r3, r2
 800f26e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800f272:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800f274:	4b21      	ldr	r3, [pc, #132]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f276:	68da      	ldr	r2, [r3, #12]
 800f278:	4b20      	ldr	r3, [pc, #128]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f27a:	7a9b      	ldrb	r3, [r3, #10]
 800f27c:	1c59      	adds	r1, r3, #1
 800f27e:	b2c8      	uxtb	r0, r1
 800f280:	491e      	ldr	r1, [pc, #120]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f282:	7288      	strb	r0, [r1, #10]
 800f284:	4413      	add	r3, r2
 800f286:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800f28a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800f28c:	4b1b      	ldr	r3, [pc, #108]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f28e:	68da      	ldr	r2, [r3, #12]
 800f290:	4b1a      	ldr	r3, [pc, #104]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f292:	7a9b      	ldrb	r3, [r3, #10]
 800f294:	1c59      	adds	r1, r3, #1
 800f296:	b2c8      	uxtb	r0, r1
 800f298:	4918      	ldr	r1, [pc, #96]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f29a:	7288      	strb	r0, [r1, #10]
 800f29c:	4413      	add	r3, r2
 800f29e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800f2a2:	701a      	strb	r2, [r3, #0]
                break;
 800f2a4:	e00a      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800f2a6:	bf00      	nop
 800f2a8:	e008      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f2aa:	bf00      	nop
 800f2ac:	e006      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f2ae:	bf00      	nop
 800f2b0:	e004      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f2b2:	bf00      	nop
 800f2b4:	e002      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f2b6:	bf00      	nop
 800f2b8:	e000      	b.n	800f2bc <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f2ba:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800f2bc:	4b0f      	ldr	r3, [pc, #60]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f2be:	7a9b      	ldrb	r3, [r3, #10]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d00c      	beq.n	800f2de <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800f2c4:	4b0f      	ldr	r3, [pc, #60]	@ (800f304 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f2c6:	7a5b      	ldrb	r3, [r3, #9]
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d114      	bne.n	800f2f6 <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800f2cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f2d0:	480c      	ldr	r0, [pc, #48]	@ (800f304 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f2d2:	f00d fda9 	bl	801ce28 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800f2d6:	480b      	ldr	r0, [pc, #44]	@ (800f304 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f2d8:	f00d fcc8 	bl	801cc6c <UTIL_TIMER_Start>
 800f2dc:	e00b      	b.n	800f2f6 <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800f2de:	4809      	ldr	r0, [pc, #36]	@ (800f304 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f2e0:	f00d fd32 	bl	801cd48 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800f2e4:	4b05      	ldr	r3, [pc, #20]	@ (800f2fc <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	705a      	strb	r2, [r3, #1]
 800f2ea:	e004      	b.n	800f2f6 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f2ec:	bf00      	nop
 800f2ee:	e002      	b.n	800f2f6 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f2f0:	bf00      	nop
 800f2f2:	e000      	b.n	800f2f6 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f2f4:	bf00      	nop
    }
}
 800f2f6:	3790      	adds	r7, #144	@ 0x90
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	bdb0      	pop	{r4, r5, r7, pc}
 800f2fc:	20000bac 	.word	0x20000bac
 800f300:	20000be4 	.word	0x20000be4
 800f304:	20000be8 	.word	0x20000be8

0800f308 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800f308:	b480      	push	{r7}
 800f30a:	b083      	sub	sp, #12
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800f310:	bf00      	nop
    }
}
 800f312:	bf00      	nop
 800f314:	370c      	adds	r7, #12
 800f316:	46bd      	mov	sp, r7
 800f318:	bc80      	pop	{r7}
 800f31a:	4770      	bx	lr

0800f31c <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800f31c:	b480      	push	{r7}
 800f31e:	b083      	sub	sp, #12
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800f324:	4b05      	ldr	r3, [pc, #20]	@ (800f33c <LmhpComplianceOnMlmeIndication+0x20>)
 800f326:	781b      	ldrb	r3, [r3, #0]
 800f328:	f083 0301 	eor.w	r3, r3, #1
 800f32c:	b2db      	uxtb	r3, r3
 800f32e:	2b00      	cmp	r3, #0
    {
        return;
 800f330:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800f332:	370c      	adds	r7, #12
 800f334:	46bd      	mov	sp, r7
 800f336:	bc80      	pop	{r7}
 800f338:	4770      	bx	lr
 800f33a:	bf00      	nop
 800f33c:	20000bac 	.word	0x20000bac

0800f340 <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b082      	sub	sp, #8
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800f348:	4b08      	ldr	r3, [pc, #32]	@ (800f36c <OnProcessTimer+0x2c>)
 800f34a:	7a9b      	ldrb	r3, [r3, #10]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d002      	beq.n	800f356 <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800f350:	4b06      	ldr	r3, [pc, #24]	@ (800f36c <OnProcessTimer+0x2c>)
 800f352:	2201      	movs	r2, #1
 800f354:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800f356:	4b06      	ldr	r3, [pc, #24]	@ (800f370 <OnProcessTimer+0x30>)
 800f358:	695b      	ldr	r3, [r3, #20]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d002      	beq.n	800f364 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800f35e:	4b04      	ldr	r3, [pc, #16]	@ (800f370 <OnProcessTimer+0x30>)
 800f360:	695b      	ldr	r3, [r3, #20]
 800f362:	4798      	blx	r3
    }
}
 800f364:	bf00      	nop
 800f366:	3708      	adds	r7, #8
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}
 800f36c:	20000bac 	.word	0x20000bac
 800f370:	200000ec 	.word	0x200000ec

0800f374 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800f374:	b480      	push	{r7}
 800f376:	b083      	sub	sp, #12
 800f378:	af00      	add	r7, sp, #0
 800f37a:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800f37c:	2300      	movs	r3, #0
}
 800f37e:	4618      	mov	r0, r3
 800f380:	370c      	adds	r7, #12
 800f382:	46bd      	mov	sp, r7
 800f384:	bc80      	pop	{r7}
 800f386:	4770      	bx	lr

0800f388 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800f388:	b480      	push	{r7}
 800f38a:	b083      	sub	sp, #12
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	4603      	mov	r3, r0
 800f390:	6039      	str	r1, [r7, #0]
 800f392:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800f394:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800f398:	4618      	mov	r0, r3
 800f39a:	370c      	adds	r7, #12
 800f39c:	46bd      	mov	sp, r7
 800f39e:	bc80      	pop	{r7}
 800f3a0:	4770      	bx	lr
	...

0800f3a4 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800f3a4:	b590      	push	{r4, r7, lr}
 800f3a6:	b083      	sub	sp, #12
 800f3a8:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800f3aa:	f00d fde7 	bl	801cf7c <UTIL_TIMER_GetCurrentTime>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	4a0f      	ldr	r2, [pc, #60]	@ (800f3f0 <OnRadioTxDone+0x4c>)
 800f3b2:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800f3b4:	4c0f      	ldr	r4, [pc, #60]	@ (800f3f4 <OnRadioTxDone+0x50>)
 800f3b6:	463b      	mov	r3, r7
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f00c ffc5 	bl	801c348 <SysTimeGet>
 800f3be:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800f3c2:	463a      	mov	r2, r7
 800f3c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f3c8:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800f3cc:	4a0a      	ldr	r2, [pc, #40]	@ (800f3f8 <OnRadioTxDone+0x54>)
 800f3ce:	7813      	ldrb	r3, [r2, #0]
 800f3d0:	f043 0320 	orr.w	r3, r3, #32
 800f3d4:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f3d6:	f003 fab9 	bl	801294c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800f3da:	4b08      	ldr	r3, [pc, #32]	@ (800f3fc <OnRadioTxDone+0x58>)
 800f3dc:	2201      	movs	r2, #1
 800f3de:	2100      	movs	r1, #0
 800f3e0:	2002      	movs	r0, #2
 800f3e2:	f00d febb 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800f3e6:	bf00      	nop
 800f3e8:	370c      	adds	r7, #12
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	bd90      	pop	{r4, r7, pc}
 800f3ee:	bf00      	nop
 800f3f0:	20001d6c 	.word	0x20001d6c
 800f3f4:	20000c00 	.word	0x20000c00
 800f3f8:	20001d68 	.word	0x20001d68
 800f3fc:	0802138c 	.word	0x0802138c

0800f400 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800f400:	b580      	push	{r7, lr}
 800f402:	b084      	sub	sp, #16
 800f404:	af00      	add	r7, sp, #0
 800f406:	60f8      	str	r0, [r7, #12]
 800f408:	4608      	mov	r0, r1
 800f40a:	4611      	mov	r1, r2
 800f40c:	461a      	mov	r2, r3
 800f40e:	4603      	mov	r3, r0
 800f410:	817b      	strh	r3, [r7, #10]
 800f412:	460b      	mov	r3, r1
 800f414:	813b      	strh	r3, [r7, #8]
 800f416:	4613      	mov	r3, r2
 800f418:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800f41a:	f00d fdaf 	bl	801cf7c <UTIL_TIMER_GetCurrentTime>
 800f41e:	4603      	mov	r3, r0
 800f420:	4a11      	ldr	r2, [pc, #68]	@ (800f468 <OnRadioRxDone+0x68>)
 800f422:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800f424:	4a10      	ldr	r2, [pc, #64]	@ (800f468 <OnRadioRxDone+0x68>)
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800f42a:	4a0f      	ldr	r2, [pc, #60]	@ (800f468 <OnRadioRxDone+0x68>)
 800f42c:	897b      	ldrh	r3, [r7, #10]
 800f42e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800f430:	4a0d      	ldr	r2, [pc, #52]	@ (800f468 <OnRadioRxDone+0x68>)
 800f432:	893b      	ldrh	r3, [r7, #8]
 800f434:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800f436:	4a0c      	ldr	r2, [pc, #48]	@ (800f468 <OnRadioRxDone+0x68>)
 800f438:	79fb      	ldrb	r3, [r7, #7]
 800f43a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800f43c:	4a0b      	ldr	r2, [pc, #44]	@ (800f46c <OnRadioRxDone+0x6c>)
 800f43e:	7813      	ldrb	r3, [r2, #0]
 800f440:	f043 0310 	orr.w	r3, r3, #16
 800f444:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800f446:	4a09      	ldr	r2, [pc, #36]	@ (800f46c <OnRadioRxDone+0x6c>)
 800f448:	7813      	ldrb	r3, [r2, #0]
 800f44a:	f043 0301 	orr.w	r3, r3, #1
 800f44e:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800f450:	f003 fa7c 	bl	801294c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800f454:	4b06      	ldr	r3, [pc, #24]	@ (800f470 <OnRadioRxDone+0x70>)
 800f456:	2201      	movs	r2, #1
 800f458:	2100      	movs	r1, #0
 800f45a:	2002      	movs	r0, #2
 800f45c:	f00d fe7e 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800f460:	bf00      	nop
 800f462:	3710      	adds	r7, #16
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	20001d70 	.word	0x20001d70
 800f46c:	20001d68 	.word	0x20001d68
 800f470:	0802139c 	.word	0x0802139c

0800f474 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800f474:	b580      	push	{r7, lr}
 800f476:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800f478:	4a07      	ldr	r2, [pc, #28]	@ (800f498 <OnRadioTxTimeout+0x24>)
 800f47a:	7813      	ldrb	r3, [r2, #0]
 800f47c:	f043 0308 	orr.w	r3, r3, #8
 800f480:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f482:	f003 fa63 	bl	801294c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800f486:	4b05      	ldr	r3, [pc, #20]	@ (800f49c <OnRadioTxTimeout+0x28>)
 800f488:	2201      	movs	r2, #1
 800f48a:	2100      	movs	r1, #0
 800f48c:	2002      	movs	r0, #2
 800f48e:	f00d fe65 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800f492:	bf00      	nop
 800f494:	bd80      	pop	{r7, pc}
 800f496:	bf00      	nop
 800f498:	20001d68 	.word	0x20001d68
 800f49c:	080213ac 	.word	0x080213ac

0800f4a0 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800f4a4:	4a04      	ldr	r2, [pc, #16]	@ (800f4b8 <OnRadioRxError+0x18>)
 800f4a6:	7813      	ldrb	r3, [r2, #0]
 800f4a8:	f043 0304 	orr.w	r3, r3, #4
 800f4ac:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f4ae:	f003 fa4d 	bl	801294c <OnMacProcessNotify>
}
 800f4b2:	bf00      	nop
 800f4b4:	bd80      	pop	{r7, pc}
 800f4b6:	bf00      	nop
 800f4b8:	20001d68 	.word	0x20001d68

0800f4bc <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800f4c0:	4a07      	ldr	r2, [pc, #28]	@ (800f4e0 <OnRadioRxTimeout+0x24>)
 800f4c2:	7813      	ldrb	r3, [r2, #0]
 800f4c4:	f043 0302 	orr.w	r3, r3, #2
 800f4c8:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f4ca:	f003 fa3f 	bl	801294c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800f4ce:	4b05      	ldr	r3, [pc, #20]	@ (800f4e4 <OnRadioRxTimeout+0x28>)
 800f4d0:	2201      	movs	r2, #1
 800f4d2:	2100      	movs	r1, #0
 800f4d4:	2002      	movs	r0, #2
 800f4d6:	f00d fe41 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 800f4da:	bf00      	nop
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop
 800f4e0:	20001d68 	.word	0x20001d68
 800f4e4:	080213bc 	.word	0x080213bc

0800f4e8 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800f4e8:	b480      	push	{r7}
 800f4ea:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f4ec:	4b08      	ldr	r3, [pc, #32]	@ (800f510 <UpdateRxSlotIdleState+0x28>)
 800f4ee:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f4f2:	2b02      	cmp	r3, #2
 800f4f4:	d004      	beq.n	800f500 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800f4f6:	4b07      	ldr	r3, [pc, #28]	@ (800f514 <UpdateRxSlotIdleState+0x2c>)
 800f4f8:	2206      	movs	r2, #6
 800f4fa:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800f4fe:	e003      	b.n	800f508 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f500:	4b04      	ldr	r3, [pc, #16]	@ (800f514 <UpdateRxSlotIdleState+0x2c>)
 800f502:	2202      	movs	r2, #2
 800f504:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800f508:	bf00      	nop
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bc80      	pop	{r7}
 800f50e:	4770      	bx	lr
 800f510:	20001140 	.word	0x20001140
 800f514:	20000c00 	.word	0x20000c00

0800f518 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b092      	sub	sp, #72	@ 0x48
 800f51c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f51e:	4b4a      	ldr	r3, [pc, #296]	@ (800f648 <ProcessRadioTxDone+0x130>)
 800f520:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f524:	2b02      	cmp	r3, #2
 800f526:	d002      	beq.n	800f52e <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800f528:	4b48      	ldr	r3, [pc, #288]	@ (800f64c <ProcessRadioTxDone+0x134>)
 800f52a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f52c:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f52e:	f3ef 8310 	mrs	r3, PRIMASK
 800f532:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800f534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800f536:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800f538:	b672      	cpsid	i
}
 800f53a:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800f53c:	f00d fd1e 	bl	801cf7c <UTIL_TIMER_GetCurrentTime>
 800f540:	4602      	mov	r2, r0
 800f542:	4b43      	ldr	r3, [pc, #268]	@ (800f650 <ProcessRadioTxDone+0x138>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	1ad3      	subs	r3, r2, r3
 800f548:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800f54a:	4b42      	ldr	r3, [pc, #264]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f54c:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800f550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f552:	1ad3      	subs	r3, r2, r3
 800f554:	4619      	mov	r1, r3
 800f556:	4840      	ldr	r0, [pc, #256]	@ (800f658 <ProcessRadioTxDone+0x140>)
 800f558:	f00d fc66 	bl	801ce28 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800f55c:	483e      	ldr	r0, [pc, #248]	@ (800f658 <ProcessRadioTxDone+0x140>)
 800f55e:	f00d fb85 	bl	801cc6c <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800f562:	4b3c      	ldr	r3, [pc, #240]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f564:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f56a:	1ad3      	subs	r3, r2, r3
 800f56c:	4619      	mov	r1, r3
 800f56e:	483b      	ldr	r0, [pc, #236]	@ (800f65c <ProcessRadioTxDone+0x144>)
 800f570:	f00d fc5a 	bl	801ce28 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800f574:	4839      	ldr	r0, [pc, #228]	@ (800f65c <ProcessRadioTxDone+0x144>)
 800f576:	f00d fb79 	bl	801cc6c <UTIL_TIMER_Start>
 800f57a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f57c:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f57e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f580:	f383 8810 	msr	PRIMASK, r3
}
 800f584:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800f586:	4b33      	ldr	r3, [pc, #204]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f588:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d01a      	beq.n	800f5c6 <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800f590:	2315      	movs	r3, #21
 800f592:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f596:	4b2c      	ldr	r3, [pc, #176]	@ (800f648 <ProcessRadioTxDone+0x130>)
 800f598:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f59c:	f107 0220 	add.w	r2, r7, #32
 800f5a0:	4611      	mov	r1, r2
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	f006 ff52 	bl	801644c <RegionGetPhyParam>
 800f5a8:	4603      	mov	r3, r0
 800f5aa:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800f5ac:	4b29      	ldr	r3, [pc, #164]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f5ae:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f5b2:	69fb      	ldr	r3, [r7, #28]
 800f5b4:	4413      	add	r3, r2
 800f5b6:	4619      	mov	r1, r3
 800f5b8:	4829      	ldr	r0, [pc, #164]	@ (800f660 <ProcessRadioTxDone+0x148>)
 800f5ba:	f00d fc35 	bl	801ce28 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800f5be:	4828      	ldr	r0, [pc, #160]	@ (800f660 <ProcessRadioTxDone+0x148>)
 800f5c0:	f00d fb54 	bl	801cc6c <UTIL_TIMER_Start>
 800f5c4:	e003      	b.n	800f5ce <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f5c6:	4b23      	ldr	r3, [pc, #140]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800f5ce:	4b20      	ldr	r3, [pc, #128]	@ (800f650 <ProcessRadioTxDone+0x138>)
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	4a1d      	ldr	r2, [pc, #116]	@ (800f648 <ProcessRadioTxDone+0x130>)
 800f5d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800f5d6:	4b1f      	ldr	r3, [pc, #124]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f5d8:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800f5dc:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800f5de:	4b1c      	ldr	r3, [pc, #112]	@ (800f650 <ProcessRadioTxDone+0x138>)
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceTxBackoffRefTime = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.TxBackoffRefTime );
 800f5e4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f00c fee5 	bl	801c3b8 <SysTimeGetMcuTime>
 800f5ee:	4638      	mov	r0, r7
 800f5f0:	4b18      	ldr	r3, [pc, #96]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f5f2:	f8d3 2538 	ldr.w	r2, [r3, #1336]	@ 0x538
 800f5f6:	9200      	str	r2, [sp, #0]
 800f5f8:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 800f5fc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800f600:	ca06      	ldmia	r2, {r1, r2}
 800f602:	f00c fe3a 	bl	801c27a <SysTimeSub>
 800f606:	f107 0314 	add.w	r3, r7, #20
 800f60a:	463a      	mov	r2, r7
 800f60c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f610:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800f614:	4b0f      	ldr	r3, [pc, #60]	@ (800f654 <ProcessRadioTxDone+0x13c>)
 800f616:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800f61a:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800f61c:	2301      	movs	r3, #1
 800f61e:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f620:	4b09      	ldr	r3, [pc, #36]	@ (800f648 <ProcessRadioTxDone+0x130>)
 800f622:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f626:	2b00      	cmp	r3, #0
 800f628:	d101      	bne.n	800f62e <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800f62a:	2300      	movs	r3, #0
 800f62c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800f62e:	4b06      	ldr	r3, [pc, #24]	@ (800f648 <ProcessRadioTxDone+0x130>)
 800f630:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f634:	f107 0208 	add.w	r2, r7, #8
 800f638:	4611      	mov	r1, r2
 800f63a:	4618      	mov	r0, r3
 800f63c:	f006 ff1e 	bl	801647c <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800f640:	bf00      	nop
 800f642:	3740      	adds	r7, #64	@ 0x40
 800f644:	46bd      	mov	sp, r7
 800f646:	bd80      	pop	{r7, pc}
 800f648:	20001140 	.word	0x20001140
 800f64c:	08021ab8 	.word	0x08021ab8
 800f650:	20001d6c 	.word	0x20001d6c
 800f654:	20000c00 	.word	0x20000c00
 800f658:	20000f80 	.word	0x20000f80
 800f65c:	20000f98 	.word	0x20000f98
 800f660:	20001000 	.word	0x20001000

0800f664 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800f664:	b580      	push	{r7, lr}
 800f666:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800f668:	4b10      	ldr	r3, [pc, #64]	@ (800f6ac <PrepareRxDoneAbort+0x48>)
 800f66a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f66e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f672:	4a0e      	ldr	r2, [pc, #56]	@ (800f6ac <PrepareRxDoneAbort+0x48>)
 800f674:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800f678:	4b0c      	ldr	r3, [pc, #48]	@ (800f6ac <PrepareRxDoneAbort+0x48>)
 800f67a:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d002      	beq.n	800f688 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800f682:	2000      	movs	r0, #0
 800f684:	f001 fa16 	bl	8010ab4 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800f688:	4a08      	ldr	r2, [pc, #32]	@ (800f6ac <PrepareRxDoneAbort+0x48>)
 800f68a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f68e:	f043 0302 	orr.w	r3, r3, #2
 800f692:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f696:	4a05      	ldr	r2, [pc, #20]	@ (800f6ac <PrepareRxDoneAbort+0x48>)
 800f698:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f69c:	f043 0310 	orr.w	r3, r3, #16
 800f6a0:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800f6a4:	f7ff ff20 	bl	800f4e8 <UpdateRxSlotIdleState>
}
 800f6a8:	bf00      	nop
 800f6aa:	bd80      	pop	{r7, pc}
 800f6ac:	20000c00 	.word	0x20000c00

0800f6b0 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800f6b0:	b590      	push	{r4, r7, lr}
 800f6b2:	b0a9      	sub	sp, #164	@ 0xa4
 800f6b4:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800f6b6:	2312      	movs	r3, #18
 800f6b8:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800f6bc:	4ba1      	ldr	r3, [pc, #644]	@ (800f944 <ProcessRadioRxDone+0x294>)
 800f6be:	685b      	ldr	r3, [r3, #4]
 800f6c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800f6c4:	4b9f      	ldr	r3, [pc, #636]	@ (800f944 <ProcessRadioRxDone+0x294>)
 800f6c6:	891b      	ldrh	r3, [r3, #8]
 800f6c8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800f6cc:	4b9d      	ldr	r3, [pc, #628]	@ (800f944 <ProcessRadioRxDone+0x294>)
 800f6ce:	895b      	ldrh	r3, [r3, #10]
 800f6d0:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800f6d4:	4b9b      	ldr	r3, [pc, #620]	@ (800f944 <ProcessRadioRxDone+0x294>)
 800f6d6:	7b1b      	ldrb	r3, [r3, #12]
 800f6d8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800f6dc:	2300      	movs	r3, #0
 800f6de:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800f6e6:	4b98      	ldr	r3, [pc, #608]	@ (800f948 <ProcessRadioRxDone+0x298>)
 800f6e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f6ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800f6f6:	2301      	movs	r3, #1
 800f6f8:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800f6fc:	2301      	movs	r3, #1
 800f6fe:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800f702:	4a92      	ldr	r2, [pc, #584]	@ (800f94c <ProcessRadioRxDone+0x29c>)
 800f704:	7813      	ldrb	r3, [r2, #0]
 800f706:	f023 0301 	bic.w	r3, r3, #1
 800f70a:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800f70c:	4b90      	ldr	r3, [pc, #576]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f70e:	2200      	movs	r2, #0
 800f710:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800f714:	4a8e      	ldr	r2, [pc, #568]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f716:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f71a:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800f71e:	4a8c      	ldr	r2, [pc, #560]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f720:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f724:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800f728:	4b89      	ldr	r3, [pc, #548]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f72a:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800f72e:	4b88      	ldr	r3, [pc, #544]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f730:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800f734:	4b86      	ldr	r3, [pc, #536]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f736:	2200      	movs	r2, #0
 800f738:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800f73c:	4b84      	ldr	r3, [pc, #528]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f73e:	2200      	movs	r2, #0
 800f740:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800f744:	4b82      	ldr	r3, [pc, #520]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f746:	2200      	movs	r2, #0
 800f748:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800f74c:	4b80      	ldr	r3, [pc, #512]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f74e:	2200      	movs	r2, #0
 800f750:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800f754:	4b7e      	ldr	r3, [pc, #504]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f756:	2200      	movs	r2, #0
 800f758:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800f75c:	4b7c      	ldr	r3, [pc, #496]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f75e:	2200      	movs	r2, #0
 800f760:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800f764:	4b7a      	ldr	r3, [pc, #488]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f766:	2200      	movs	r2, #0
 800f768:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800f76c:	4b78      	ldr	r3, [pc, #480]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f76e:	2200      	movs	r2, #0
 800f770:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f774:	4b76      	ldr	r3, [pc, #472]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f776:	2200      	movs	r2, #0
 800f778:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800f77c:	4b74      	ldr	r3, [pc, #464]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f77e:	2200      	movs	r2, #0
 800f780:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800f784:	4b72      	ldr	r3, [pc, #456]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f786:	2200      	movs	r2, #0
 800f788:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800f78c:	4b70      	ldr	r3, [pc, #448]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f78e:	2200      	movs	r2, #0
 800f790:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800f794:	4b6f      	ldr	r3, [pc, #444]	@ (800f954 <ProcessRadioRxDone+0x2a4>)
 800f796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f798:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800f79a:	4b6d      	ldr	r3, [pc, #436]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f79c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d102      	bne.n	800f7aa <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800f7a4:	486c      	ldr	r0, [pc, #432]	@ (800f958 <ProcessRadioRxDone+0x2a8>)
 800f7a6:	f00d facf 	bl	801cd48 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800f7aa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f7ae:	4619      	mov	r1, r3
 800f7b0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800f7b4:	f004 fecc 	bl	8014550 <LoRaMacClassBRxBeacon>
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d00b      	beq.n	800f7d6 <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800f7be:	4a64      	ldr	r2, [pc, #400]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f7c0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f7c4:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800f7c8:	4a61      	ldr	r2, [pc, #388]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f7ca:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f7ce:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800f7d2:	f000 bc91 	b.w	80100f8 <ProcessRadioRxDone+0xa48>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f7d6:	4b5c      	ldr	r3, [pc, #368]	@ (800f948 <ProcessRadioRxDone+0x298>)
 800f7d8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f7dc:	2b01      	cmp	r3, #1
 800f7de:	d11e      	bne.n	800f81e <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f7e0:	f004 fec9 	bl	8014576 <LoRaMacClassBIsPingExpected>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d00a      	beq.n	800f800 <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f7ea:	2000      	movs	r0, #0
 800f7ec:	f004 fe7a 	bl	80144e4 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f7f0:	2000      	movs	r0, #0
 800f7f2:	f004 fe9b 	bl	801452c <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f7f6:	4b56      	ldr	r3, [pc, #344]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f7f8:	2204      	movs	r2, #4
 800f7fa:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800f7fe:	e00e      	b.n	800f81e <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f800:	f004 fec0 	bl	8014584 <LoRaMacClassBIsMulticastExpected>
 800f804:	4603      	mov	r3, r0
 800f806:	2b00      	cmp	r3, #0
 800f808:	d009      	beq.n	800f81e <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f80a:	2000      	movs	r0, #0
 800f80c:	f004 fe74 	bl	80144f8 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f810:	2000      	movs	r0, #0
 800f812:	f004 fe94 	bl	801453e <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f816:	4b4e      	ldr	r3, [pc, #312]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f818:	2205      	movs	r2, #5
 800f81a:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800f81e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f822:	2b00      	cmp	r3, #0
 800f824:	d107      	bne.n	800f836 <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f826:	4b4a      	ldr	r3, [pc, #296]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f828:	2201      	movs	r2, #1
 800f82a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800f82e:	f7ff ff19 	bl	800f664 <PrepareRxDoneAbort>
        return;
 800f832:	f000 bc61 	b.w	80100f8 <ProcessRadioRxDone+0xa48>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800f836:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f83a:	1c5a      	adds	r2, r3, #1
 800f83c:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800f840:	461a      	mov	r2, r3
 800f842:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f846:	4413      	add	r3, r2
 800f848:	781b      	ldrb	r3, [r3, #0]
 800f84a:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800f84e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f852:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800f856:	b2db      	uxtb	r3, r3
 800f858:	3b01      	subs	r3, #1
 800f85a:	2b06      	cmp	r3, #6
 800f85c:	f200 841d 	bhi.w	801009a <ProcessRadioRxDone+0x9ea>
 800f860:	a201      	add	r2, pc, #4	@ (adr r2, 800f868 <ProcessRadioRxDone+0x1b8>)
 800f862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f866:	bf00      	nop
 800f868:	0800f885 	.word	0x0800f885
 800f86c:	0801009b 	.word	0x0801009b
 800f870:	0800faa9 	.word	0x0800faa9
 800f874:	0801009b 	.word	0x0801009b
 800f878:	0800faa1 	.word	0x0800faa1
 800f87c:	0801009b 	.word	0x0801009b
 800f880:	0801003f 	.word	0x0801003f
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800f884:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f888:	2b10      	cmp	r3, #16
 800f88a:	d807      	bhi.n	800f89c <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f88c:	4b30      	ldr	r3, [pc, #192]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f88e:	2201      	movs	r2, #1
 800f890:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f894:	f7ff fee6 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800f898:	f000 bc2e 	b.w	80100f8 <ProcessRadioRxDone+0xa48>
            }
            macMsgJoinAccept.Buffer = payload;
 800f89c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f8a0:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800f8a2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f8a6:	b2db      	uxtb	r3, r3
 800f8a8:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800f8aa:	4b27      	ldr	r3, [pc, #156]	@ (800f948 <ProcessRadioRxDone+0x298>)
 800f8ac:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d007      	beq.n	800f8c4 <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f8b4:	4b26      	ldr	r3, [pc, #152]	@ (800f950 <ProcessRadioRxDone+0x2a0>)
 800f8b6:	2201      	movs	r2, #1
 800f8b8:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f8bc:	f7ff fed2 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800f8c0:	f000 bc1a 	b.w	80100f8 <ProcessRadioRxDone+0xa48>
            }

            SecureElementGetJoinEui( joinEui );
 800f8c4:	1d3b      	adds	r3, r7, #4
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	f7fd ff7e 	bl	800d7c8 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800f8cc:	f107 0214 	add.w	r2, r7, #20
 800f8d0:	1d3b      	adds	r3, r7, #4
 800f8d2:	4619      	mov	r1, r3
 800f8d4:	20ff      	movs	r0, #255	@ 0xff
 800f8d6:	f006 f843 	bl	8015960 <LoRaMacCryptoHandleJoinAccept>
 800f8da:	4603      	mov	r3, r0
 800f8dc:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800f8e0:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	f040 80cf 	bne.w	800fa88 <ProcessRadioRxDone+0x3d8>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f8ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f8ee:	f003 030f 	and.w	r3, r3, #15
 800f8f2:	b2db      	uxtb	r3, r3
 800f8f4:	2b0f      	cmp	r3, #15
 800f8f6:	d031      	beq.n	800f95c <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f8f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f8fc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f900:	b2db      	uxtb	r3, r3
 800f902:	b25b      	sxtb	r3, r3
 800f904:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f906:	4b10      	ldr	r3, [pc, #64]	@ (800f948 <ProcessRadioRxDone+0x298>)
 800f908:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f90c:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800f90e:	4b0e      	ldr	r3, [pc, #56]	@ (800f948 <ProcessRadioRxDone+0x298>)
 800f910:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f914:	4639      	mov	r1, r7
 800f916:	2207      	movs	r2, #7
 800f918:	4618      	mov	r0, r3
 800f91a:	f006 fdd2 	bl	80164c2 <RegionVerify>
 800f91e:	4603      	mov	r3, r0
 800f920:	f083 0301 	eor.w	r3, r3, #1
 800f924:	b2db      	uxtb	r3, r3
 800f926:	2b00      	cmp	r3, #0
 800f928:	d018      	beq.n	800f95c <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f92a:	2001      	movs	r0, #1
 800f92c:	f005 fb26 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 800f930:	4603      	mov	r3, r0
 800f932:	2b00      	cmp	r3, #0
 800f934:	f000 83b8 	beq.w	80100a8 <ProcessRadioRxDone+0x9f8>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f938:	2101      	movs	r1, #1
 800f93a:	2007      	movs	r0, #7
 800f93c:	f005 fa92 	bl	8014e64 <LoRaMacConfirmQueueSetStatus>
 800f940:	e3b5      	b.n	80100ae <ProcessRadioRxDone+0x9fe>
 800f942:	bf00      	nop
 800f944:	20001d70 	.word	0x20001d70
 800f948:	20001140 	.word	0x20001140
 800f94c:	20001d68 	.word	0x20001d68
 800f950:	20000c00 	.word	0x20000c00
 800f954:	08021ab8 	.word	0x08021ab8
 800f958:	20000f98 	.word	0x20000f98
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800f95c:	7f7b      	ldrb	r3, [r7, #29]
 800f95e:	461a      	mov	r2, r3
 800f960:	4ba7      	ldr	r3, [pc, #668]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f962:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800f966:	4ba6      	ldr	r3, [pc, #664]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f968:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f96c:	7fbb      	ldrb	r3, [r7, #30]
 800f96e:	021b      	lsls	r3, r3, #8
 800f970:	4313      	orrs	r3, r2
 800f972:	4aa3      	ldr	r2, [pc, #652]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f974:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800f978:	4ba1      	ldr	r3, [pc, #644]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f97a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f97e:	7ffb      	ldrb	r3, [r7, #31]
 800f980:	041b      	lsls	r3, r3, #16
 800f982:	4313      	orrs	r3, r2
 800f984:	4a9e      	ldr	r2, [pc, #632]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f986:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800f98a:	6a3b      	ldr	r3, [r7, #32]
 800f98c:	4a9c      	ldr	r2, [pc, #624]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f98e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800f992:	4b9b      	ldr	r3, [pc, #620]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f994:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f998:	4619      	mov	r1, r3
 800f99a:	2002      	movs	r0, #2
 800f99c:	f7fd ff2c 	bl	800d7f8 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800f9a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f9a4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800f9a8:	b2db      	uxtb	r3, r3
 800f9aa:	461a      	mov	r2, r3
 800f9ac:	4b94      	ldr	r3, [pc, #592]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f9ae:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f9b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f9b6:	f003 030f 	and.w	r3, r3, #15
 800f9ba:	b2db      	uxtb	r3, r3
 800f9bc:	2b0f      	cmp	r3, #15
 800f9be:	d011      	beq.n	800f9e4 <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f9c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f9c4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f9c8:	b2db      	uxtb	r3, r3
 800f9ca:	461a      	mov	r2, r3
 800f9cc:	4b8c      	ldr	r3, [pc, #560]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f9ce:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f9d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f9d6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f9da:	b2db      	uxtb	r3, r3
 800f9dc:	461a      	mov	r2, r3
 800f9de:	4b88      	ldr	r3, [pc, #544]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f9e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800f9e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f9e8:	461a      	mov	r2, r3
 800f9ea:	4b85      	ldr	r3, [pc, #532]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f9ec:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800f9ee:	4b84      	ldr	r3, [pc, #528]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f9f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d102      	bne.n	800f9fc <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800f9f6:	4b82      	ldr	r3, [pc, #520]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f9f8:	2201      	movs	r2, #1
 800f9fa:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800f9fc:	4b80      	ldr	r3, [pc, #512]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800f9fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa00:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800fa04:	fb02 f303 	mul.w	r3, r2, r3
 800fa08:	4a7d      	ldr	r2, [pc, #500]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fa0a:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800fa0c:	4b7c      	ldr	r3, [pc, #496]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fa0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa10:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800fa14:	4a7a      	ldr	r2, [pc, #488]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fa16:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800fa18:	4b79      	ldr	r3, [pc, #484]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fa1a:	2201      	movs	r2, #1
 800fa1c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800fa20:	4b77      	ldr	r3, [pc, #476]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fa22:	2200      	movs	r2, #0
 800fa24:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800fa28:	f107 0314 	add.w	r3, r7, #20
 800fa2c:	3312      	adds	r3, #18
 800fa2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800fa30:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fa34:	b2db      	uxtb	r3, r3
 800fa36:	3b11      	subs	r3, #17
 800fa38:	b2db      	uxtb	r3, r3
 800fa3a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800fa3e:	4b71      	ldr	r3, [pc, #452]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fa40:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800fa44:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800fa48:	4b6d      	ldr	r3, [pc, #436]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fa4a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800fa4e:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800fa52:	4611      	mov	r1, r2
 800fa54:	4618      	mov	r0, r3
 800fa56:	f006 fd4b 	bl	80164f0 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800fa5a:	4b69      	ldr	r3, [pc, #420]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fa5c:	2202      	movs	r2, #2
 800fa5e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800fa62:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800fa66:	4618      	mov	r0, r3
 800fa68:	f005 fa88 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 800fa6c:	4603      	mov	r3, r0
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d005      	beq.n	800fa7e <ProcessRadioRxDone+0x3ce>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800fa72:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800fa76:	4619      	mov	r1, r3
 800fa78:	2000      	movs	r0, #0
 800fa7a:	f005 f9f3 	bl	8014e64 <LoRaMacConfirmQueueSetStatus>
                    ResetMacParameters( true );
                }
#endif /* LORAMAC_VERSION */
                // Restarts the retransmission backoff algorithm by indicating that the next JoinReq or ReJoinReq
                // is the first one.
                MacCtx.IsFirstJoinReqTx = true;
 800fa7e:	4b61      	ldr	r3, [pc, #388]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fa80:	2201      	movs	r2, #1
 800fa82:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800fa86:	e311      	b.n	80100ac <ProcessRadioRxDone+0x9fc>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800fa88:	2001      	movs	r0, #1
 800fa8a:	f005 fa77 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 800fa8e:	4603      	mov	r3, r0
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	f000 830b 	beq.w	80100ac <ProcessRadioRxDone+0x9fc>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800fa96:	2101      	movs	r1, #1
 800fa98:	2007      	movs	r0, #7
 800fa9a:	f005 f9e3 	bl	8014e64 <LoRaMacConfirmQueueSetStatus>
            break;
 800fa9e:	e305      	b.n	80100ac <ProcessRadioRxDone+0x9fc>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800faa0:	4b58      	ldr	r3, [pc, #352]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800faa2:	2201      	movs	r2, #1
 800faa4:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800faa8:	4b55      	ldr	r3, [pc, #340]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800faaa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800faae:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800fab2:	4b54      	ldr	r3, [pc, #336]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fab4:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800fab8:	b25b      	sxtb	r3, r3
 800faba:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800fabe:	230d      	movs	r3, #13
 800fac0:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800fac4:	4b4e      	ldr	r3, [pc, #312]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fac6:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800faca:	2b00      	cmp	r3, #0
 800facc:	d002      	beq.n	800fad4 <ProcessRadioRxDone+0x424>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800face:	230e      	movs	r3, #14
 800fad0:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fad4:	4b4a      	ldr	r3, [pc, #296]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fad6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800fada:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800fade:	4611      	mov	r1, r2
 800fae0:	4618      	mov	r0, r3
 800fae2:	f006 fcb3 	bl	801644c <RegionGetPhyParam>
 800fae6:	4603      	mov	r3, r0
 800fae8:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800faea:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800faee:	3b0d      	subs	r3, #13
 800faf0:	b29b      	uxth	r3, r3
 800faf2:	b21b      	sxth	r3, r3
 800faf4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800faf8:	b21a      	sxth	r2, r3
 800fafa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fafc:	b21b      	sxth	r3, r3
 800fafe:	429a      	cmp	r2, r3
 800fb00:	dc03      	bgt.n	800fb0a <ProcessRadioRxDone+0x45a>
 800fb02:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fb06:	2b0b      	cmp	r3, #11
 800fb08:	d806      	bhi.n	800fb18 <ProcessRadioRxDone+0x468>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fb0a:	4b3e      	ldr	r3, [pc, #248]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fb0c:	2201      	movs	r2, #1
 800fb0e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fb12:	f7ff fda7 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800fb16:	e2ef      	b.n	80100f8 <ProcessRadioRxDone+0xa48>
            }
            macMsgData.Buffer = payload;
 800fb18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fb1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800fb1e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fb22:	b2db      	uxtb	r3, r3
 800fb24:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800fb28:	4b37      	ldr	r3, [pc, #220]	@ (800fc08 <ProcessRadioRxDone+0x558>)
 800fb2a:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800fb2c:	23ff      	movs	r3, #255	@ 0xff
 800fb2e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800fb32:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fb36:	4618      	mov	r0, r3
 800fb38:	f006 fa0f 	bl	8015f5a <LoRaMacParserData>
 800fb3c:	4603      	mov	r3, r0
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d006      	beq.n	800fb50 <ProcessRadioRxDone+0x4a0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fb42:	4b30      	ldr	r3, [pc, #192]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fb44:	2201      	movs	r2, #1
 800fb46:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fb4a:	f7ff fd8b 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800fb4e:	e2d3      	b.n	80100f8 <ProcessRadioRxDone+0xa48>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800fb50:	4b2b      	ldr	r3, [pc, #172]	@ (800fc00 <ProcessRadioRxDone+0x550>)
 800fb52:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fb56:	2b01      	cmp	r3, #1
 800fb58:	d132      	bne.n	800fbc0 <ProcessRadioRxDone+0x510>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800fb5a:	f004 fd0c 	bl	8014576 <LoRaMacClassBIsPingExpected>
 800fb5e:	4603      	mov	r3, r0
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d014      	beq.n	800fb8e <ProcessRadioRxDone+0x4de>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fb64:	2000      	movs	r0, #0
 800fb66:	f004 fcbd 	bl	80144e4 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800fb6a:	2000      	movs	r0, #0
 800fb6c:	f004 fcde 	bl	801452c <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800fb70:	4b24      	ldr	r3, [pc, #144]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fb72:	2204      	movs	r2, #4
 800fb74:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800fb78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb7a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fb7e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800fb82:	b2db      	uxtb	r3, r3
 800fb84:	4619      	mov	r1, r3
 800fb86:	4610      	mov	r0, r2
 800fb88:	f004 fd7e 	bl	8014688 <LoRaMacClassBSetFPendingBit>
 800fb8c:	e018      	b.n	800fbc0 <ProcessRadioRxDone+0x510>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800fb8e:	f004 fcf9 	bl	8014584 <LoRaMacClassBIsMulticastExpected>
 800fb92:	4603      	mov	r3, r0
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d013      	beq.n	800fbc0 <ProcessRadioRxDone+0x510>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fb98:	2000      	movs	r0, #0
 800fb9a:	f004 fcad 	bl	80144f8 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800fb9e:	2000      	movs	r0, #0
 800fba0:	f004 fccd 	bl	801453e <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800fba4:	4b17      	ldr	r3, [pc, #92]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fba6:	2205      	movs	r2, #5
 800fba8:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800fbac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fbae:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fbb2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800fbb6:	b2db      	uxtb	r3, r3
 800fbb8:	4619      	mov	r1, r3
 800fbba:	4610      	mov	r0, r2
 800fbbc:	f004 fd64 	bl	8014688 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800fbc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbc2:	4a10      	ldr	r2, [pc, #64]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fbc4:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800fbc8:	f107 020e 	add.w	r2, r7, #14
 800fbcc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fbd0:	4611      	mov	r1, r2
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f002 fdb6 	bl	8012744 <DetermineFrameType>
 800fbd8:	4603      	mov	r3, r0
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d006      	beq.n	800fbec <ProcessRadioRxDone+0x53c>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fbde:	4b09      	ldr	r3, [pc, #36]	@ (800fc04 <ProcessRadioRxDone+0x554>)
 800fbe0:	2201      	movs	r2, #1
 800fbe2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fbe6:	f7ff fd3d 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800fbea:	e285      	b.n	80100f8 <ProcessRadioRxDone+0xa48>
            }

            //Check if it is a multicast message
            multicast = 0;
 800fbec:	2300      	movs	r3, #0
 800fbee:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800fbfc:	e056      	b.n	800fcac <ProcessRadioRxDone+0x5fc>
 800fbfe:	bf00      	nop
 800fc00:	20001140 	.word	0x20001140
 800fc04:	20000c00 	.word	0x20000c00
 800fc08:	20000e38 	.word	0x20000e38
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800fc0c:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fc10:	499f      	ldr	r1, [pc, #636]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fc12:	4613      	mov	r3, r2
 800fc14:	005b      	lsls	r3, r3, #1
 800fc16:	4413      	add	r3, r2
 800fc18:	011b      	lsls	r3, r3, #4
 800fc1a:	440b      	add	r3, r1
 800fc1c:	33ec      	adds	r3, #236	@ 0xec
 800fc1e:	681a      	ldr	r2, [r3, #0]
 800fc20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc22:	429a      	cmp	r2, r3
 800fc24:	d13d      	bne.n	800fca2 <ProcessRadioRxDone+0x5f2>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800fc26:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fc2a:	4999      	ldr	r1, [pc, #612]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fc2c:	4613      	mov	r3, r2
 800fc2e:	005b      	lsls	r3, r3, #1
 800fc30:	4413      	add	r3, r2
 800fc32:	011b      	lsls	r3, r3, #4
 800fc34:	440b      	add	r3, r1
 800fc36:	33e9      	adds	r3, #233	@ 0xe9
 800fc38:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d031      	beq.n	800fca2 <ProcessRadioRxDone+0x5f2>
                {
                    multicast = 1;
 800fc3e:	2301      	movs	r3, #1
 800fc40:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800fc44:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fc48:	4991      	ldr	r1, [pc, #580]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fc4a:	4613      	mov	r3, r2
 800fc4c:	005b      	lsls	r3, r3, #1
 800fc4e:	4413      	add	r3, r2
 800fc50:	011b      	lsls	r3, r3, #4
 800fc52:	440b      	add	r3, r1
 800fc54:	33ea      	adds	r3, #234	@ 0xea
 800fc56:	781b      	ldrb	r3, [r3, #0]
 800fc58:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800fc5c:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fc60:	498b      	ldr	r1, [pc, #556]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fc62:	4613      	mov	r3, r2
 800fc64:	005b      	lsls	r3, r3, #1
 800fc66:	4413      	add	r3, r2
 800fc68:	011b      	lsls	r3, r3, #4
 800fc6a:	440b      	add	r3, r1
 800fc6c:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800fc76:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800fc7a:	4985      	ldr	r1, [pc, #532]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fc7c:	4613      	mov	r3, r2
 800fc7e:	005b      	lsls	r3, r3, #1
 800fc80:	4413      	add	r3, r2
 800fc82:	011b      	lsls	r3, r3, #4
 800fc84:	440b      	add	r3, r1
 800fc86:	33ec      	adds	r3, #236	@ 0xec
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800fc8e:	4b80      	ldr	r3, [pc, #512]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fc90:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fc94:	2b02      	cmp	r3, #2
 800fc96:	d10e      	bne.n	800fcb6 <ProcessRadioRxDone+0x606>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fc98:	4b7e      	ldr	r3, [pc, #504]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fc9a:	2203      	movs	r2, #3
 800fc9c:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 800fca0:	e009      	b.n	800fcb6 <ProcessRadioRxDone+0x606>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fca2:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800fca6:	3301      	adds	r3, #1
 800fca8:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800fcac:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d0ab      	beq.n	800fc0c <ProcessRadioRxDone+0x55c>
 800fcb4:	e000      	b.n	800fcb8 <ProcessRadioRxDone+0x608>
                    break;
 800fcb6:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800fcb8:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fcbc:	2b01      	cmp	r3, #1
 800fcbe:	d117      	bne.n	800fcf0 <ProcessRadioRxDone+0x640>
 800fcc0:	7bbb      	ldrb	r3, [r7, #14]
 800fcc2:	2b03      	cmp	r3, #3
 800fcc4:	d10d      	bne.n	800fce2 <ProcessRadioRxDone+0x632>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800fcc6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fcca:	f003 0320 	and.w	r3, r3, #32
 800fcce:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d106      	bne.n	800fce2 <ProcessRadioRxDone+0x632>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800fcd4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fcd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcdc:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d006      	beq.n	800fcf0 <ProcessRadioRxDone+0x640>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fce2:	4b6c      	ldr	r3, [pc, #432]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fce4:	2201      	movs	r2, #1
 800fce6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fcea:	f7ff fcbb 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800fcee:	e203      	b.n	80100f8 <ProcessRadioRxDone+0xa48>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800fcf0:	7bb9      	ldrb	r1, [r7, #14]
 800fcf2:	4c67      	ldr	r4, [pc, #412]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fcf4:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fcf8:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800fcfc:	f107 0310 	add.w	r3, r7, #16
 800fd00:	9301      	str	r3, [sp, #4]
 800fd02:	f107 030f 	add.w	r3, r7, #15
 800fd06:	9300      	str	r3, [sp, #0]
 800fd08:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 800fd0c:	f000 feec 	bl	8010ae8 <GetFCntDown>
 800fd10:	4603      	mov	r3, r0
 800fd12:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800fd16:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d017      	beq.n	800fd4e <ProcessRadioRxDone+0x69e>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800fd1e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fd22:	2b07      	cmp	r3, #7
 800fd24:	d104      	bne.n	800fd30 <ProcessRadioRxDone+0x680>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800fd26:	4b5b      	ldr	r3, [pc, #364]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd28:	2208      	movs	r2, #8
 800fd2a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800fd2e:	e003      	b.n	800fd38 <ProcessRadioRxDone+0x688>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fd30:	4b58      	ldr	r3, [pc, #352]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd32:	2201      	movs	r2, #1
 800fd34:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800fd38:	693b      	ldr	r3, [r7, #16]
 800fd3a:	4a56      	ldr	r2, [pc, #344]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd3c:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	4a54      	ldr	r2, [pc, #336]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd44:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 800fd48:	f7ff fc8c 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800fd4c:	e1d4      	b.n	80100f8 <ProcessRadioRxDone+0xa48>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800fd4e:	7bfa      	ldrb	r2, [r7, #15]
 800fd50:	6939      	ldr	r1, [r7, #16]
 800fd52:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800fd56:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800fd5a:	9300      	str	r3, [sp, #0]
 800fd5c:	460b      	mov	r3, r1
 800fd5e:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800fd62:	f005 ff5d 	bl	8015c20 <LoRaMacCryptoUnsecureMessage>
 800fd66:	4603      	mov	r3, r0
 800fd68:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800fd6c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d00f      	beq.n	800fd94 <ProcessRadioRxDone+0x6e4>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800fd74:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fd78:	2b02      	cmp	r3, #2
 800fd7a:	d104      	bne.n	800fd86 <ProcessRadioRxDone+0x6d6>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800fd7c:	4b45      	ldr	r3, [pc, #276]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd7e:	220a      	movs	r2, #10
 800fd80:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800fd84:	e003      	b.n	800fd8e <ProcessRadioRxDone+0x6de>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800fd86:	4b43      	ldr	r3, [pc, #268]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd88:	220b      	movs	r2, #11
 800fd8a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 800fd8e:	f7ff fc69 	bl	800f664 <PrepareRxDoneAbort>
                return;
 800fd92:	e1b1      	b.n	80100f8 <ProcessRadioRxDone+0xa48>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fd94:	4b3f      	ldr	r3, [pc, #252]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd96:	2200      	movs	r2, #0
 800fd98:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 800fd9c:	4a3d      	ldr	r2, [pc, #244]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fd9e:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fda2:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 800fda6:	4b3b      	ldr	r3, [pc, #236]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fda8:	2200      	movs	r2, #0
 800fdaa:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 800fdae:	4b39      	ldr	r3, [pc, #228]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800fdb6:	693b      	ldr	r3, [r7, #16]
 800fdb8:	4a36      	ldr	r2, [pc, #216]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fdba:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800fdbe:	693b      	ldr	r3, [r7, #16]
 800fdc0:	4a34      	ldr	r2, [pc, #208]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fdc2:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800fdc6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fdca:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800fdce:	b2db      	uxtb	r3, r3
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	bf14      	ite	ne
 800fdd4:	2301      	movne	r3, #1
 800fdd6:	2300      	moveq	r3, #0
 800fdd8:	b2da      	uxtb	r2, r3
 800fdda:	4b2e      	ldr	r3, [pc, #184]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fddc:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fde0:	4b2c      	ldr	r3, [pc, #176]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fde2:	2200      	movs	r2, #0
 800fde4:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800fde8:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fdec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800fdf0:	b2db      	uxtb	r3, r3
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	bf14      	ite	ne
 800fdf6:	2301      	movne	r3, #1
 800fdf8:	2300      	moveq	r3, #0
 800fdfa:	b2da      	uxtb	r2, r3
 800fdfc:	4b25      	ldr	r3, [pc, #148]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fdfe:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fe02:	4b24      	ldr	r3, [pc, #144]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe04:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d004      	beq.n	800fe16 <ProcessRadioRxDone+0x766>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800fe0c:	4b21      	ldr	r3, [pc, #132]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe0e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fe12:	2b01      	cmp	r3, #1
 800fe14:	d106      	bne.n	800fe24 <ProcessRadioRxDone+0x774>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800fe16:	4b1e      	ldr	r3, [pc, #120]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fe18:	2200      	movs	r2, #0
 800fe1a:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 800fe1c:	4b1c      	ldr	r3, [pc, #112]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fe1e:	2201      	movs	r2, #1
 800fe20:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800fe24:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800fe28:	2b01      	cmp	r3, #1
 800fe2a:	d104      	bne.n	800fe36 <ProcessRadioRxDone+0x786>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800fe2c:	4b19      	ldr	r3, [pc, #100]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe2e:	2202      	movs	r2, #2
 800fe30:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 800fe34:	e03a      	b.n	800feac <ProcessRadioRxDone+0x7fc>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800fe36:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fe3a:	f023 031f 	bic.w	r3, r3, #31
 800fe3e:	b2db      	uxtb	r3, r3
 800fe40:	2ba0      	cmp	r3, #160	@ 0xa0
 800fe42:	d12b      	bne.n	800fe9c <ProcessRadioRxDone+0x7ec>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800fe44:	4b12      	ldr	r3, [pc, #72]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fe46:	2201      	movs	r2, #1
 800fe48:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800fe4c:	4b10      	ldr	r3, [pc, #64]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fe4e:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d102      	bne.n	800fe5c <ProcessRadioRxDone+0x7ac>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800fe56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fe58:	4a0d      	ldr	r2, [pc, #52]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fe5a:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800fe5c:	4b0d      	ldr	r3, [pc, #52]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe5e:	2201      	movs	r2, #1
 800fe60:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800fe64:	4b0b      	ldr	r3, [pc, #44]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe66:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d01e      	beq.n	800feac <ProcessRadioRxDone+0x7fc>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800fe6e:	4b09      	ldr	r3, [pc, #36]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe70:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800fe74:	2b01      	cmp	r3, #1
 800fe76:	d019      	beq.n	800feac <ProcessRadioRxDone+0x7fc>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800fe78:	4b05      	ldr	r3, [pc, #20]	@ (800fe90 <ProcessRadioRxDone+0x7e0>)
 800fe7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe7e:	4a05      	ldr	r2, [pc, #20]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe80:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800fe84:	4b04      	ldr	r3, [pc, #16]	@ (800fe98 <ProcessRadioRxDone+0x7e8>)
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	4a02      	ldr	r2, [pc, #8]	@ (800fe94 <ProcessRadioRxDone+0x7e4>)
 800fe8a:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 800fe8e:	e00d      	b.n	800feac <ProcessRadioRxDone+0x7fc>
 800fe90:	20001140 	.word	0x20001140
 800fe94:	20000c00 	.word	0x20000c00
 800fe98:	20001d70 	.word	0x20001d70
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800fe9c:	4b98      	ldr	r3, [pc, #608]	@ (8010100 <ProcessRadioRxDone+0xa50>)
 800fe9e:	2200      	movs	r2, #0
 800fea0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800fea4:	4b97      	ldr	r3, [pc, #604]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800fea6:	2200      	movs	r2, #0
 800fea8:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800feac:	4b94      	ldr	r3, [pc, #592]	@ (8010100 <ProcessRadioRxDone+0xa50>)
 800feae:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d106      	bne.n	800fec4 <ProcessRadioRxDone+0x814>
 800feb6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800feba:	f003 0310 	and.w	r3, r3, #16
 800febe:	b2db      	uxtb	r3, r3
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d004      	beq.n	800fece <ProcessRadioRxDone+0x81e>
 800fec4:	4b8e      	ldr	r3, [pc, #568]	@ (8010100 <ProcessRadioRxDone+0xa50>)
 800fec6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d004      	beq.n	800fed8 <ProcessRadioRxDone+0x828>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 800fece:	4b8d      	ldr	r3, [pc, #564]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800fed0:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d003      	beq.n	800fee0 <ProcessRadioRxDone+0x830>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800fed8:	4b8a      	ldr	r3, [pc, #552]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800feda:	2201      	movs	r2, #1
 800fedc:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800fee0:	4b88      	ldr	r3, [pc, #544]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800fee2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fee6:	4a87      	ldr	r2, [pc, #540]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800fee8:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 800feec:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800fef0:	4618      	mov	r0, r3
 800fef2:	f001 ffbb 	bl	8011e6c <RemoveMacCommands>

            switch( fType )
 800fef6:	7bbb      	ldrb	r3, [r7, #14]
 800fef8:	2b03      	cmp	r3, #3
 800fefa:	d874      	bhi.n	800ffe6 <ProcessRadioRxDone+0x936>
 800fefc:	a201      	add	r2, pc, #4	@ (adr r2, 800ff04 <ProcessRadioRxDone+0x854>)
 800fefe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff02:	bf00      	nop
 800ff04:	0800ff15 	.word	0x0800ff15
 800ff08:	0800ff65 	.word	0x0800ff65
 800ff0c:	0800ff9b 	.word	0x0800ff9b
 800ff10:	0800ffc1 	.word	0x0800ffc1
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800ff14:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ff18:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ff1c:	b2db      	uxtb	r3, r3
 800ff1e:	461c      	mov	r4, r3
 800ff20:	4b78      	ldr	r3, [pc, #480]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ff22:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ff26:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800ff2a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800ff2e:	f102 0010 	add.w	r0, r2, #16
 800ff32:	9300      	str	r3, [sp, #0]
 800ff34:	460b      	mov	r3, r1
 800ff36:	4622      	mov	r2, r4
 800ff38:	2100      	movs	r1, #0
 800ff3a:	f000 ff51 	bl	8010de0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ff3e:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ff42:	4b70      	ldr	r3, [pc, #448]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ff44:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ff48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ff4a:	4a6e      	ldr	r2, [pc, #440]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ff4c:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ff50:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800ff54:	4b6b      	ldr	r3, [pc, #428]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ff56:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800ff5a:	4b6a      	ldr	r3, [pc, #424]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ff5c:	2201      	movs	r2, #1
 800ff5e:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800ff62:	e047      	b.n	800fff4 <ProcessRadioRxDone+0x944>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800ff64:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ff68:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ff6c:	b2db      	uxtb	r3, r3
 800ff6e:	461c      	mov	r4, r3
 800ff70:	4b64      	ldr	r3, [pc, #400]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ff72:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ff76:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800ff7a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800ff7e:	f102 0010 	add.w	r0, r2, #16
 800ff82:	9300      	str	r3, [sp, #0]
 800ff84:	460b      	mov	r3, r1
 800ff86:	4622      	mov	r2, r4
 800ff88:	2100      	movs	r1, #0
 800ff8a:	f000 ff29 	bl	8010de0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ff8e:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ff92:	4b5c      	ldr	r3, [pc, #368]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ff94:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800ff98:	e02c      	b.n	800fff4 <ProcessRadioRxDone+0x944>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800ff9a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800ff9c:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800ffa0:	4b58      	ldr	r3, [pc, #352]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ffa2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ffa6:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800ffaa:	9300      	str	r3, [sp, #0]
 800ffac:	460b      	mov	r3, r1
 800ffae:	2100      	movs	r1, #0
 800ffb0:	f000 ff16 	bl	8010de0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ffb4:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ffb8:	4b52      	ldr	r3, [pc, #328]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ffba:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800ffbe:	e019      	b.n	800fff4 <ProcessRadioRxDone+0x944>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ffc0:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ffc4:	4b4f      	ldr	r3, [pc, #316]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ffc6:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ffca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ffcc:	4a4d      	ldr	r2, [pc, #308]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ffce:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ffd2:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800ffd6:	4b4b      	ldr	r3, [pc, #300]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ffd8:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800ffdc:	4b49      	ldr	r3, [pc, #292]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ffde:	2201      	movs	r2, #1
 800ffe0:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800ffe4:	e006      	b.n	800fff4 <ProcessRadioRxDone+0x944>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ffe6:	4b47      	ldr	r3, [pc, #284]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 800ffe8:	2201      	movs	r2, #1
 800ffea:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 800ffee:	f7ff fb39 	bl	800f664 <PrepareRxDoneAbort>
                    break;
 800fff2:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800fff4:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800fff8:	2be0      	cmp	r3, #224	@ 0xe0
 800fffa:	d118      	bne.n	801002e <ProcessRadioRxDone+0x97e>
 800fffc:	4b40      	ldr	r3, [pc, #256]	@ (8010100 <ProcessRadioRxDone+0xa50>)
 800fffe:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8010002:	f083 0301 	eor.w	r3, r3, #1
 8010006:	b2db      	uxtb	r3, r3
 8010008:	2b00      	cmp	r3, #0
 801000a:	d010      	beq.n	801002e <ProcessRadioRxDone+0x97e>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 801000c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8010010:	4b3c      	ldr	r3, [pc, #240]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010012:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 8010016:	4b3b      	ldr	r3, [pc, #236]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010018:	2200      	movs	r2, #0
 801001a:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 801001e:	4b39      	ldr	r3, [pc, #228]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010020:	2200      	movs	r2, #0
 8010022:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 8010026:	4b37      	ldr	r3, [pc, #220]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010028:	2200      	movs	r2, #0
 801002a:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 801002e:	4a35      	ldr	r2, [pc, #212]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010030:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010034:	f043 0302 	orr.w	r3, r3, #2
 8010038:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 801003c:	e037      	b.n	80100ae <ProcessRadioRxDone+0x9fe>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 801003e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8010042:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8010046:	18d1      	adds	r1, r2, r3
 8010048:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 801004c:	b29b      	uxth	r3, r3
 801004e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8010052:	1ad3      	subs	r3, r2, r3
 8010054:	b29b      	uxth	r3, r3
 8010056:	461a      	mov	r2, r3
 8010058:	482b      	ldr	r0, [pc, #172]	@ (8010108 <ProcessRadioRxDone+0xa58>)
 801005a:	f008 fd22 	bl	8018aa2 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 801005e:	4b29      	ldr	r3, [pc, #164]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010060:	2203      	movs	r2, #3
 8010062:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8010066:	4b27      	ldr	r3, [pc, #156]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010068:	2200      	movs	r2, #0
 801006a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 801006e:	4b25      	ldr	r3, [pc, #148]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010070:	4a25      	ldr	r2, [pc, #148]	@ (8010108 <ProcessRadioRxDone+0xa58>)
 8010072:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 8010076:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801007a:	b2da      	uxtb	r2, r3
 801007c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8010080:	1ad3      	subs	r3, r2, r3
 8010082:	b2da      	uxtb	r2, r3
 8010084:	4b1f      	ldr	r3, [pc, #124]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 8010086:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 801008a:	4a1e      	ldr	r2, [pc, #120]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 801008c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010090:	f043 0302 	orr.w	r3, r3, #2
 8010094:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 8010098:	e009      	b.n	80100ae <ProcessRadioRxDone+0x9fe>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801009a:	4b1a      	ldr	r3, [pc, #104]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 801009c:	2201      	movs	r2, #1
 801009e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 80100a2:	f7ff fadf 	bl	800f664 <PrepareRxDoneAbort>
            break;
 80100a6:	e002      	b.n	80100ae <ProcessRadioRxDone+0x9fe>
                        break;
 80100a8:	bf00      	nop
 80100aa:	e000      	b.n	80100ae <ProcessRadioRxDone+0x9fe>
            break;
 80100ac:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80100ae:	4b15      	ldr	r3, [pc, #84]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 80100b0:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d004      	beq.n	80100c2 <ProcessRadioRxDone+0xa12>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 80100b8:	4b12      	ldr	r3, [pc, #72]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 80100ba:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80100be:	2b01      	cmp	r3, #1
 80100c0:	d10c      	bne.n	80100dc <ProcessRadioRxDone+0xa2c>
    {
        if( MacCtx.NodeAckRequested == true )
 80100c2:	4b10      	ldr	r3, [pc, #64]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 80100c4:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d007      	beq.n	80100dc <ProcessRadioRxDone+0xa2c>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 80100cc:	4b0d      	ldr	r3, [pc, #52]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 80100ce:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d002      	beq.n	80100dc <ProcessRadioRxDone+0xa2c>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 80100d6:	2000      	movs	r0, #0
 80100d8:	f000 fcec 	bl	8010ab4 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 80100dc:	4b09      	ldr	r3, [pc, #36]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 80100de:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80100e2:	2b02      	cmp	r3, #2
 80100e4:	d006      	beq.n	80100f4 <ProcessRadioRxDone+0xa44>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 80100e6:	4a07      	ldr	r2, [pc, #28]	@ (8010104 <ProcessRadioRxDone+0xa54>)
 80100e8:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80100ec:	f043 0310 	orr.w	r3, r3, #16
 80100f0:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 80100f4:	f7ff f9f8 	bl	800f4e8 <UpdateRxSlotIdleState>
}
 80100f8:	379c      	adds	r7, #156	@ 0x9c
 80100fa:	46bd      	mov	sp, r7
 80100fc:	bd90      	pop	{r4, r7, pc}
 80100fe:	bf00      	nop
 8010100:	20001140 	.word	0x20001140
 8010104:	20000c00 	.word	0x20000c00
 8010108:	20000e38 	.word	0x20000e38

0801010c <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 801010c:	b580      	push	{r7, lr}
 801010e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8010110:	4b11      	ldr	r3, [pc, #68]	@ (8010158 <ProcessRadioTxTimeout+0x4c>)
 8010112:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010116:	2b02      	cmp	r3, #2
 8010118:	d002      	beq.n	8010120 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 801011a:	4b10      	ldr	r3, [pc, #64]	@ (801015c <ProcessRadioTxTimeout+0x50>)
 801011c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801011e:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 8010120:	f7ff f9e2 	bl	800f4e8 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8010124:	4b0e      	ldr	r3, [pc, #56]	@ (8010160 <ProcessRadioTxTimeout+0x54>)
 8010126:	2202      	movs	r2, #2
 8010128:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 801012c:	2002      	movs	r0, #2
 801012e:	f004 fef1 	bl	8014f14 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8010132:	4b0b      	ldr	r3, [pc, #44]	@ (8010160 <ProcessRadioTxTimeout+0x54>)
 8010134:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010138:	2b00      	cmp	r3, #0
 801013a:	d003      	beq.n	8010144 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 801013c:	4b08      	ldr	r3, [pc, #32]	@ (8010160 <ProcessRadioTxTimeout+0x54>)
 801013e:	2201      	movs	r2, #1
 8010140:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8010144:	4a06      	ldr	r2, [pc, #24]	@ (8010160 <ProcessRadioTxTimeout+0x54>)
 8010146:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801014a:	f043 0310 	orr.w	r3, r3, #16
 801014e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 8010152:	bf00      	nop
 8010154:	bd80      	pop	{r7, pc}
 8010156:	bf00      	nop
 8010158:	20001140 	.word	0x20001140
 801015c:	08021ab8 	.word	0x08021ab8
 8010160:	20000c00 	.word	0x20000c00

08010164 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8010164:	b580      	push	{r7, lr}
 8010166:	b084      	sub	sp, #16
 8010168:	af00      	add	r7, sp, #0
 801016a:	4603      	mov	r3, r0
 801016c:	460a      	mov	r2, r1
 801016e:	71fb      	strb	r3, [r7, #7]
 8010170:	4613      	mov	r3, r2
 8010172:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8010174:	2300      	movs	r3, #0
 8010176:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8010178:	4b3d      	ldr	r3, [pc, #244]	@ (8010270 <HandleRadioRxErrorTimeout+0x10c>)
 801017a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801017e:	2b02      	cmp	r3, #2
 8010180:	d002      	beq.n	8010188 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 8010182:	4b3c      	ldr	r3, [pc, #240]	@ (8010274 <HandleRadioRxErrorTimeout+0x110>)
 8010184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010186:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010188:	f004 f9ee 	bl	8014568 <LoRaMacClassBIsBeaconExpected>
 801018c:	4603      	mov	r3, r0
 801018e:	2b00      	cmp	r3, #0
 8010190:	d007      	beq.n	80101a2 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8010192:	2002      	movs	r0, #2
 8010194:	f004 f99c 	bl	80144d0 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8010198:	2000      	movs	r0, #0
 801019a:	f004 f9be 	bl	801451a <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 801019e:	2301      	movs	r3, #1
 80101a0:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80101a2:	4b33      	ldr	r3, [pc, #204]	@ (8010270 <HandleRadioRxErrorTimeout+0x10c>)
 80101a4:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80101a8:	2b01      	cmp	r3, #1
 80101aa:	d119      	bne.n	80101e0 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80101ac:	f004 f9e3 	bl	8014576 <LoRaMacClassBIsPingExpected>
 80101b0:	4603      	mov	r3, r0
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d007      	beq.n	80101c6 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80101b6:	2000      	movs	r0, #0
 80101b8:	f004 f994 	bl	80144e4 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80101bc:	2000      	movs	r0, #0
 80101be:	f004 f9b5 	bl	801452c <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 80101c2:	2301      	movs	r3, #1
 80101c4:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 80101c6:	f004 f9dd 	bl	8014584 <LoRaMacClassBIsMulticastExpected>
 80101ca:	4603      	mov	r3, r0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d007      	beq.n	80101e0 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80101d0:	2000      	movs	r0, #0
 80101d2:	f004 f991 	bl	80144f8 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80101d6:	2000      	movs	r0, #0
 80101d8:	f004 f9b1 	bl	801453e <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 80101dc:	2301      	movs	r3, #1
 80101de:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 80101e0:	7bfb      	ldrb	r3, [r7, #15]
 80101e2:	f083 0301 	eor.w	r3, r3, #1
 80101e6:	b2db      	uxtb	r3, r3
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d03b      	beq.n	8010264 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80101ec:	4b22      	ldr	r3, [pc, #136]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 80101ee:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d122      	bne.n	801023c <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 80101f6:	4b20      	ldr	r3, [pc, #128]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 80101f8:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d003      	beq.n	8010208 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8010200:	4a1d      	ldr	r2, [pc, #116]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 8010202:	79fb      	ldrb	r3, [r7, #7]
 8010204:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8010208:	79fb      	ldrb	r3, [r7, #7]
 801020a:	4618      	mov	r0, r3
 801020c:	f004 fe82 	bl	8014f14 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 8010210:	4b17      	ldr	r3, [pc, #92]	@ (8010270 <HandleRadioRxErrorTimeout+0x10c>)
 8010212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010214:	4618      	mov	r0, r3
 8010216:	f00c fec3 	bl	801cfa0 <UTIL_TIMER_GetElapsedTime>
 801021a:	4602      	mov	r2, r0
 801021c:	4b16      	ldr	r3, [pc, #88]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 801021e:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 8010222:	429a      	cmp	r2, r3
 8010224:	d31e      	bcc.n	8010264 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8010226:	4815      	ldr	r0, [pc, #84]	@ (801027c <HandleRadioRxErrorTimeout+0x118>)
 8010228:	f00c fd8e 	bl	801cd48 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 801022c:	4a12      	ldr	r2, [pc, #72]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 801022e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010232:	f043 0310 	orr.w	r3, r3, #16
 8010236:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 801023a:	e013      	b.n	8010264 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 801023c:	4b0e      	ldr	r3, [pc, #56]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 801023e:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010242:	2b00      	cmp	r3, #0
 8010244:	d003      	beq.n	801024e <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8010246:	4a0c      	ldr	r2, [pc, #48]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 8010248:	79bb      	ldrb	r3, [r7, #6]
 801024a:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 801024e:	79bb      	ldrb	r3, [r7, #6]
 8010250:	4618      	mov	r0, r3
 8010252:	f004 fe5f 	bl	8014f14 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 8010256:	4a08      	ldr	r2, [pc, #32]	@ (8010278 <HandleRadioRxErrorTimeout+0x114>)
 8010258:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801025c:	f043 0310 	orr.w	r3, r3, #16
 8010260:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 8010264:	f7ff f940 	bl	800f4e8 <UpdateRxSlotIdleState>
}
 8010268:	bf00      	nop
 801026a:	3710      	adds	r7, #16
 801026c:	46bd      	mov	sp, r7
 801026e:	bd80      	pop	{r7, pc}
 8010270:	20001140 	.word	0x20001140
 8010274:	08021ab8 	.word	0x08021ab8
 8010278:	20000c00 	.word	0x20000c00
 801027c:	20000f98 	.word	0x20000f98

08010280 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8010280:	b580      	push	{r7, lr}
 8010282:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8010284:	2106      	movs	r1, #6
 8010286:	2005      	movs	r0, #5
 8010288:	f7ff ff6c 	bl	8010164 <HandleRadioRxErrorTimeout>
}
 801028c:	bf00      	nop
 801028e:	bd80      	pop	{r7, pc}

08010290 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8010290:	b580      	push	{r7, lr}
 8010292:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8010294:	2104      	movs	r1, #4
 8010296:	2003      	movs	r0, #3
 8010298:	f7ff ff64 	bl	8010164 <HandleRadioRxErrorTimeout>
}
 801029c:	bf00      	nop
 801029e:	bd80      	pop	{r7, pc}

080102a0 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b084      	sub	sp, #16
 80102a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80102a6:	f3ef 8310 	mrs	r3, PRIMASK
 80102aa:	607b      	str	r3, [r7, #4]
  return(result);
 80102ac:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 80102ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80102b0:	b672      	cpsid	i
}
 80102b2:	bf00      	nop
    events = LoRaMacRadioEvents;
 80102b4:	4b1d      	ldr	r3, [pc, #116]	@ (801032c <LoRaMacHandleIrqEvents+0x8c>)
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 80102ba:	4b1c      	ldr	r3, [pc, #112]	@ (801032c <LoRaMacHandleIrqEvents+0x8c>)
 80102bc:	2200      	movs	r2, #0
 80102be:	601a      	str	r2, [r3, #0]
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80102c4:	68bb      	ldr	r3, [r7, #8]
 80102c6:	f383 8810 	msr	PRIMASK, r3
}
 80102ca:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 80102cc:	683b      	ldr	r3, [r7, #0]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d027      	beq.n	8010322 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 80102d2:	783b      	ldrb	r3, [r7, #0]
 80102d4:	f003 0320 	and.w	r3, r3, #32
 80102d8:	b2db      	uxtb	r3, r3
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d001      	beq.n	80102e2 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 80102de:	f7ff f91b 	bl	800f518 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 80102e2:	783b      	ldrb	r3, [r7, #0]
 80102e4:	f003 0310 	and.w	r3, r3, #16
 80102e8:	b2db      	uxtb	r3, r3
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d001      	beq.n	80102f2 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 80102ee:	f7ff f9df 	bl	800f6b0 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 80102f2:	783b      	ldrb	r3, [r7, #0]
 80102f4:	f003 0308 	and.w	r3, r3, #8
 80102f8:	b2db      	uxtb	r3, r3
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d001      	beq.n	8010302 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 80102fe:	f7ff ff05 	bl	801010c <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 8010302:	783b      	ldrb	r3, [r7, #0]
 8010304:	f003 0304 	and.w	r3, r3, #4
 8010308:	b2db      	uxtb	r3, r3
 801030a:	2b00      	cmp	r3, #0
 801030c:	d001      	beq.n	8010312 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 801030e:	f7ff ffb7 	bl	8010280 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8010312:	783b      	ldrb	r3, [r7, #0]
 8010314:	f003 0302 	and.w	r3, r3, #2
 8010318:	b2db      	uxtb	r3, r3
 801031a:	2b00      	cmp	r3, #0
 801031c:	d001      	beq.n	8010322 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 801031e:	f7ff ffb7 	bl	8010290 <ProcessRadioRxTimeout>
        }
    }
}
 8010322:	bf00      	nop
 8010324:	3710      	adds	r7, #16
 8010326:	46bd      	mov	sp, r7
 8010328:	bd80      	pop	{r7, pc}
 801032a:	bf00      	nop
 801032c:	20001d68 	.word	0x20001d68

08010330 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 8010330:	b480      	push	{r7}
 8010332:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 8010334:	4b10      	ldr	r3, [pc, #64]	@ (8010378 <LoRaMacIsBusy+0x48>)
 8010336:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801033a:	2b01      	cmp	r3, #1
 801033c:	d101      	bne.n	8010342 <LoRaMacIsBusy+0x12>
    {
        return false;
 801033e:	2300      	movs	r3, #0
 8010340:	e015      	b.n	801036e <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 8010342:	4b0e      	ldr	r3, [pc, #56]	@ (801037c <LoRaMacIsBusy+0x4c>)
 8010344:	781b      	ldrb	r3, [r3, #0]
 8010346:	f003 0301 	and.w	r3, r3, #1
 801034a:	b2db      	uxtb	r3, r3
 801034c:	2b00      	cmp	r3, #0
 801034e:	d001      	beq.n	8010354 <LoRaMacIsBusy+0x24>
    {
        return true;
 8010350:	2301      	movs	r3, #1
 8010352:	e00c      	b.n	801036e <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8010354:	4b08      	ldr	r3, [pc, #32]	@ (8010378 <LoRaMacIsBusy+0x48>)
 8010356:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801035a:	2b00      	cmp	r3, #0
 801035c:	d106      	bne.n	801036c <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 801035e:	4b06      	ldr	r3, [pc, #24]	@ (8010378 <LoRaMacIsBusy+0x48>)
 8010360:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8010364:	2b01      	cmp	r3, #1
 8010366:	d101      	bne.n	801036c <LoRaMacIsBusy+0x3c>
    {
        return false;
 8010368:	2300      	movs	r3, #0
 801036a:	e000      	b.n	801036e <LoRaMacIsBusy+0x3e>
    }
    return true;
 801036c:	2301      	movs	r3, #1
}
 801036e:	4618      	mov	r0, r3
 8010370:	46bd      	mov	sp, r7
 8010372:	bc80      	pop	{r7}
 8010374:	4770      	bx	lr
 8010376:	bf00      	nop
 8010378:	20000c00 	.word	0x20000c00
 801037c:	20001d68 	.word	0x20001d68

08010380 <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 8010380:	b480      	push	{r7}
 8010382:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 8010384:	4b05      	ldr	r3, [pc, #20]	@ (801039c <LoRaMacIsStopped+0x1c>)
 8010386:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801038a:	2b01      	cmp	r3, #1
 801038c:	d101      	bne.n	8010392 <LoRaMacIsStopped+0x12>
    {
        return true;
 801038e:	2301      	movs	r3, #1
 8010390:	e000      	b.n	8010394 <LoRaMacIsStopped+0x14>
    }
    return false;
 8010392:	2300      	movs	r3, #0
}
 8010394:	4618      	mov	r0, r3
 8010396:	46bd      	mov	sp, r7
 8010398:	bc80      	pop	{r7}
 801039a:	4770      	bx	lr
 801039c:	20000c00 	.word	0x20000c00

080103a0 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 80103a0:	b480      	push	{r7}
 80103a2:	b083      	sub	sp, #12
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	4603      	mov	r3, r0
 80103a8:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 80103aa:	4a04      	ldr	r2, [pc, #16]	@ (80103bc <LoRaMacEnableRequests+0x1c>)
 80103ac:	79fb      	ldrb	r3, [r7, #7]
 80103ae:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 80103b2:	bf00      	nop
 80103b4:	370c      	adds	r7, #12
 80103b6:	46bd      	mov	sp, r7
 80103b8:	bc80      	pop	{r7}
 80103ba:	4770      	bx	lr
 80103bc:	20000c00 	.word	0x20000c00

080103c0 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b082      	sub	sp, #8
 80103c4:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 80103c6:	4b2c      	ldr	r3, [pc, #176]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 80103c8:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80103cc:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 80103ce:	4b2a      	ldr	r3, [pc, #168]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 80103d0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d14a      	bne.n	801046e <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 80103d8:	4b27      	ldr	r3, [pc, #156]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 80103da:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80103de:	f003 0301 	and.w	r3, r3, #1
 80103e2:	b2db      	uxtb	r3, r3
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d006      	beq.n	80103f6 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 80103e8:	4a23      	ldr	r2, [pc, #140]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 80103ea:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80103ee:	f023 0301 	bic.w	r3, r3, #1
 80103f2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80103f6:	4b20      	ldr	r3, [pc, #128]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 80103f8:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80103fc:	f003 0304 	and.w	r3, r3, #4
 8010400:	b2db      	uxtb	r3, r3
 8010402:	2b00      	cmp	r3, #0
 8010404:	d006      	beq.n	8010414 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8010406:	4a1c      	ldr	r2, [pc, #112]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 8010408:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801040c:	f023 0304 	bic.w	r3, r3, #4
 8010410:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010414:	2001      	movs	r0, #1
 8010416:	f7ff ffc3 	bl	80103a0 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 801041a:	793b      	ldrb	r3, [r7, #4]
 801041c:	f003 0301 	and.w	r3, r3, #1
 8010420:	b2db      	uxtb	r3, r3
 8010422:	2b00      	cmp	r3, #0
 8010424:	d005      	beq.n	8010432 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8010426:	4b14      	ldr	r3, [pc, #80]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 8010428:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	4813      	ldr	r0, [pc, #76]	@ (801047c <LoRaMacHandleRequestEvents+0xbc>)
 8010430:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 8010432:	793b      	ldrb	r3, [r7, #4]
 8010434:	f003 0304 	and.w	r3, r3, #4
 8010438:	b2db      	uxtb	r3, r3
 801043a:	2b00      	cmp	r3, #0
 801043c:	d00e      	beq.n	801045c <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 801043e:	4810      	ldr	r0, [pc, #64]	@ (8010480 <LoRaMacHandleRequestEvents+0xc0>)
 8010440:	f004 fdb6 	bl	8014fb0 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8010444:	f004 fe06 	bl	8015054 <LoRaMacConfirmQueueGetCnt>
 8010448:	4603      	mov	r3, r0
 801044a:	2b00      	cmp	r3, #0
 801044c:	d006      	beq.n	801045c <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 801044e:	4a0a      	ldr	r2, [pc, #40]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 8010450:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010454:	f043 0304 	orr.w	r3, r3, #4
 8010458:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 801045c:	f004 f8b0 	bl	80145c0 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 8010460:	4a05      	ldr	r2, [pc, #20]	@ (8010478 <LoRaMacHandleRequestEvents+0xb8>)
 8010462:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010466:	f023 0310 	bic.w	r3, r3, #16
 801046a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 801046e:	bf00      	nop
 8010470:	3708      	adds	r7, #8
 8010472:	46bd      	mov	sp, r7
 8010474:	bd80      	pop	{r7, pc}
 8010476:	bf00      	nop
 8010478:	20000c00 	.word	0x20000c00
 801047c:	20001040 	.word	0x20001040
 8010480:	20001054 	.word	0x20001054

08010484 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8010484:	b580      	push	{r7, lr}
 8010486:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8010488:	4b16      	ldr	r3, [pc, #88]	@ (80104e4 <LoRaMacHandleIndicationEvents+0x60>)
 801048a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801048e:	f003 0308 	and.w	r3, r3, #8
 8010492:	b2db      	uxtb	r3, r3
 8010494:	2b00      	cmp	r3, #0
 8010496:	d00d      	beq.n	80104b4 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8010498:	4a12      	ldr	r2, [pc, #72]	@ (80104e4 <LoRaMacHandleIndicationEvents+0x60>)
 801049a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801049e:	f023 0308 	bic.w	r3, r3, #8
 80104a2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 80104a6:	4b0f      	ldr	r3, [pc, #60]	@ (80104e4 <LoRaMacHandleIndicationEvents+0x60>)
 80104a8:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 80104ac:	68db      	ldr	r3, [r3, #12]
 80104ae:	490e      	ldr	r1, [pc, #56]	@ (80104e8 <LoRaMacHandleIndicationEvents+0x64>)
 80104b0:	480e      	ldr	r0, [pc, #56]	@ (80104ec <LoRaMacHandleIndicationEvents+0x68>)
 80104b2:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80104b4:	4b0b      	ldr	r3, [pc, #44]	@ (80104e4 <LoRaMacHandleIndicationEvents+0x60>)
 80104b6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80104ba:	f003 0302 	and.w	r3, r3, #2
 80104be:	b2db      	uxtb	r3, r3
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d00d      	beq.n	80104e0 <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 80104c4:	4a07      	ldr	r2, [pc, #28]	@ (80104e4 <LoRaMacHandleIndicationEvents+0x60>)
 80104c6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80104ca:	f023 0302 	bic.w	r3, r3, #2
 80104ce:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 80104d2:	4b04      	ldr	r3, [pc, #16]	@ (80104e4 <LoRaMacHandleIndicationEvents+0x60>)
 80104d4:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 80104d8:	685b      	ldr	r3, [r3, #4]
 80104da:	4903      	ldr	r1, [pc, #12]	@ (80104e8 <LoRaMacHandleIndicationEvents+0x64>)
 80104dc:	4804      	ldr	r0, [pc, #16]	@ (80104f0 <LoRaMacHandleIndicationEvents+0x6c>)
 80104de:	4798      	blx	r3
    }
}
 80104e0:	bf00      	nop
 80104e2:	bd80      	pop	{r7, pc}
 80104e4:	20000c00 	.word	0x20000c00
 80104e8:	2000108c 	.word	0x2000108c
 80104ec:	20001068 	.word	0x20001068
 80104f0:	20001020 	.word	0x20001020

080104f4 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b082      	sub	sp, #8
 80104f8:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 80104fa:	4b2a      	ldr	r3, [pc, #168]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 80104fc:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010500:	f003 0301 	and.w	r3, r3, #1
 8010504:	b2db      	uxtb	r3, r3
 8010506:	2b00      	cmp	r3, #0
 8010508:	d048      	beq.n	801059c <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 801050a:	2300      	movs	r3, #0
 801050c:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 801050e:	2300      	movs	r3, #0
 8010510:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8010512:	4b24      	ldr	r3, [pc, #144]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 8010514:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8010518:	2b00      	cmp	r3, #0
 801051a:	d004      	beq.n	8010526 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 801051c:	4b21      	ldr	r3, [pc, #132]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 801051e:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8010522:	2b03      	cmp	r3, #3
 8010524:	d104      	bne.n	8010530 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8010526:	f002 f96f 	bl	8012808 <CheckRetransUnconfirmedUplink>
 801052a:	4603      	mov	r3, r0
 801052c:	71fb      	strb	r3, [r7, #7]
 801052e:	e010      	b.n	8010552 <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8010530:	4b1c      	ldr	r3, [pc, #112]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 8010532:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8010536:	2b01      	cmp	r3, #1
 8010538:	d10b      	bne.n	8010552 <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 801053a:	4b1a      	ldr	r3, [pc, #104]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 801053c:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 8010540:	2b00      	cmp	r3, #0
 8010542:	d004      	beq.n	801054e <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8010544:	f002 f98c 	bl	8012860 <CheckRetransConfirmedUplink>
 8010548:	4603      	mov	r3, r0
 801054a:	71fb      	strb	r3, [r7, #7]
 801054c:	e001      	b.n	8010552 <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 801054e:	2301      	movs	r3, #1
 8010550:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 8010552:	79fb      	ldrb	r3, [r7, #7]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d00d      	beq.n	8010574 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8010558:	4813      	ldr	r0, [pc, #76]	@ (80105a8 <LoRaMacHandleMcpsRequest+0xb4>)
 801055a:	f00c fbf5 	bl	801cd48 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801055e:	4b11      	ldr	r3, [pc, #68]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 8010560:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010564:	f023 0320 	bic.w	r3, r3, #32
 8010568:	4a0e      	ldr	r2, [pc, #56]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 801056a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 801056e:	f002 f9b1 	bl	80128d4 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 8010572:	e013      	b.n	801059c <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 8010574:	79bb      	ldrb	r3, [r7, #6]
 8010576:	f083 0301 	eor.w	r3, r3, #1
 801057a:	b2db      	uxtb	r3, r3
 801057c:	2b00      	cmp	r3, #0
 801057e:	d00d      	beq.n	801059c <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8010580:	4a08      	ldr	r2, [pc, #32]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 8010582:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010586:	f023 0310 	bic.w	r3, r3, #16
 801058a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 801058e:	4b05      	ldr	r3, [pc, #20]	@ (80105a4 <LoRaMacHandleMcpsRequest+0xb0>)
 8010590:	2200      	movs	r2, #0
 8010592:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 8010596:	2000      	movs	r0, #0
 8010598:	f000 f9c8 	bl	801092c <OnTxDelayedTimerEvent>
}
 801059c:	bf00      	nop
 801059e:	3708      	adds	r7, #8
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}
 80105a4:	20000c00 	.word	0x20000c00
 80105a8:	20000f68 	.word	0x20000f68

080105ac <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80105b0:	4b18      	ldr	r3, [pc, #96]	@ (8010614 <LoRaMacHandleMlmeRequest+0x68>)
 80105b2:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80105b6:	f003 0304 	and.w	r3, r3, #4
 80105ba:	b2db      	uxtb	r3, r3
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d026      	beq.n	801060e <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80105c0:	2001      	movs	r0, #1
 80105c2:	f004 fcdb 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 80105c6:	4603      	mov	r3, r0
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d012      	beq.n	80105f2 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 80105cc:	2001      	movs	r0, #1
 80105ce:	f004 fc77 	bl	8014ec0 <LoRaMacConfirmQueueGetStatus>
 80105d2:	4603      	mov	r3, r0
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d103      	bne.n	80105e0 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 80105d8:	4b0e      	ldr	r3, [pc, #56]	@ (8010614 <LoRaMacHandleMlmeRequest+0x68>)
 80105da:	2200      	movs	r2, #0
 80105dc:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80105e0:	4b0c      	ldr	r3, [pc, #48]	@ (8010614 <LoRaMacHandleMlmeRequest+0x68>)
 80105e2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80105e6:	f023 0302 	bic.w	r3, r3, #2
 80105ea:	4a0a      	ldr	r2, [pc, #40]	@ (8010614 <LoRaMacHandleMlmeRequest+0x68>)
 80105ec:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 80105f0:	e00d      	b.n	801060e <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 80105f2:	2006      	movs	r0, #6
 80105f4:	f004 fcc2 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 80105f8:	4603      	mov	r3, r0
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d007      	beq.n	801060e <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80105fe:	4b05      	ldr	r3, [pc, #20]	@ (8010614 <LoRaMacHandleMlmeRequest+0x68>)
 8010600:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010604:	f023 0302 	bic.w	r3, r3, #2
 8010608:	4a02      	ldr	r2, [pc, #8]	@ (8010614 <LoRaMacHandleMlmeRequest+0x68>)
 801060a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 801060e:	bf00      	nop
 8010610:	bd80      	pop	{r7, pc}
 8010612:	bf00      	nop
 8010614:	20000c00 	.word	0x20000c00

08010618 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8010618:	b580      	push	{r7, lr}
 801061a:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 801061c:	200b      	movs	r0, #11
 801061e:	f004 fcad 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 8010622:	4603      	mov	r3, r0
 8010624:	2b00      	cmp	r3, #0
 8010626:	d019      	beq.n	801065c <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8010628:	4b0e      	ldr	r3, [pc, #56]	@ (8010664 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801062a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801062e:	f003 0301 	and.w	r3, r3, #1
 8010632:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010634:	2b00      	cmp	r3, #0
 8010636:	d111      	bne.n	801065c <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010638:	4b0a      	ldr	r3, [pc, #40]	@ (8010664 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801063a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801063e:	f003 0304 	and.w	r3, r3, #4
 8010642:	b2db      	uxtb	r3, r3
 8010644:	2b00      	cmp	r3, #0
 8010646:	d009      	beq.n	801065c <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010648:	4b06      	ldr	r3, [pc, #24]	@ (8010664 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801064a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801064e:	f023 0302 	bic.w	r3, r3, #2
 8010652:	4a04      	ldr	r2, [pc, #16]	@ (8010664 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010654:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 8010658:	2301      	movs	r3, #1
 801065a:	e000      	b.n	801065e <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 801065c:	2300      	movs	r3, #0
}
 801065e:	4618      	mov	r0, r3
 8010660:	bd80      	pop	{r7, pc}
 8010662:	bf00      	nop
 8010664:	20000c00 	.word	0x20000c00

08010668 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 8010668:	b480      	push	{r7}
 801066a:	b083      	sub	sp, #12
 801066c:	af00      	add	r7, sp, #0
 801066e:	4603      	mov	r3, r0
 8010670:	71fb      	strb	r3, [r7, #7]
 8010672:	460b      	mov	r3, r1
 8010674:	71bb      	strb	r3, [r7, #6]
 8010676:	4613      	mov	r3, r2
 8010678:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 801067a:	79fb      	ldrb	r3, [r7, #7]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d00a      	beq.n	8010696 <CheckForMinimumAbpDatarate+0x2e>
 8010680:	79bb      	ldrb	r3, [r7, #6]
 8010682:	2b01      	cmp	r3, #1
 8010684:	d107      	bne.n	8010696 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 8010686:	797b      	ldrb	r3, [r7, #5]
 8010688:	f083 0301 	eor.w	r3, r3, #1
 801068c:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 801068e:	2b00      	cmp	r3, #0
 8010690:	d001      	beq.n	8010696 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 8010692:	2301      	movs	r3, #1
 8010694:	e000      	b.n	8010698 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 8010696:	2300      	movs	r3, #0
}
 8010698:	4618      	mov	r0, r3
 801069a:	370c      	adds	r7, #12
 801069c:	46bd      	mov	sp, r7
 801069e:	bc80      	pop	{r7}
 80106a0:	4770      	bx	lr
	...

080106a4 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 80106a4:	b480      	push	{r7}
 80106a6:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 80106a8:	4b0d      	ldr	r3, [pc, #52]	@ (80106e0 <LoRaMacCheckForRxAbort+0x3c>)
 80106aa:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80106ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d00f      	beq.n	80106d6 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 80106b6:	4b0a      	ldr	r3, [pc, #40]	@ (80106e0 <LoRaMacCheckForRxAbort+0x3c>)
 80106b8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80106bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80106c0:	4a07      	ldr	r2, [pc, #28]	@ (80106e0 <LoRaMacCheckForRxAbort+0x3c>)
 80106c2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80106c6:	4b06      	ldr	r3, [pc, #24]	@ (80106e0 <LoRaMacCheckForRxAbort+0x3c>)
 80106c8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80106cc:	f023 0302 	bic.w	r3, r3, #2
 80106d0:	4a03      	ldr	r2, [pc, #12]	@ (80106e0 <LoRaMacCheckForRxAbort+0x3c>)
 80106d2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 80106d6:	bf00      	nop
 80106d8:	46bd      	mov	sp, r7
 80106da:	bc80      	pop	{r7}
 80106dc:	4770      	bx	lr
 80106de:	bf00      	nop
 80106e0:	20000c00 	.word	0x20000c00

080106e4 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b084      	sub	sp, #16
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 80106ec:	2300      	movs	r3, #0
 80106ee:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 80106f0:	2300      	movs	r3, #0
 80106f2:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 80106f4:	4b51      	ldr	r3, [pc, #324]	@ (801083c <LoRaMacHandleNvm+0x158>)
 80106f6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	f040 8099 	bne.w	8010832 <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	2124      	movs	r1, #36	@ 0x24
 8010704:	4618      	mov	r0, r3
 8010706:	f008 fa21 	bl	8018b4c <Crc32>
 801070a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010710:	68ba      	ldr	r2, [r7, #8]
 8010712:	429a      	cmp	r2, r3
 8010714:	d006      	beq.n	8010724 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	68ba      	ldr	r2, [r7, #8]
 801071a:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 801071c:	89fb      	ldrh	r3, [r7, #14]
 801071e:	f043 0301 	orr.w	r3, r3, #1
 8010722:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	3328      	adds	r3, #40	@ 0x28
 8010728:	211c      	movs	r1, #28
 801072a:	4618      	mov	r0, r3
 801072c:	f008 fa0e 	bl	8018b4c <Crc32>
 8010730:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010736:	68ba      	ldr	r2, [r7, #8]
 8010738:	429a      	cmp	r2, r3
 801073a:	d006      	beq.n	801074a <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	68ba      	ldr	r2, [r7, #8]
 8010740:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 8010742:	89fb      	ldrh	r3, [r7, #14]
 8010744:	f043 0302 	orr.w	r3, r3, #2
 8010748:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	3348      	adds	r3, #72	@ 0x48
 801074e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010752:	4618      	mov	r0, r3
 8010754:	f008 f9fa 	bl	8018b4c <Crc32>
 8010758:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8010760:	68ba      	ldr	r2, [r7, #8]
 8010762:	429a      	cmp	r2, r3
 8010764:	d007      	beq.n	8010776 <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	68ba      	ldr	r2, [r7, #8]
 801076a:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 801076e:	89fb      	ldrh	r3, [r7, #14]
 8010770:	f043 0304 	orr.w	r3, r3, #4
 8010774:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 801077c:	21d4      	movs	r1, #212	@ 0xd4
 801077e:	4618      	mov	r0, r3
 8010780:	f008 f9e4 	bl	8018b4c <Crc32>
 8010784:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 801078c:	68ba      	ldr	r2, [r7, #8]
 801078e:	429a      	cmp	r2, r3
 8010790:	d007      	beq.n	80107a2 <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	68ba      	ldr	r2, [r7, #8]
 8010796:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 801079a:	89fb      	ldrh	r3, [r7, #14]
 801079c:	f043 0308 	orr.w	r3, r3, #8
 80107a0:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 80107a8:	2110      	movs	r1, #16
 80107aa:	4618      	mov	r0, r3
 80107ac:	f008 f9ce 	bl	8018b4c <Crc32>
 80107b0:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 80107b8:	68ba      	ldr	r2, [r7, #8]
 80107ba:	429a      	cmp	r2, r3
 80107bc:	d007      	beq.n	80107ce <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	68ba      	ldr	r2, [r7, #8]
 80107c2:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 80107c6:	89fb      	ldrh	r3, [r7, #14]
 80107c8:	f043 0310 	orr.w	r3, r3, #16
 80107cc:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 80107d4:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80107d8:	4618      	mov	r0, r3
 80107da:	f008 f9b7 	bl	8018b4c <Crc32>
 80107de:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 80107e6:	68ba      	ldr	r2, [r7, #8]
 80107e8:	429a      	cmp	r2, r3
 80107ea:	d007      	beq.n	80107fc <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	68ba      	ldr	r2, [r7, #8]
 80107f0:	f8c3 25b0 	str.w	r2, [r3, #1456]	@ 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 80107f4:	89fb      	ldrh	r3, [r7, #14]
 80107f6:	f043 0320 	orr.w	r3, r3, #32
 80107fa:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 8010802:	2114      	movs	r1, #20
 8010804:	4618      	mov	r0, r3
 8010806:	f008 f9a1 	bl	8018b4c <Crc32>
 801080a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 8010812:	68ba      	ldr	r2, [r7, #8]
 8010814:	429a      	cmp	r2, r3
 8010816:	d007      	beq.n	8010828 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	68ba      	ldr	r2, [r7, #8]
 801081c:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 8010820:	89fb      	ldrh	r3, [r7, #14]
 8010822:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010826:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 8010828:	89fb      	ldrh	r3, [r7, #14]
 801082a:	4618      	mov	r0, r3
 801082c:	f002 f8a4 	bl	8012978 <CallNvmDataChangeCallback>
 8010830:	e000      	b.n	8010834 <LoRaMacHandleNvm+0x150>
        return;
 8010832:	bf00      	nop
}
 8010834:	3710      	adds	r7, #16
 8010836:	46bd      	mov	sp, r7
 8010838:	bd80      	pop	{r7, pc}
 801083a:	bf00      	nop
 801083c:	20000c00 	.word	0x20000c00

08010840 <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 8010840:	b580      	push	{r7, lr}
 8010842:	b084      	sub	sp, #16
 8010844:	af00      	add	r7, sp, #0
 8010846:	6078      	str	r0, [r7, #4]
 8010848:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d00d      	beq.n	801086c <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 8010850:	6838      	ldr	r0, [r7, #0]
 8010852:	f00c fba5 	bl	801cfa0 <UTIL_TIMER_GetElapsedTime>
 8010856:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 8010858:	68fa      	ldr	r2, [r7, #12]
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	429a      	cmp	r2, r3
 801085e:	d905      	bls.n	801086c <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 8010860:	4b05      	ldr	r3, [pc, #20]	@ (8010878 <LoRaMacHandleResponseTimeout+0x38>)
 8010862:	2200      	movs	r2, #0
 8010864:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 8010868:	2301      	movs	r3, #1
 801086a:	e000      	b.n	801086e <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 801086c:	2300      	movs	r3, #0
}
 801086e:	4618      	mov	r0, r3
 8010870:	3710      	adds	r7, #16
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}
 8010876:	bf00      	nop
 8010878:	20001140 	.word	0x20001140

0801087c <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b082      	sub	sp, #8
 8010880:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 8010882:	2300      	movs	r3, #0
 8010884:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 8010886:	f7ff fd0b 	bl	80102a0 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 801088a:	f003 ff08 	bl	801469e <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 801088e:	4b25      	ldr	r3, [pc, #148]	@ (8010924 <LoRaMacProcess+0xa8>)
 8010890:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010894:	f003 0310 	and.w	r3, r3, #16
 8010898:	b2db      	uxtb	r3, r3
 801089a:	2b00      	cmp	r3, #0
 801089c:	d023      	beq.n	80108e6 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 801089e:	2000      	movs	r0, #0
 80108a0:	f7ff fd7e 	bl	80103a0 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 80108a4:	f7ff fefe 	bl	80106a4 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 80108a8:	f002 f884 	bl	80129b4 <IsRequestPending>
 80108ac:	4603      	mov	r3, r0
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d006      	beq.n	80108c0 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 80108b2:	f7ff feb1 	bl	8010618 <LoRaMacCheckForBeaconAcquisition>
 80108b6:	4603      	mov	r3, r0
 80108b8:	461a      	mov	r2, r3
 80108ba:	79fb      	ldrb	r3, [r7, #7]
 80108bc:	4313      	orrs	r3, r2
 80108be:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 80108c0:	79fb      	ldrb	r3, [r7, #7]
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d103      	bne.n	80108ce <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 80108c6:	f7ff fe71 	bl	80105ac <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 80108ca:	f7ff fe13 	bl	80104f4 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 80108ce:	f7ff fd77 	bl	80103c0 <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80108d2:	2001      	movs	r0, #1
 80108d4:	f7ff fd64 	bl	80103a0 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80108d8:	4a12      	ldr	r2, [pc, #72]	@ (8010924 <LoRaMacProcess+0xa8>)
 80108da:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80108de:	f043 0320 	orr.w	r3, r3, #32
 80108e2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 80108e6:	f7ff fdcd 	bl	8010484 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 80108ea:	4b0e      	ldr	r3, [pc, #56]	@ (8010924 <LoRaMacProcess+0xa8>)
 80108ec:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80108f0:	2b02      	cmp	r3, #2
 80108f2:	d101      	bne.n	80108f8 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 80108f4:	f001 fc48 	bl	8012188 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 80108f8:	4b0a      	ldr	r3, [pc, #40]	@ (8010924 <LoRaMacProcess+0xa8>)
 80108fa:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80108fe:	f003 0320 	and.w	r3, r3, #32
 8010902:	b2db      	uxtb	r3, r3
 8010904:	2b00      	cmp	r3, #0
 8010906:	d009      	beq.n	801091c <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 8010908:	4a06      	ldr	r2, [pc, #24]	@ (8010924 <LoRaMacProcess+0xa8>)
 801090a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801090e:	f023 0320 	bic.w	r3, r3, #32
 8010912:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 8010916:	4804      	ldr	r0, [pc, #16]	@ (8010928 <LoRaMacProcess+0xac>)
 8010918:	f7ff fee4 	bl	80106e4 <LoRaMacHandleNvm>
    }
}
 801091c:	bf00      	nop
 801091e:	3708      	adds	r7, #8
 8010920:	46bd      	mov	sp, r7
 8010922:	bd80      	pop	{r7, pc}
 8010924:	20000c00 	.word	0x20000c00
 8010928:	20001140 	.word	0x20001140

0801092c <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b082      	sub	sp, #8
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8010934:	481e      	ldr	r0, [pc, #120]	@ (80109b0 <OnTxDelayedTimerEvent+0x84>)
 8010936:	f00c fa07 	bl	801cd48 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801093a:	4b1e      	ldr	r3, [pc, #120]	@ (80109b4 <OnTxDelayedTimerEvent+0x88>)
 801093c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010940:	f023 0320 	bic.w	r3, r3, #32
 8010944:	4a1b      	ldr	r2, [pc, #108]	@ (80109b4 <OnTxDelayedTimerEvent+0x88>)
 8010946:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 801094a:	4b1b      	ldr	r3, [pc, #108]	@ (80109b8 <OnTxDelayedTimerEvent+0x8c>)
 801094c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010950:	4a18      	ldr	r2, [pc, #96]	@ (80109b4 <OnTxDelayedTimerEvent+0x88>)
 8010952:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 8010956:	4611      	mov	r1, r2
 8010958:	4618      	mov	r0, r3
 801095a:	f7ff ff71 	bl	8010840 <LoRaMacHandleResponseTimeout>
 801095e:	4603      	mov	r3, r0
 8010960:	2b00      	cmp	r3, #0
 8010962:	d11e      	bne.n	80109a2 <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 8010964:	2001      	movs	r0, #1
 8010966:	f001 f959 	bl	8011c1c <ScheduleTx>
 801096a:	4603      	mov	r3, r0
 801096c:	2b00      	cmp	r3, #0
 801096e:	d01a      	beq.n	80109a6 <OnTxDelayedTimerEvent+0x7a>
 8010970:	2b0b      	cmp	r3, #11
 8010972:	d018      	beq.n	80109a6 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010974:	4b10      	ldr	r3, [pc, #64]	@ (80109b8 <OnTxDelayedTimerEvent+0x8c>)
 8010976:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801097a:	b2da      	uxtb	r2, r3
 801097c:	4b0d      	ldr	r3, [pc, #52]	@ (80109b4 <OnTxDelayedTimerEvent+0x88>)
 801097e:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8010982:	4b0c      	ldr	r3, [pc, #48]	@ (80109b4 <OnTxDelayedTimerEvent+0x88>)
 8010984:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8010988:	4b0a      	ldr	r3, [pc, #40]	@ (80109b4 <OnTxDelayedTimerEvent+0x88>)
 801098a:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 801098e:	4b09      	ldr	r3, [pc, #36]	@ (80109b4 <OnTxDelayedTimerEvent+0x88>)
 8010990:	2209      	movs	r2, #9
 8010992:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8010996:	2009      	movs	r0, #9
 8010998:	f004 fabc 	bl	8014f14 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 801099c:	f001 ff9a 	bl	80128d4 <StopRetransmission>
            break;
 80109a0:	e002      	b.n	80109a8 <OnTxDelayedTimerEvent+0x7c>
        return;
 80109a2:	bf00      	nop
 80109a4:	e000      	b.n	80109a8 <OnTxDelayedTimerEvent+0x7c>
            break;
 80109a6:	bf00      	nop
        }
    }
}
 80109a8:	3708      	adds	r7, #8
 80109aa:	46bd      	mov	sp, r7
 80109ac:	bd80      	pop	{r7, pc}
 80109ae:	bf00      	nop
 80109b0:	20000f68 	.word	0x20000f68
 80109b4:	20000c00 	.word	0x20000c00
 80109b8:	20001140 	.word	0x20001140

080109bc <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b082      	sub	sp, #8
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 80109c4:	4b17      	ldr	r3, [pc, #92]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 80109c6:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 80109ca:	4b16      	ldr	r3, [pc, #88]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 80109cc:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 80109d0:	4b15      	ldr	r3, [pc, #84]	@ (8010a28 <OnRxWindow1TimerEvent+0x6c>)
 80109d2:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80109d6:	b25a      	sxtb	r2, r3
 80109d8:	4b12      	ldr	r3, [pc, #72]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 80109da:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80109de:	4b12      	ldr	r3, [pc, #72]	@ (8010a28 <OnRxWindow1TimerEvent+0x6c>)
 80109e0:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80109e4:	4b0f      	ldr	r3, [pc, #60]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 80109e6:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80109ea:	4b0f      	ldr	r3, [pc, #60]	@ (8010a28 <OnRxWindow1TimerEvent+0x6c>)
 80109ec:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80109f0:	4b0c      	ldr	r3, [pc, #48]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 80109f2:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 80109f6:	4b0b      	ldr	r3, [pc, #44]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 80109f8:	2200      	movs	r2, #0
 80109fa:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 80109fe:	4b09      	ldr	r3, [pc, #36]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 8010a00:	2200      	movs	r2, #0
 8010a02:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010a06:	4b08      	ldr	r3, [pc, #32]	@ (8010a28 <OnRxWindow1TimerEvent+0x6c>)
 8010a08:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010a0c:	4b05      	ldr	r3, [pc, #20]	@ (8010a24 <OnRxWindow1TimerEvent+0x68>)
 8010a0e:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8010a12:	4906      	ldr	r1, [pc, #24]	@ (8010a2c <OnRxWindow1TimerEvent+0x70>)
 8010a14:	4806      	ldr	r0, [pc, #24]	@ (8010a30 <OnRxWindow1TimerEvent+0x74>)
 8010a16:	f001 fb83 	bl	8012120 <RxWindowSetup>
}
 8010a1a:	bf00      	nop
 8010a1c:	3708      	adds	r7, #8
 8010a1e:	46bd      	mov	sp, r7
 8010a20:	bd80      	pop	{r7, pc}
 8010a22:	bf00      	nop
 8010a24:	20000c00 	.word	0x20000c00
 8010a28:	20001140 	.word	0x20001140
 8010a2c:	20000fb8 	.word	0x20000fb8
 8010a30:	20000f80 	.word	0x20000f80

08010a34 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b082      	sub	sp, #8
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010a3c:	4b19      	ldr	r3, [pc, #100]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a3e:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d029      	beq.n	8010a9a <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8010a46:	4b17      	ldr	r3, [pc, #92]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a48:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010a4c:	4b15      	ldr	r3, [pc, #84]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a4e:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8010a52:	4b15      	ldr	r3, [pc, #84]	@ (8010aa8 <OnRxWindow2TimerEvent+0x74>)
 8010a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010a56:	4a13      	ldr	r2, [pc, #76]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a58:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010a5c:	4b12      	ldr	r3, [pc, #72]	@ (8010aa8 <OnRxWindow2TimerEvent+0x74>)
 8010a5e:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010a62:	4b10      	ldr	r3, [pc, #64]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a64:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010a68:	4b0f      	ldr	r3, [pc, #60]	@ (8010aa8 <OnRxWindow2TimerEvent+0x74>)
 8010a6a:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a70:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8010a74:	4b0b      	ldr	r3, [pc, #44]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a76:	2200      	movs	r2, #0
 8010a78:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010a7c:	4b09      	ldr	r3, [pc, #36]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a7e:	2201      	movs	r2, #1
 8010a80:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010a84:	4b08      	ldr	r3, [pc, #32]	@ (8010aa8 <OnRxWindow2TimerEvent+0x74>)
 8010a86:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010a8a:	4b06      	ldr	r3, [pc, #24]	@ (8010aa4 <OnRxWindow2TimerEvent+0x70>)
 8010a8c:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8010a90:	4906      	ldr	r1, [pc, #24]	@ (8010aac <OnRxWindow2TimerEvent+0x78>)
 8010a92:	4807      	ldr	r0, [pc, #28]	@ (8010ab0 <OnRxWindow2TimerEvent+0x7c>)
 8010a94:	f001 fb44 	bl	8012120 <RxWindowSetup>
 8010a98:	e000      	b.n	8010a9c <OnRxWindow2TimerEvent+0x68>
        return;
 8010a9a:	bf00      	nop
}
 8010a9c:	3708      	adds	r7, #8
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	bd80      	pop	{r7, pc}
 8010aa2:	bf00      	nop
 8010aa4:	20000c00 	.word	0x20000c00
 8010aa8:	20001140 	.word	0x20001140
 8010aac:	20000fd0 	.word	0x20000fd0
 8010ab0:	20000f98 	.word	0x20000f98

08010ab4 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 8010ab4:	b580      	push	{r7, lr}
 8010ab6:	b082      	sub	sp, #8
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8010abc:	4808      	ldr	r0, [pc, #32]	@ (8010ae0 <OnRetransmitTimeoutTimerEvent+0x2c>)
 8010abe:	f00c f943 	bl	801cd48 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 8010ac2:	4b08      	ldr	r3, [pc, #32]	@ (8010ae4 <OnRetransmitTimeoutTimerEvent+0x30>)
 8010ac4:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d003      	beq.n	8010ad4 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 8010acc:	4b05      	ldr	r3, [pc, #20]	@ (8010ae4 <OnRetransmitTimeoutTimerEvent+0x30>)
 8010ace:	2201      	movs	r2, #1
 8010ad0:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 8010ad4:	f001 ff3a 	bl	801294c <OnMacProcessNotify>
}
 8010ad8:	bf00      	nop
 8010ada:	3708      	adds	r7, #8
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}
 8010ae0:	20001000 	.word	0x20001000
 8010ae4:	20000c00 	.word	0x20000c00

08010ae8 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b084      	sub	sp, #16
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	60ba      	str	r2, [r7, #8]
 8010af0:	607b      	str	r3, [r7, #4]
 8010af2:	4603      	mov	r3, r0
 8010af4:	73fb      	strb	r3, [r7, #15]
 8010af6:	460b      	mov	r3, r1
 8010af8:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8010afa:	68bb      	ldr	r3, [r7, #8]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d005      	beq.n	8010b0c <GetFCntDown+0x24>
 8010b00:	69bb      	ldr	r3, [r7, #24]
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d002      	beq.n	8010b0c <GetFCntDown+0x24>
 8010b06:	69fb      	ldr	r3, [r7, #28]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d101      	bne.n	8010b10 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8010b0c:	2309      	movs	r3, #9
 8010b0e:	e028      	b.n	8010b62 <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8010b10:	7bfb      	ldrb	r3, [r7, #15]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d016      	beq.n	8010b44 <GetFCntDown+0x5c>
 8010b16:	2b01      	cmp	r3, #1
 8010b18:	d118      	bne.n	8010b4c <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8010b1a:	79bb      	ldrb	r3, [r7, #6]
 8010b1c:	2b01      	cmp	r3, #1
 8010b1e:	d10d      	bne.n	8010b3c <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8010b20:	7bbb      	ldrb	r3, [r7, #14]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d002      	beq.n	8010b2c <GetFCntDown+0x44>
 8010b26:	7bbb      	ldrb	r3, [r7, #14]
 8010b28:	2b03      	cmp	r3, #3
 8010b2a:	d103      	bne.n	8010b34 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8010b2c:	69bb      	ldr	r3, [r7, #24]
 8010b2e:	2202      	movs	r2, #2
 8010b30:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 8010b32:	e00d      	b.n	8010b50 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 8010b34:	69bb      	ldr	r3, [r7, #24]
 8010b36:	2201      	movs	r2, #1
 8010b38:	701a      	strb	r2, [r3, #0]
            break;
 8010b3a:	e009      	b.n	8010b50 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8010b3c:	69bb      	ldr	r3, [r7, #24]
 8010b3e:	2203      	movs	r2, #3
 8010b40:	701a      	strb	r2, [r3, #0]
            break;
 8010b42:	e005      	b.n	8010b50 <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 8010b44:	69bb      	ldr	r3, [r7, #24]
 8010b46:	2204      	movs	r2, #4
 8010b48:	701a      	strb	r2, [r3, #0]
            break;
 8010b4a:	e001      	b.n	8010b50 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8010b4c:	2305      	movs	r3, #5
 8010b4e:	e008      	b.n	8010b62 <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 8010b50:	69bb      	ldr	r3, [r7, #24]
 8010b52:	7818      	ldrb	r0, [r3, #0]
 8010b54:	68bb      	ldr	r3, [r7, #8]
 8010b56:	89db      	ldrh	r3, [r3, #14]
 8010b58:	69fa      	ldr	r2, [r7, #28]
 8010b5a:	4619      	mov	r1, r3
 8010b5c:	f004 fe14 	bl	8015788 <LoRaMacCryptoGetFCntDown>
 8010b60:	4603      	mov	r3, r0
}
 8010b62:	4618      	mov	r0, r3
 8010b64:	3710      	adds	r7, #16
 8010b66:	46bd      	mov	sp, r7
 8010b68:	bd80      	pop	{r7, pc}
	...

08010b6c <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8010b6c:	b5b0      	push	{r4, r5, r7, lr}
 8010b6e:	b084      	sub	sp, #16
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	4603      	mov	r3, r0
 8010b74:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010b76:	2303      	movs	r3, #3
 8010b78:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010b7a:	4b6e      	ldr	r3, [pc, #440]	@ (8010d34 <SwitchClass+0x1c8>)
 8010b7c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010b80:	2b02      	cmp	r3, #2
 8010b82:	f000 80bb 	beq.w	8010cfc <SwitchClass+0x190>
 8010b86:	2b02      	cmp	r3, #2
 8010b88:	f300 80ce 	bgt.w	8010d28 <SwitchClass+0x1bc>
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d003      	beq.n	8010b98 <SwitchClass+0x2c>
 8010b90:	2b01      	cmp	r3, #1
 8010b92:	f000 80a5 	beq.w	8010ce0 <SwitchClass+0x174>
 8010b96:	e0c7      	b.n	8010d28 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8010b98:	79fb      	ldrb	r3, [r7, #7]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d109      	bne.n	8010bb2 <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8010b9e:	4b65      	ldr	r3, [pc, #404]	@ (8010d34 <SwitchClass+0x1c8>)
 8010ba0:	4a64      	ldr	r2, [pc, #400]	@ (8010d34 <SwitchClass+0x1c8>)
 8010ba2:	3374      	adds	r3, #116	@ 0x74
 8010ba4:	326c      	adds	r2, #108	@ 0x6c
 8010ba6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010baa:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 8010bae:	2300      	movs	r3, #0
 8010bb0:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 8010bb2:	79fb      	ldrb	r3, [r7, #7]
 8010bb4:	2b01      	cmp	r3, #1
 8010bb6:	d10c      	bne.n	8010bd2 <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8010bb8:	79fb      	ldrb	r3, [r7, #7]
 8010bba:	4618      	mov	r0, r3
 8010bbc:	f003 fd06 	bl	80145cc <LoRaMacClassBSwitchClass>
 8010bc0:	4603      	mov	r3, r0
 8010bc2:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 8010bc4:	7bfb      	ldrb	r3, [r7, #15]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d103      	bne.n	8010bd2 <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 8010bca:	4a5a      	ldr	r2, [pc, #360]	@ (8010d34 <SwitchClass+0x1c8>)
 8010bcc:	79fb      	ldrb	r3, [r7, #7]
 8010bce:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 8010bd2:	79fb      	ldrb	r3, [r7, #7]
 8010bd4:	2b02      	cmp	r3, #2
 8010bd6:	f040 80a2 	bne.w	8010d1e <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010bda:	4a56      	ldr	r2, [pc, #344]	@ (8010d34 <SwitchClass+0x1c8>)
 8010bdc:	79fb      	ldrb	r3, [r7, #7]
 8010bde:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8010be2:	4a55      	ldr	r2, [pc, #340]	@ (8010d38 <SwitchClass+0x1cc>)
 8010be4:	4b54      	ldr	r3, [pc, #336]	@ (8010d38 <SwitchClass+0x1cc>)
 8010be6:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8010bea:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8010bee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010bf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010bf2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010bf6:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010bfa:	4b4f      	ldr	r3, [pc, #316]	@ (8010d38 <SwitchClass+0x1cc>)
 8010bfc:	2202      	movs	r2, #2
 8010bfe:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010c02:	2300      	movs	r3, #0
 8010c04:	73bb      	strb	r3, [r7, #14]
 8010c06:	e05b      	b.n	8010cc0 <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8010c08:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010c0c:	4949      	ldr	r1, [pc, #292]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c0e:	4613      	mov	r3, r2
 8010c10:	005b      	lsls	r3, r3, #1
 8010c12:	4413      	add	r3, r2
 8010c14:	011b      	lsls	r3, r3, #4
 8010c16:	440b      	add	r3, r1
 8010c18:	33e9      	adds	r3, #233	@ 0xe9
 8010c1a:	781b      	ldrb	r3, [r3, #0]
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d049      	beq.n	8010cb4 <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 8010c20:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010c24:	4943      	ldr	r1, [pc, #268]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c26:	4613      	mov	r3, r2
 8010c28:	005b      	lsls	r3, r3, #1
 8010c2a:	4413      	add	r3, r2
 8010c2c:	011b      	lsls	r3, r3, #4
 8010c2e:	440b      	add	r3, r1
 8010c30:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8010c34:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8010c36:	2b02      	cmp	r3, #2
 8010c38:	d13c      	bne.n	8010cb4 <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 8010c3a:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010c3e:	493d      	ldr	r1, [pc, #244]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c40:	4613      	mov	r3, r2
 8010c42:	005b      	lsls	r3, r3, #1
 8010c44:	4413      	add	r3, r2
 8010c46:	011b      	lsls	r3, r3, #4
 8010c48:	440b      	add	r3, r1
 8010c4a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	4a38      	ldr	r2, [pc, #224]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c52:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 8010c54:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010c58:	4936      	ldr	r1, [pc, #216]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c5a:	4613      	mov	r3, r2
 8010c5c:	005b      	lsls	r3, r3, #1
 8010c5e:	4413      	add	r3, r2
 8010c60:	011b      	lsls	r3, r3, #4
 8010c62:	440b      	add	r3, r1
 8010c64:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8010c68:	f993 3000 	ldrsb.w	r3, [r3]
 8010c6c:	b2da      	uxtb	r2, r3
 8010c6e:	4b31      	ldr	r3, [pc, #196]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8010c74:	4b30      	ldr	r3, [pc, #192]	@ (8010d38 <SwitchClass+0x1cc>)
 8010c76:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8010d38 <SwitchClass+0x1cc>)
 8010c7c:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010c80:	4b2c      	ldr	r3, [pc, #176]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c84:	4a2c      	ldr	r2, [pc, #176]	@ (8010d38 <SwitchClass+0x1cc>)
 8010c86:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c8c:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010c90:	4b29      	ldr	r3, [pc, #164]	@ (8010d38 <SwitchClass+0x1cc>)
 8010c92:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010c96:	4b27      	ldr	r3, [pc, #156]	@ (8010d34 <SwitchClass+0x1c8>)
 8010c98:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010c9c:	4b26      	ldr	r3, [pc, #152]	@ (8010d38 <SwitchClass+0x1cc>)
 8010c9e:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8010ca2:	4b25      	ldr	r3, [pc, #148]	@ (8010d38 <SwitchClass+0x1cc>)
 8010ca4:	2203      	movs	r2, #3
 8010ca6:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8010caa:	4b23      	ldr	r3, [pc, #140]	@ (8010d38 <SwitchClass+0x1cc>)
 8010cac:	2201      	movs	r2, #1
 8010cae:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 8010cb2:	e009      	b.n	8010cc8 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010cb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010cb8:	b2db      	uxtb	r3, r3
 8010cba:	3301      	adds	r3, #1
 8010cbc:	b2db      	uxtb	r3, r3
 8010cbe:	73bb      	strb	r3, [r7, #14]
 8010cc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	dd9f      	ble.n	8010c08 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8010cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8010d38 <SwitchClass+0x1cc>)
 8010cca:	2200      	movs	r2, #0
 8010ccc:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8010cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8010d3c <SwitchClass+0x1d0>)
 8010cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cd4:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8010cd6:	f001 fa57 	bl	8012188 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 8010cda:	2300      	movs	r3, #0
 8010cdc:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8010cde:	e01e      	b.n	8010d1e <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8010ce0:	79fb      	ldrb	r3, [r7, #7]
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	f003 fc72 	bl	80145cc <LoRaMacClassBSwitchClass>
 8010ce8:	4603      	mov	r3, r0
 8010cea:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8010cec:	7bfb      	ldrb	r3, [r7, #15]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d117      	bne.n	8010d22 <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010cf2:	4a10      	ldr	r2, [pc, #64]	@ (8010d34 <SwitchClass+0x1c8>)
 8010cf4:	79fb      	ldrb	r3, [r7, #7]
 8010cf6:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 8010cfa:	e012      	b.n	8010d22 <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8010cfc:	79fb      	ldrb	r3, [r7, #7]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d111      	bne.n	8010d26 <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 8010d02:	4b0d      	ldr	r3, [pc, #52]	@ (8010d38 <SwitchClass+0x1cc>)
 8010d04:	2206      	movs	r2, #6
 8010d06:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 8010d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8010d34 <SwitchClass+0x1c8>)
 8010d0c:	79fb      	ldrb	r3, [r7, #7]
 8010d0e:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8010d12:	4b0a      	ldr	r3, [pc, #40]	@ (8010d3c <SwitchClass+0x1d0>)
 8010d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d16:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8010d18:	2300      	movs	r3, #0
 8010d1a:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 8010d1c:	e003      	b.n	8010d26 <SwitchClass+0x1ba>
            break;
 8010d1e:	bf00      	nop
 8010d20:	e002      	b.n	8010d28 <SwitchClass+0x1bc>
            break;
 8010d22:	bf00      	nop
 8010d24:	e000      	b.n	8010d28 <SwitchClass+0x1bc>
            break;
 8010d26:	bf00      	nop
        }
    }

    return status;
 8010d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	3710      	adds	r7, #16
 8010d2e:	46bd      	mov	sp, r7
 8010d30:	bdb0      	pop	{r4, r5, r7, pc}
 8010d32:	bf00      	nop
 8010d34:	20001140 	.word	0x20001140
 8010d38:	20000c00 	.word	0x20000c00
 8010d3c:	08021ab8 	.word	0x08021ab8

08010d40 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8010d40:	b580      	push	{r7, lr}
 8010d42:	b086      	sub	sp, #24
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	4603      	mov	r3, r0
 8010d48:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010d4a:	4b10      	ldr	r3, [pc, #64]	@ (8010d8c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010d4c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010d50:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8010d52:	79fb      	ldrb	r3, [r7, #7]
 8010d54:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8010d56:	230d      	movs	r3, #13
 8010d58:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 8010d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8010d8c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010d5c:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d001      	beq.n	8010d68 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8010d64:	230e      	movs	r3, #14
 8010d66:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010d68:	4b08      	ldr	r3, [pc, #32]	@ (8010d8c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010d6a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010d6e:	f107 0210 	add.w	r2, r7, #16
 8010d72:	4611      	mov	r1, r2
 8010d74:	4618      	mov	r0, r3
 8010d76:	f005 fb69 	bl	801644c <RegionGetPhyParam>
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	b2db      	uxtb	r3, r3
}
 8010d82:	4618      	mov	r0, r3
 8010d84:	3718      	adds	r7, #24
 8010d86:	46bd      	mov	sp, r7
 8010d88:	bd80      	pop	{r7, pc}
 8010d8a:	bf00      	nop
 8010d8c:	20001140 	.word	0x20001140

08010d90 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8010d90:	b580      	push	{r7, lr}
 8010d92:	b084      	sub	sp, #16
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	4603      	mov	r3, r0
 8010d98:	71fb      	strb	r3, [r7, #7]
 8010d9a:	460b      	mov	r3, r1
 8010d9c:	71bb      	strb	r3, [r7, #6]
 8010d9e:	4613      	mov	r3, r2
 8010da0:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8010da2:	2300      	movs	r3, #0
 8010da4:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 8010da6:	2300      	movs	r3, #0
 8010da8:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010daa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010dae:	4618      	mov	r0, r3
 8010db0:	f7ff ffc6 	bl	8010d40 <GetMaxAppPayloadWithoutFOptsLength>
 8010db4:	4603      	mov	r3, r0
 8010db6:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8010db8:	79fb      	ldrb	r3, [r7, #7]
 8010dba:	b29a      	uxth	r2, r3
 8010dbc:	797b      	ldrb	r3, [r7, #5]
 8010dbe:	b29b      	uxth	r3, r3
 8010dc0:	4413      	add	r3, r2
 8010dc2:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8010dc4:	89ba      	ldrh	r2, [r7, #12]
 8010dc6:	89fb      	ldrh	r3, [r7, #14]
 8010dc8:	429a      	cmp	r2, r3
 8010dca:	d804      	bhi.n	8010dd6 <ValidatePayloadLength+0x46>
 8010dcc:	89bb      	ldrh	r3, [r7, #12]
 8010dce:	2bff      	cmp	r3, #255	@ 0xff
 8010dd0:	d801      	bhi.n	8010dd6 <ValidatePayloadLength+0x46>
    {
        return true;
 8010dd2:	2301      	movs	r3, #1
 8010dd4:	e000      	b.n	8010dd8 <ValidatePayloadLength+0x48>
    }
    return false;
 8010dd6:	2300      	movs	r3, #0
}
 8010dd8:	4618      	mov	r0, r3
 8010dda:	3710      	adds	r7, #16
 8010ddc:	46bd      	mov	sp, r7
 8010dde:	bd80      	pop	{r7, pc}

08010de0 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8010de0:	b590      	push	{r4, r7, lr}
 8010de2:	b0a5      	sub	sp, #148	@ 0x94
 8010de4:	af02      	add	r7, sp, #8
 8010de6:	6078      	str	r0, [r7, #4]
 8010de8:	4608      	mov	r0, r1
 8010dea:	4611      	mov	r1, r2
 8010dec:	461a      	mov	r2, r3
 8010dee:	4603      	mov	r3, r0
 8010df0:	70fb      	strb	r3, [r7, #3]
 8010df2:	460b      	mov	r3, r1
 8010df4:	70bb      	strb	r3, [r7, #2]
 8010df6:	4613      	mov	r3, r2
 8010df8:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 8010e00:	2300      	movs	r3, #0
 8010e02:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8010e06:	2300      	movs	r3, #0
 8010e08:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 8010e0c:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	f000 84c3 	beq.w	801179c <ProcessMacCommands+0x9bc>
 8010e16:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010e1a:	2b01      	cmp	r3, #1
 8010e1c:	f040 84c4 	bne.w	80117a8 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 8010e20:	f000 bcbc 	b.w	801179c <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8010e24:	78fb      	ldrb	r3, [r7, #3]
 8010e26:	687a      	ldr	r2, [r7, #4]
 8010e28:	4413      	add	r3, r2
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	f003 fecd 	bl	8014bcc <LoRaMacCommandsGetCmdSize>
 8010e32:	4603      	mov	r3, r0
 8010e34:	461a      	mov	r2, r3
 8010e36:	78fb      	ldrb	r3, [r7, #3]
 8010e38:	441a      	add	r2, r3
 8010e3a:	78bb      	ldrb	r3, [r7, #2]
 8010e3c:	429a      	cmp	r2, r3
 8010e3e:	f300 84b5 	bgt.w	80117ac <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8010e42:	78fb      	ldrb	r3, [r7, #3]
 8010e44:	1c5a      	adds	r2, r3, #1
 8010e46:	70fa      	strb	r2, [r7, #3]
 8010e48:	461a      	mov	r2, r3
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	4413      	add	r3, r2
 8010e4e:	781b      	ldrb	r3, [r3, #0]
 8010e50:	3b02      	subs	r3, #2
 8010e52:	2b11      	cmp	r3, #17
 8010e54:	f200 84ac 	bhi.w	80117b0 <ProcessMacCommands+0x9d0>
 8010e58:	a201      	add	r2, pc, #4	@ (adr r2, 8010e60 <ProcessMacCommands+0x80>)
 8010e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e5e:	bf00      	nop
 8010e60:	08010ea9 	.word	0x08010ea9
 8010e64:	08010eeb 	.word	0x08010eeb
 8010e68:	08011067 	.word	0x08011067
 8010e6c:	080110a5 	.word	0x080110a5
 8010e70:	080111b1 	.word	0x080111b1
 8010e74:	08011201 	.word	0x08011201
 8010e78:	080112bd 	.word	0x080112bd
 8010e7c:	08011313 	.word	0x08011313
 8010e80:	080113f9 	.word	0x080113f9
 8010e84:	080117b1 	.word	0x080117b1
 8010e88:	080117b1 	.word	0x080117b1
 8010e8c:	080114a1 	.word	0x080114a1
 8010e90:	080117b1 	.word	0x080117b1
 8010e94:	080117b1 	.word	0x080117b1
 8010e98:	080115c1 	.word	0x080115c1
 8010e9c:	080115f5 	.word	0x080115f5
 8010ea0:	08011685 	.word	0x08011685
 8010ea4:	080116fd 	.word	0x080116fd
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8010ea8:	2005      	movs	r0, #5
 8010eaa:	f004 f867 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 8010eae:	4603      	mov	r3, r0
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	f000 8466 	beq.w	8011782 <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8010eb6:	2105      	movs	r1, #5
 8010eb8:	2000      	movs	r0, #0
 8010eba:	f003 ffd3 	bl	8014e64 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8010ebe:	78fb      	ldrb	r3, [r7, #3]
 8010ec0:	1c5a      	adds	r2, r3, #1
 8010ec2:	70fa      	strb	r2, [r7, #3]
 8010ec4:	461a      	mov	r2, r3
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	4413      	add	r3, r2
 8010eca:	781a      	ldrb	r2, [r3, #0]
 8010ecc:	4bb5      	ldr	r3, [pc, #724]	@ (80111a4 <ProcessMacCommands+0x3c4>)
 8010ece:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8010ed2:	78fb      	ldrb	r3, [r7, #3]
 8010ed4:	1c5a      	adds	r2, r3, #1
 8010ed6:	70fa      	strb	r2, [r7, #3]
 8010ed8:	461a      	mov	r2, r3
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	4413      	add	r3, r2
 8010ede:	781a      	ldrb	r2, [r3, #0]
 8010ee0:	4bb0      	ldr	r3, [pc, #704]	@ (80111a4 <ProcessMacCommands+0x3c4>)
 8010ee2:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 8010ee6:	f000 bc4c 	b.w	8011782 <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8010eea:	2300      	movs	r3, #0
 8010eec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8010efc:	2300      	movs	r3, #0
 8010efe:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 8010f02:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8010f06:	f083 0301 	eor.w	r3, r3, #1
 8010f0a:	b2db      	uxtb	r3, r3
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	f000 80a6 	beq.w	801105e <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 8010f12:	2301      	movs	r3, #1
 8010f14:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 8010f18:	78fb      	ldrb	r3, [r7, #3]
 8010f1a:	3b01      	subs	r3, #1
 8010f1c:	687a      	ldr	r2, [r7, #4]
 8010f1e:	4413      	add	r3, r2
 8010f20:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8010f22:	4ba1      	ldr	r3, [pc, #644]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f24:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010f28:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010f2c:	4b9e      	ldr	r3, [pc, #632]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f2e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010f32:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8010f36:	4b9c      	ldr	r3, [pc, #624]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f38:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010f3c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010f40:	4b99      	ldr	r3, [pc, #612]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f42:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010f46:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8010f4a:	4b97      	ldr	r3, [pc, #604]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f4c:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010f50:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 8010f54:	4b94      	ldr	r3, [pc, #592]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f56:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8010f5a:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8010f5c:	4b92      	ldr	r3, [pc, #584]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f5e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d008      	beq.n	8010f78 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8010f66:	78ba      	ldrb	r2, [r7, #2]
 8010f68:	78fb      	ldrb	r3, [r7, #3]
 8010f6a:	1ad3      	subs	r3, r2, r3
 8010f6c:	b2db      	uxtb	r3, r3
 8010f6e:	3301      	adds	r3, #1
 8010f70:	b2db      	uxtb	r3, r3
 8010f72:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 8010f76:	e002      	b.n	8010f7e <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 8010f78:	2305      	movs	r3, #5
 8010f7a:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8010f7e:	4b8a      	ldr	r3, [pc, #552]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010f80:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010f84:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 8010f88:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 8010f8c:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8010f90:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8010f94:	9301      	str	r3, [sp, #4]
 8010f96:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8010f9a:	9300      	str	r3, [sp, #0]
 8010f9c:	4623      	mov	r3, r4
 8010f9e:	f005 fb12 	bl	80165c6 <RegionLinkAdrReq>
 8010fa2:	4603      	mov	r3, r0
 8010fa4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8010fa8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010fac:	f003 0307 	and.w	r3, r3, #7
 8010fb0:	2b07      	cmp	r3, #7
 8010fb2:	d119      	bne.n	8010fe8 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8010fb4:	4b7c      	ldr	r3, [pc, #496]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010fb6:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8010fba:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010fbe:	429a      	cmp	r2, r3
 8010fc0:	da03      	bge.n	8010fca <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 8010fc2:	4b79      	ldr	r3, [pc, #484]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010fc4:	2201      	movs	r2, #1
 8010fc6:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010fca:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8010fce:	4b76      	ldr	r3, [pc, #472]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010fd0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8010fd4:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010fd8:	4b73      	ldr	r3, [pc, #460]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010fda:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8010fde:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8010fe2:	4b71      	ldr	r3, [pc, #452]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8010fe4:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010fe8:	2300      	movs	r3, #0
 8010fea:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010fee:	e00b      	b.n	8011008 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8010ff0:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8010ff4:	2201      	movs	r2, #1
 8010ff6:	4619      	mov	r1, r3
 8010ff8:	2003      	movs	r0, #3
 8010ffa:	f003 fc87 	bl	801490c <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010ffe:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8011002:	3301      	adds	r3, #1
 8011004:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8011008:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801100c:	4a67      	ldr	r2, [pc, #412]	@ (80111ac <ProcessMacCommands+0x3cc>)
 801100e:	fba2 2303 	umull	r2, r3, r2, r3
 8011012:	089b      	lsrs	r3, r3, #2
 8011014:	b2db      	uxtb	r3, r3
 8011016:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 801101a:	429a      	cmp	r2, r3
 801101c:	d3e8      	bcc.n	8010ff0 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 801101e:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8011022:	78fb      	ldrb	r3, [r7, #3]
 8011024:	4413      	add	r3, r2
 8011026:	b2db      	uxtb	r3, r3
 8011028:	3b01      	subs	r3, #1
 801102a:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 801102c:	78fa      	ldrb	r2, [r7, #3]
 801102e:	78bb      	ldrb	r3, [r7, #2]
 8011030:	429a      	cmp	r2, r3
 8011032:	d20a      	bcs.n	801104a <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 8011034:	78fb      	ldrb	r3, [r7, #3]
 8011036:	1c5a      	adds	r2, r3, #1
 8011038:	70fa      	strb	r2, [r7, #3]
 801103a:	461a      	mov	r2, r3
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	4413      	add	r3, r2
 8011040:	781b      	ldrb	r3, [r3, #0]
 8011042:	2b03      	cmp	r3, #3
 8011044:	f43f af68 	beq.w	8010f18 <ProcessMacCommands+0x138>
 8011048:	e000      	b.n	801104c <ProcessMacCommands+0x26c>
                            break;
 801104a:	bf00      	nop

                    if( macIndex < commandsSize )
 801104c:	78fa      	ldrb	r2, [r7, #3]
 801104e:	78bb      	ldrb	r3, [r7, #2]
 8011050:	429a      	cmp	r2, r3
 8011052:	f080 8398 	bcs.w	8011786 <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 8011056:	78fb      	ldrb	r3, [r7, #3]
 8011058:	3b01      	subs	r3, #1
 801105a:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 801105c:	e393      	b.n	8011786 <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 801105e:	78fb      	ldrb	r3, [r7, #3]
 8011060:	3304      	adds	r3, #4
 8011062:	70fb      	strb	r3, [r7, #3]
                break;
 8011064:	e38f      	b.n	8011786 <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8011066:	78fb      	ldrb	r3, [r7, #3]
 8011068:	1c5a      	adds	r2, r3, #1
 801106a:	70fa      	strb	r2, [r7, #3]
 801106c:	461a      	mov	r2, r3
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	4413      	add	r3, r2
 8011072:	781b      	ldrb	r3, [r3, #0]
 8011074:	f003 030f 	and.w	r3, r3, #15
 8011078:	b2da      	uxtb	r2, r3
 801107a:	4b4b      	ldr	r3, [pc, #300]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 801107c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8011080:	4b49      	ldr	r3, [pc, #292]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8011082:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8011086:	461a      	mov	r2, r3
 8011088:	2301      	movs	r3, #1
 801108a:	4093      	lsls	r3, r2
 801108c:	b29a      	uxth	r2, r3
 801108e:	4b46      	ldr	r3, [pc, #280]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8011090:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8011094:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011098:	2200      	movs	r2, #0
 801109a:	4619      	mov	r1, r3
 801109c:	2004      	movs	r0, #4
 801109e:	f003 fc35 	bl	801490c <LoRaMacCommandsAddCmd>
                break;
 80110a2:	e37b      	b.n	801179c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 80110a4:	2307      	movs	r3, #7
 80110a6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 80110aa:	78fb      	ldrb	r3, [r7, #3]
 80110ac:	687a      	ldr	r2, [r7, #4]
 80110ae:	4413      	add	r3, r2
 80110b0:	781b      	ldrb	r3, [r3, #0]
 80110b2:	091b      	lsrs	r3, r3, #4
 80110b4:	b2db      	uxtb	r3, r3
 80110b6:	b25b      	sxtb	r3, r3
 80110b8:	f003 0307 	and.w	r3, r3, #7
 80110bc:	b25b      	sxtb	r3, r3
 80110be:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 80110c2:	78fb      	ldrb	r3, [r7, #3]
 80110c4:	687a      	ldr	r2, [r7, #4]
 80110c6:	4413      	add	r3, r2
 80110c8:	781b      	ldrb	r3, [r3, #0]
 80110ca:	b25b      	sxtb	r3, r3
 80110cc:	f003 030f 	and.w	r3, r3, #15
 80110d0:	b25b      	sxtb	r3, r3
 80110d2:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 80110d6:	78fb      	ldrb	r3, [r7, #3]
 80110d8:	3301      	adds	r3, #1
 80110da:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 80110dc:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80110e0:	2b0f      	cmp	r3, #15
 80110e2:	d105      	bne.n	80110f0 <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 80110e4:	4b30      	ldr	r3, [pc, #192]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 80110e6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80110ea:	b25b      	sxtb	r3, r3
 80110ec:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 80110f0:	78fb      	ldrb	r3, [r7, #3]
 80110f2:	1c5a      	adds	r2, r3, #1
 80110f4:	70fa      	strb	r2, [r7, #3]
 80110f6:	461a      	mov	r2, r3
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	4413      	add	r3, r2
 80110fc:	781b      	ldrb	r3, [r3, #0]
 80110fe:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8011100:	78fb      	ldrb	r3, [r7, #3]
 8011102:	1c5a      	adds	r2, r3, #1
 8011104:	70fa      	strb	r2, [r7, #3]
 8011106:	461a      	mov	r2, r3
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	4413      	add	r3, r2
 801110c:	781b      	ldrb	r3, [r3, #0]
 801110e:	021a      	lsls	r2, r3, #8
 8011110:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011112:	4313      	orrs	r3, r2
 8011114:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011116:	78fb      	ldrb	r3, [r7, #3]
 8011118:	1c5a      	adds	r2, r3, #1
 801111a:	70fa      	strb	r2, [r7, #3]
 801111c:	461a      	mov	r2, r3
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	4413      	add	r3, r2
 8011122:	781b      	ldrb	r3, [r3, #0]
 8011124:	041a      	lsls	r2, r3, #16
 8011126:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011128:	4313      	orrs	r3, r2
 801112a:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 801112c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801112e:	2264      	movs	r2, #100	@ 0x64
 8011130:	fb02 f303 	mul.w	r3, r2, r3
 8011134:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8011136:	4b1c      	ldr	r3, [pc, #112]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8011138:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801113c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8011140:	4611      	mov	r1, r2
 8011142:	4618      	mov	r0, r3
 8011144:	f005 fa59 	bl	80165fa <RegionRxParamSetupReq>
 8011148:	4603      	mov	r3, r0
 801114a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 801114e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011152:	f003 0307 	and.w	r3, r3, #7
 8011156:	2b07      	cmp	r3, #7
 8011158:	d117      	bne.n	801118a <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 801115a:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 801115e:	b2da      	uxtb	r2, r3
 8011160:	4b11      	ldr	r3, [pc, #68]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8011162:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8011166:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 801116a:	b2da      	uxtb	r2, r3
 801116c:	4b0e      	ldr	r3, [pc, #56]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 801116e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8011172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011174:	4a0c      	ldr	r2, [pc, #48]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8011176:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8011178:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801117a:	4a0b      	ldr	r2, [pc, #44]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 801117c:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 801117e:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8011182:	b2da      	uxtb	r2, r3
 8011184:	4b08      	ldr	r3, [pc, #32]	@ (80111a8 <ProcessMacCommands+0x3c8>)
 8011186:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 801118a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801118e:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8011192:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011196:	2201      	movs	r2, #1
 8011198:	4619      	mov	r1, r3
 801119a:	2005      	movs	r0, #5
 801119c:	f003 fbb6 	bl	801490c <LoRaMacCommandsAddCmd>
                break;
 80111a0:	e2fc      	b.n	801179c <ProcessMacCommands+0x9bc>
 80111a2:	bf00      	nop
 80111a4:	20000c00 	.word	0x20000c00
 80111a8:	20001140 	.word	0x20001140
 80111ac:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 80111b0:	23ff      	movs	r3, #255	@ 0xff
 80111b2:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 80111b6:	4bb7      	ldr	r3, [pc, #732]	@ (8011494 <ProcessMacCommands+0x6b4>)
 80111b8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d00d      	beq.n	80111dc <ProcessMacCommands+0x3fc>
 80111c0:	4bb4      	ldr	r3, [pc, #720]	@ (8011494 <ProcessMacCommands+0x6b4>)
 80111c2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d007      	beq.n	80111dc <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80111cc:	4bb1      	ldr	r3, [pc, #708]	@ (8011494 <ProcessMacCommands+0x6b4>)
 80111ce:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	4798      	blx	r3
 80111d6:	4603      	mov	r3, r0
 80111d8:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 80111dc:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80111e0:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80111e4:	787b      	ldrb	r3, [r7, #1]
 80111e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80111ea:	b2db      	uxtb	r3, r3
 80111ec:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 80111f0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80111f4:	2202      	movs	r2, #2
 80111f6:	4619      	mov	r1, r3
 80111f8:	2006      	movs	r0, #6
 80111fa:	f003 fb87 	bl	801490c <LoRaMacCommandsAddCmd>
                break;
 80111fe:	e2cd      	b.n	801179c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8011200:	2303      	movs	r3, #3
 8011202:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8011206:	78fb      	ldrb	r3, [r7, #3]
 8011208:	1c5a      	adds	r2, r3, #1
 801120a:	70fa      	strb	r2, [r7, #3]
 801120c:	461a      	mov	r2, r3
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	4413      	add	r3, r2
 8011212:	781b      	ldrb	r3, [r3, #0]
 8011214:	b25b      	sxtb	r3, r3
 8011216:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 801121a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801121e:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8011220:	78fb      	ldrb	r3, [r7, #3]
 8011222:	1c5a      	adds	r2, r3, #1
 8011224:	70fa      	strb	r2, [r7, #3]
 8011226:	461a      	mov	r2, r3
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	4413      	add	r3, r2
 801122c:	781b      	ldrb	r3, [r3, #0]
 801122e:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8011230:	78fb      	ldrb	r3, [r7, #3]
 8011232:	1c5a      	adds	r2, r3, #1
 8011234:	70fa      	strb	r2, [r7, #3]
 8011236:	461a      	mov	r2, r3
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	4413      	add	r3, r2
 801123c:	781b      	ldrb	r3, [r3, #0]
 801123e:	021a      	lsls	r2, r3, #8
 8011240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011242:	4313      	orrs	r3, r2
 8011244:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011246:	78fb      	ldrb	r3, [r7, #3]
 8011248:	1c5a      	adds	r2, r3, #1
 801124a:	70fa      	strb	r2, [r7, #3]
 801124c:	461a      	mov	r2, r3
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	4413      	add	r3, r2
 8011252:	781b      	ldrb	r3, [r3, #0]
 8011254:	041a      	lsls	r2, r3, #16
 8011256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011258:	4313      	orrs	r3, r2
 801125a:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 801125c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801125e:	2264      	movs	r2, #100	@ 0x64
 8011260:	fb02 f303 	mul.w	r3, r2, r3
 8011264:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 8011266:	2300      	movs	r3, #0
 8011268:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 801126a:	78fb      	ldrb	r3, [r7, #3]
 801126c:	1c5a      	adds	r2, r3, #1
 801126e:	70fa      	strb	r2, [r7, #3]
 8011270:	461a      	mov	r2, r3
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	4413      	add	r3, r2
 8011276:	781b      	ldrb	r3, [r3, #0]
 8011278:	b25b      	sxtb	r3, r3
 801127a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 801127e:	4b86      	ldr	r3, [pc, #536]	@ (8011498 <ProcessMacCommands+0x6b8>)
 8011280:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011284:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8011288:	4611      	mov	r1, r2
 801128a:	4618      	mov	r0, r3
 801128c:	f005 f9c8 	bl	8016620 <RegionNewChannelReq>
 8011290:	4603      	mov	r3, r0
 8011292:	b2db      	uxtb	r3, r3
 8011294:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8011298:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801129c:	b25b      	sxtb	r3, r3
 801129e:	2b00      	cmp	r3, #0
 80112a0:	f2c0 8273 	blt.w	801178a <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 80112a4:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80112a8:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 80112ac:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80112b0:	2201      	movs	r2, #1
 80112b2:	4619      	mov	r1, r3
 80112b4:	2007      	movs	r0, #7
 80112b6:	f003 fb29 	bl	801490c <LoRaMacCommandsAddCmd>
                }
                break;
 80112ba:	e266      	b.n	801178a <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 80112bc:	78fb      	ldrb	r3, [r7, #3]
 80112be:	1c5a      	adds	r2, r3, #1
 80112c0:	70fa      	strb	r2, [r7, #3]
 80112c2:	461a      	mov	r2, r3
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	4413      	add	r3, r2
 80112c8:	781b      	ldrb	r3, [r3, #0]
 80112ca:	f003 030f 	and.w	r3, r3, #15
 80112ce:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 80112d2:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d104      	bne.n	80112e4 <ProcessMacCommands+0x504>
                {
                    delay++;
 80112da:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 80112de:	3301      	adds	r3, #1
 80112e0:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 80112e4:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 80112e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80112ec:	fb02 f303 	mul.w	r3, r2, r3
 80112f0:	461a      	mov	r2, r3
 80112f2:	4b69      	ldr	r3, [pc, #420]	@ (8011498 <ProcessMacCommands+0x6b8>)
 80112f4:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 80112f6:	4b68      	ldr	r3, [pc, #416]	@ (8011498 <ProcessMacCommands+0x6b8>)
 80112f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80112fa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80112fe:	4a66      	ldr	r2, [pc, #408]	@ (8011498 <ProcessMacCommands+0x6b8>)
 8011300:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8011302:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011306:	2200      	movs	r2, #0
 8011308:	4619      	mov	r1, r3
 801130a:	2008      	movs	r0, #8
 801130c:	f003 fafe 	bl	801490c <LoRaMacCommandsAddCmd>
                break;
 8011310:	e244      	b.n	801179c <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8011312:	78fb      	ldrb	r3, [r7, #3]
 8011314:	1c5a      	adds	r2, r3, #1
 8011316:	70fa      	strb	r2, [r7, #3]
 8011318:	461a      	mov	r2, r3
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	4413      	add	r3, r2
 801131e:	781b      	ldrb	r3, [r3, #0]
 8011320:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8011324:	2300      	movs	r3, #0
 8011326:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 801132a:	2300      	movs	r3, #0
 801132c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8011330:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011334:	f003 0320 	and.w	r3, r3, #32
 8011338:	2b00      	cmp	r3, #0
 801133a:	d002      	beq.n	8011342 <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 801133c:	2301      	movs	r3, #1
 801133e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8011342:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011346:	f003 0310 	and.w	r3, r3, #16
 801134a:	2b00      	cmp	r3, #0
 801134c:	d002      	beq.n	8011354 <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 801134e:	2301      	movs	r3, #1
 8011350:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8011354:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011358:	f003 030f 	and.w	r3, r3, #15
 801135c:	b2db      	uxtb	r3, r3
 801135e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 8011362:	4b4d      	ldr	r3, [pc, #308]	@ (8011498 <ProcessMacCommands+0x6b8>)
 8011364:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011368:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 801136c:	4611      	mov	r1, r2
 801136e:	4618      	mov	r0, r3
 8011370:	f005 f969 	bl	8016646 <RegionTxParamSetupReq>
 8011374:	4603      	mov	r3, r0
 8011376:	f1b3 3fff 	cmp.w	r3, #4294967295
 801137a:	f000 8208 	beq.w	801178e <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 801137e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8011382:	4b45      	ldr	r3, [pc, #276]	@ (8011498 <ProcessMacCommands+0x6b8>)
 8011384:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8011388:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 801138c:	4b42      	ldr	r3, [pc, #264]	@ (8011498 <ProcessMacCommands+0x6b8>)
 801138e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8011392:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8011396:	461a      	mov	r2, r3
 8011398:	4b40      	ldr	r3, [pc, #256]	@ (801149c <ProcessMacCommands+0x6bc>)
 801139a:	5c9b      	ldrb	r3, [r3, r2]
 801139c:	4618      	mov	r0, r3
 801139e:	f7ef fceb 	bl	8000d78 <__aeabi_ui2f>
 80113a2:	4603      	mov	r3, r0
 80113a4:	4a3c      	ldr	r2, [pc, #240]	@ (8011498 <ProcessMacCommands+0x6b8>)
 80113a6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 80113aa:	2302      	movs	r3, #2
 80113ac:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80113b0:	4b39      	ldr	r3, [pc, #228]	@ (8011498 <ProcessMacCommands+0x6b8>)
 80113b2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80113b6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80113ba:	4b37      	ldr	r3, [pc, #220]	@ (8011498 <ProcessMacCommands+0x6b8>)
 80113bc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80113c0:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80113c4:	4611      	mov	r1, r2
 80113c6:	4618      	mov	r0, r3
 80113c8:	f005 f840 	bl	801644c <RegionGetPhyParam>
 80113cc:	4603      	mov	r3, r0
 80113ce:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 80113d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113d2:	b25a      	sxtb	r2, r3
 80113d4:	4b30      	ldr	r3, [pc, #192]	@ (8011498 <ProcessMacCommands+0x6b8>)
 80113d6:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80113da:	4293      	cmp	r3, r2
 80113dc:	bfb8      	it	lt
 80113de:	4613      	movlt	r3, r2
 80113e0:	b25a      	sxtb	r2, r3
 80113e2:	4b2d      	ldr	r3, [pc, #180]	@ (8011498 <ProcessMacCommands+0x6b8>)
 80113e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 80113e8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80113ec:	2200      	movs	r2, #0
 80113ee:	4619      	mov	r1, r3
 80113f0:	2009      	movs	r0, #9
 80113f2:	f003 fa8b 	bl	801490c <LoRaMacCommandsAddCmd>
                }
                break;
 80113f6:	e1ca      	b.n	801178e <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 80113f8:	2303      	movs	r3, #3
 80113fa:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 80113fe:	78fb      	ldrb	r3, [r7, #3]
 8011400:	1c5a      	adds	r2, r3, #1
 8011402:	70fa      	strb	r2, [r7, #3]
 8011404:	461a      	mov	r2, r3
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	4413      	add	r3, r2
 801140a:	781b      	ldrb	r3, [r3, #0]
 801140c:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8011410:	78fb      	ldrb	r3, [r7, #3]
 8011412:	1c5a      	adds	r2, r3, #1
 8011414:	70fa      	strb	r2, [r7, #3]
 8011416:	461a      	mov	r2, r3
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	4413      	add	r3, r2
 801141c:	781b      	ldrb	r3, [r3, #0]
 801141e:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8011420:	78fb      	ldrb	r3, [r7, #3]
 8011422:	1c5a      	adds	r2, r3, #1
 8011424:	70fa      	strb	r2, [r7, #3]
 8011426:	461a      	mov	r2, r3
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	4413      	add	r3, r2
 801142c:	781b      	ldrb	r3, [r3, #0]
 801142e:	021a      	lsls	r2, r3, #8
 8011430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011432:	4313      	orrs	r3, r2
 8011434:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011436:	78fb      	ldrb	r3, [r7, #3]
 8011438:	1c5a      	adds	r2, r3, #1
 801143a:	70fa      	strb	r2, [r7, #3]
 801143c:	461a      	mov	r2, r3
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	4413      	add	r3, r2
 8011442:	781b      	ldrb	r3, [r3, #0]
 8011444:	041a      	lsls	r2, r3, #16
 8011446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011448:	4313      	orrs	r3, r2
 801144a:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 801144c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801144e:	2264      	movs	r2, #100	@ 0x64
 8011450:	fb02 f303 	mul.w	r3, r2, r3
 8011454:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 8011456:	4b10      	ldr	r3, [pc, #64]	@ (8011498 <ProcessMacCommands+0x6b8>)
 8011458:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801145c:	f107 0220 	add.w	r2, r7, #32
 8011460:	4611      	mov	r1, r2
 8011462:	4618      	mov	r0, r3
 8011464:	f005 f902 	bl	801666c <RegionDlChannelReq>
 8011468:	4603      	mov	r3, r0
 801146a:	b2db      	uxtb	r3, r3
 801146c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8011470:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011474:	b25b      	sxtb	r3, r3
 8011476:	2b00      	cmp	r3, #0
 8011478:	f2c0 818b 	blt.w	8011792 <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 801147c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011480:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8011484:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011488:	2201      	movs	r2, #1
 801148a:	4619      	mov	r1, r3
 801148c:	200a      	movs	r0, #10
 801148e:	f003 fa3d 	bl	801490c <LoRaMacCommandsAddCmd>
                }
                break;
 8011492:	e17e      	b.n	8011792 <ProcessMacCommands+0x9b2>
 8011494:	20000c00 	.word	0x20000c00
 8011498:	20001140 	.word	0x20001140
 801149c:	080219ec 	.word	0x080219ec
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 80114a0:	2009      	movs	r0, #9
 80114a2:	f003 fd6b 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 80114a6:	4603      	mov	r3, r0
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	f000 8084 	beq.w	80115b6 <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 80114ae:	2109      	movs	r1, #9
 80114b0:	2000      	movs	r0, #0
 80114b2:	f003 fcd7 	bl	8014e64 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 80114b6:	f107 0318 	add.w	r3, r7, #24
 80114ba:	2200      	movs	r2, #0
 80114bc:	601a      	str	r2, [r3, #0]
 80114be:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 80114c0:	f107 0310 	add.w	r3, r7, #16
 80114c4:	2200      	movs	r2, #0
 80114c6:	601a      	str	r2, [r3, #0]
 80114c8:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 80114ca:	f107 0308 	add.w	r3, r7, #8
 80114ce:	2200      	movs	r2, #0
 80114d0:	601a      	str	r2, [r3, #0]
 80114d2:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 80114d4:	78fb      	ldrb	r3, [r7, #3]
 80114d6:	1c5a      	adds	r2, r3, #1
 80114d8:	70fa      	strb	r2, [r7, #3]
 80114da:	461a      	mov	r2, r3
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	4413      	add	r3, r2
 80114e0:	781b      	ldrb	r3, [r3, #0]
 80114e2:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 80114e4:	78fb      	ldrb	r3, [r7, #3]
 80114e6:	1c5a      	adds	r2, r3, #1
 80114e8:	70fa      	strb	r2, [r7, #3]
 80114ea:	461a      	mov	r2, r3
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	4413      	add	r3, r2
 80114f0:	781b      	ldrb	r3, [r3, #0]
 80114f2:	021a      	lsls	r2, r3, #8
 80114f4:	69bb      	ldr	r3, [r7, #24]
 80114f6:	4313      	orrs	r3, r2
 80114f8:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 80114fa:	78fb      	ldrb	r3, [r7, #3]
 80114fc:	1c5a      	adds	r2, r3, #1
 80114fe:	70fa      	strb	r2, [r7, #3]
 8011500:	461a      	mov	r2, r3
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	4413      	add	r3, r2
 8011506:	781b      	ldrb	r3, [r3, #0]
 8011508:	041a      	lsls	r2, r3, #16
 801150a:	69bb      	ldr	r3, [r7, #24]
 801150c:	4313      	orrs	r3, r2
 801150e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8011510:	78fb      	ldrb	r3, [r7, #3]
 8011512:	1c5a      	adds	r2, r3, #1
 8011514:	70fa      	strb	r2, [r7, #3]
 8011516:	461a      	mov	r2, r3
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	4413      	add	r3, r2
 801151c:	781b      	ldrb	r3, [r3, #0]
 801151e:	061a      	lsls	r2, r3, #24
 8011520:	69bb      	ldr	r3, [r7, #24]
 8011522:	4313      	orrs	r3, r2
 8011524:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8011526:	78fb      	ldrb	r3, [r7, #3]
 8011528:	1c5a      	adds	r2, r3, #1
 801152a:	70fa      	strb	r2, [r7, #3]
 801152c:	461a      	mov	r2, r3
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	4413      	add	r3, r2
 8011532:	781b      	ldrb	r3, [r3, #0]
 8011534:	b21b      	sxth	r3, r3
 8011536:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8011538:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 801153c:	461a      	mov	r2, r3
 801153e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011542:	fb02 f303 	mul.w	r3, r2, r3
 8011546:	121b      	asrs	r3, r3, #8
 8011548:	b21b      	sxth	r3, r3
 801154a:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 801154c:	f107 0310 	add.w	r3, r7, #16
 8011550:	f107 0218 	add.w	r2, r7, #24
 8011554:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011558:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 801155c:	693a      	ldr	r2, [r7, #16]
 801155e:	4b96      	ldr	r3, [pc, #600]	@ (80117b8 <ProcessMacCommands+0x9d8>)
 8011560:	4413      	add	r3, r2
 8011562:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8011564:	f107 0308 	add.w	r3, r7, #8
 8011568:	4618      	mov	r0, r3
 801156a:	f00a feed 	bl	801c348 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 801156e:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8011572:	4b92      	ldr	r3, [pc, #584]	@ (80117bc <ProcessMacCommands+0x9dc>)
 8011574:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8011578:	9200      	str	r2, [sp, #0]
 801157a:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 801157e:	f107 0210 	add.w	r2, r7, #16
 8011582:	ca06      	ldmia	r2, {r1, r2}
 8011584:	f00a fe79 	bl	801c27a <SysTimeSub>
 8011588:	f107 0010 	add.w	r0, r7, #16
 801158c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801158e:	9300      	str	r3, [sp, #0]
 8011590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011592:	f107 0208 	add.w	r2, r7, #8
 8011596:	ca06      	ldmia	r2, {r1, r2}
 8011598:	f00a fe36 	bl	801c208 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 801159c:	f107 0310 	add.w	r3, r7, #16
 80115a0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80115a4:	f00a fea2 	bl	801c2ec <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 80115a8:	f003 f84e 	bl	8014648 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 80115ac:	4b83      	ldr	r3, [pc, #524]	@ (80117bc <ProcessMacCommands+0x9dc>)
 80115ae:	2201      	movs	r2, #1
 80115b0:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 80115b4:	e0f2      	b.n	801179c <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80115b6:	4b81      	ldr	r3, [pc, #516]	@ (80117bc <ProcessMacCommands+0x9dc>)
 80115b8:	2200      	movs	r2, #0
 80115ba:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 80115be:	e0ed      	b.n	801179c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 80115c0:	200c      	movs	r0, #12
 80115c2:	f003 fcdb 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 80115c6:	4603      	mov	r3, r0
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	f000 80e4 	beq.w	8011796 <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 80115ce:	210c      	movs	r1, #12
 80115d0:	2000      	movs	r0, #0
 80115d2:	f003 fc47 	bl	8014e64 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 80115d6:	4b79      	ldr	r3, [pc, #484]	@ (80117bc <ProcessMacCommands+0x9dc>)
 80115d8:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80115dc:	2b04      	cmp	r3, #4
 80115de:	f000 80da 	beq.w	8011796 <ProcessMacCommands+0x9b6>
 80115e2:	4b76      	ldr	r3, [pc, #472]	@ (80117bc <ProcessMacCommands+0x9dc>)
 80115e4:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80115e8:	2b05      	cmp	r3, #5
 80115ea:	f000 80d4 	beq.w	8011796 <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 80115ee:	f003 f80c 	bl	801460a <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 80115f2:	e0d0      	b.n	8011796 <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 80115f4:	2303      	movs	r3, #3
 80115f6:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 80115fa:	2300      	movs	r3, #0
 80115fc:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 80115fe:	78fb      	ldrb	r3, [r7, #3]
 8011600:	1c5a      	adds	r2, r3, #1
 8011602:	70fa      	strb	r2, [r7, #3]
 8011604:	461a      	mov	r2, r3
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	4413      	add	r3, r2
 801160a:	781b      	ldrb	r3, [r3, #0]
 801160c:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 801160e:	78fb      	ldrb	r3, [r7, #3]
 8011610:	1c5a      	adds	r2, r3, #1
 8011612:	70fa      	strb	r2, [r7, #3]
 8011614:	461a      	mov	r2, r3
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	4413      	add	r3, r2
 801161a:	781b      	ldrb	r3, [r3, #0]
 801161c:	021b      	lsls	r3, r3, #8
 801161e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011620:	4313      	orrs	r3, r2
 8011622:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8011624:	78fb      	ldrb	r3, [r7, #3]
 8011626:	1c5a      	adds	r2, r3, #1
 8011628:	70fa      	strb	r2, [r7, #3]
 801162a:	461a      	mov	r2, r3
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	4413      	add	r3, r2
 8011630:	781b      	ldrb	r3, [r3, #0]
 8011632:	041b      	lsls	r3, r3, #16
 8011634:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011636:	4313      	orrs	r3, r2
 8011638:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 801163a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801163c:	2264      	movs	r2, #100	@ 0x64
 801163e:	fb02 f303 	mul.w	r3, r2, r3
 8011642:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 8011644:	78fb      	ldrb	r3, [r7, #3]
 8011646:	1c5a      	adds	r2, r3, #1
 8011648:	70fa      	strb	r2, [r7, #3]
 801164a:	461a      	mov	r2, r3
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	4413      	add	r3, r2
 8011650:	781b      	ldrb	r3, [r3, #0]
 8011652:	f003 030f 	and.w	r3, r3, #15
 8011656:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 801165a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 801165e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011660:	4618      	mov	r0, r3
 8011662:	f002 ffd8 	bl	8014616 <LoRaMacClassBPingSlotChannelReq>
 8011666:	4603      	mov	r3, r0
 8011668:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 801166c:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8011670:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8011674:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011678:	2201      	movs	r2, #1
 801167a:	4619      	mov	r1, r3
 801167c:	2011      	movs	r0, #17
 801167e:	f003 f945 	bl	801490c <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 8011682:	e08b      	b.n	801179c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8011684:	200d      	movs	r0, #13
 8011686:	f003 fc79 	bl	8014f7c <LoRaMacConfirmQueueIsCmdActive>
 801168a:	4603      	mov	r3, r0
 801168c:	2b00      	cmp	r3, #0
 801168e:	f000 8084 	beq.w	801179a <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8011692:	210d      	movs	r1, #13
 8011694:	2000      	movs	r0, #0
 8011696:	f003 fbe5 	bl	8014e64 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 801169a:	2300      	movs	r3, #0
 801169c:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 80116a0:	2300      	movs	r3, #0
 80116a2:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 80116a6:	78fb      	ldrb	r3, [r7, #3]
 80116a8:	1c5a      	adds	r2, r3, #1
 80116aa:	70fa      	strb	r2, [r7, #3]
 80116ac:	461a      	mov	r2, r3
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	4413      	add	r3, r2
 80116b2:	781b      	ldrb	r3, [r3, #0]
 80116b4:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 80116b8:	78fb      	ldrb	r3, [r7, #3]
 80116ba:	1c5a      	adds	r2, r3, #1
 80116bc:	70fa      	strb	r2, [r7, #3]
 80116be:	461a      	mov	r2, r3
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	4413      	add	r3, r2
 80116c4:	781b      	ldrb	r3, [r3, #0]
 80116c6:	021b      	lsls	r3, r3, #8
 80116c8:	b21a      	sxth	r2, r3
 80116ca:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 80116ce:	4313      	orrs	r3, r2
 80116d0:	b21b      	sxth	r3, r3
 80116d2:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 80116d6:	78fb      	ldrb	r3, [r7, #3]
 80116d8:	1c5a      	adds	r2, r3, #1
 80116da:	70fa      	strb	r2, [r7, #3]
 80116dc:	461a      	mov	r2, r3
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	4413      	add	r3, r2
 80116e2:	781b      	ldrb	r3, [r3, #0]
 80116e4:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80116e8:	4b35      	ldr	r3, [pc, #212]	@ (80117c0 <ProcessMacCommands+0x9e0>)
 80116ea:	681a      	ldr	r2, [r3, #0]
 80116ec:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 80116f0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80116f4:	4618      	mov	r0, r3
 80116f6:	f002 ff9a 	bl	801462e <LoRaMacClassBBeaconTimingAns>
                }
                break;
 80116fa:	e04e      	b.n	801179a <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 80116fc:	2300      	movs	r3, #0
 80116fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8011702:	78fb      	ldrb	r3, [r7, #3]
 8011704:	1c5a      	adds	r2, r3, #1
 8011706:	70fa      	strb	r2, [r7, #3]
 8011708:	461a      	mov	r2, r3
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	4413      	add	r3, r2
 801170e:	781b      	ldrb	r3, [r3, #0]
 8011710:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8011714:	78fb      	ldrb	r3, [r7, #3]
 8011716:	1c5a      	adds	r2, r3, #1
 8011718:	70fa      	strb	r2, [r7, #3]
 801171a:	461a      	mov	r2, r3
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	4413      	add	r3, r2
 8011720:	781b      	ldrb	r3, [r3, #0]
 8011722:	021b      	lsls	r3, r3, #8
 8011724:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011728:	4313      	orrs	r3, r2
 801172a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 801172e:	78fb      	ldrb	r3, [r7, #3]
 8011730:	1c5a      	adds	r2, r3, #1
 8011732:	70fa      	strb	r2, [r7, #3]
 8011734:	461a      	mov	r2, r3
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	4413      	add	r3, r2
 801173a:	781b      	ldrb	r3, [r3, #0]
 801173c:	041b      	lsls	r3, r3, #16
 801173e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011742:	4313      	orrs	r3, r2
 8011744:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 8011748:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801174c:	2264      	movs	r2, #100	@ 0x64
 801174e:	fb02 f303 	mul.w	r3, r2, r3
 8011752:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8011756:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 801175a:	f002 ff7b 	bl	8014654 <LoRaMacClassBBeaconFreqReq>
 801175e:	4603      	mov	r3, r0
 8011760:	2b00      	cmp	r3, #0
 8011762:	d003      	beq.n	801176c <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 8011764:	2301      	movs	r3, #1
 8011766:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 801176a:	e002      	b.n	8011772 <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 801176c:	2300      	movs	r3, #0
 801176e:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8011772:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011776:	2201      	movs	r2, #1
 8011778:	4619      	mov	r1, r3
 801177a:	2013      	movs	r0, #19
 801177c:	f003 f8c6 	bl	801490c <LoRaMacCommandsAddCmd>
                }
                break;
 8011780:	e00c      	b.n	801179c <ProcessMacCommands+0x9bc>
                break;
 8011782:	bf00      	nop
 8011784:	e00a      	b.n	801179c <ProcessMacCommands+0x9bc>
                break;
 8011786:	bf00      	nop
 8011788:	e008      	b.n	801179c <ProcessMacCommands+0x9bc>
                break;
 801178a:	bf00      	nop
 801178c:	e006      	b.n	801179c <ProcessMacCommands+0x9bc>
                break;
 801178e:	bf00      	nop
 8011790:	e004      	b.n	801179c <ProcessMacCommands+0x9bc>
                break;
 8011792:	bf00      	nop
 8011794:	e002      	b.n	801179c <ProcessMacCommands+0x9bc>
                break;
 8011796:	bf00      	nop
 8011798:	e000      	b.n	801179c <ProcessMacCommands+0x9bc>
                break;
 801179a:	bf00      	nop
    while( macIndex < commandsSize )
 801179c:	78fa      	ldrb	r2, [r7, #3]
 801179e:	78bb      	ldrb	r3, [r7, #2]
 80117a0:	429a      	cmp	r2, r3
 80117a2:	f4ff ab3f 	bcc.w	8010e24 <ProcessMacCommands+0x44>
 80117a6:	e004      	b.n	80117b2 <ProcessMacCommands+0x9d2>
        return;
 80117a8:	bf00      	nop
 80117aa:	e002      	b.n	80117b2 <ProcessMacCommands+0x9d2>
            return;
 80117ac:	bf00      	nop
 80117ae:	e000      	b.n	80117b2 <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 80117b0:	bf00      	nop
        }
    }
}
 80117b2:	378c      	adds	r7, #140	@ 0x8c
 80117b4:	46bd      	mov	sp, r7
 80117b6:	bd90      	pop	{r4, r7, pc}
 80117b8:	12d53d80 	.word	0x12d53d80
 80117bc:	20000c00 	.word	0x20000c00
 80117c0:	20001d70 	.word	0x20001d70

080117c4 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	b08e      	sub	sp, #56	@ 0x38
 80117c8:	af02      	add	r7, sp, #8
 80117ca:	60f8      	str	r0, [r7, #12]
 80117cc:	607a      	str	r2, [r7, #4]
 80117ce:	461a      	mov	r2, r3
 80117d0:	460b      	mov	r3, r1
 80117d2:	72fb      	strb	r3, [r7, #11]
 80117d4:	4613      	mov	r3, r2
 80117d6:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80117d8:	2303      	movs	r3, #3
 80117da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 80117de:	4b66      	ldr	r3, [pc, #408]	@ (8011978 <Send+0x1b4>)
 80117e0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80117e4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 80117e8:	4b63      	ldr	r3, [pc, #396]	@ (8011978 <Send+0x1b4>)
 80117ea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80117ee:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80117f2:	4b61      	ldr	r3, [pc, #388]	@ (8011978 <Send+0x1b4>)
 80117f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80117f8:	4b5f      	ldr	r3, [pc, #380]	@ (8011978 <Send+0x1b4>)
 80117fa:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d101      	bne.n	8011806 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8011802:	2307      	movs	r3, #7
 8011804:	e0b4      	b.n	8011970 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8011806:	4b5c      	ldr	r3, [pc, #368]	@ (8011978 <Send+0x1b4>)
 8011808:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 801180c:	2b00      	cmp	r3, #0
 801180e:	d102      	bne.n	8011816 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011810:	4b59      	ldr	r3, [pc, #356]	@ (8011978 <Send+0x1b4>)
 8011812:	2200      	movs	r2, #0
 8011814:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 8011816:	2300      	movs	r3, #0
 8011818:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 801181c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011820:	f023 030f 	bic.w	r3, r3, #15
 8011824:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8011828:	4b53      	ldr	r3, [pc, #332]	@ (8011978 <Send+0x1b4>)
 801182a:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 801182e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011832:	f362 13c7 	bfi	r3, r2, #7, #1
 8011836:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801183a:	4b4f      	ldr	r3, [pc, #316]	@ (8011978 <Send+0x1b4>)
 801183c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011840:	2b01      	cmp	r3, #1
 8011842:	d106      	bne.n	8011852 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8011844:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011848:	f043 0310 	orr.w	r3, r3, #16
 801184c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011850:	e005      	b.n	801185e <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8011852:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011856:	f023 0310 	bic.w	r3, r3, #16
 801185a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 801185e:	4b46      	ldr	r3, [pc, #280]	@ (8011978 <Send+0x1b4>)
 8011860:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8011864:	2b00      	cmp	r3, #0
 8011866:	d005      	beq.n	8011874 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8011868:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801186c:	f043 0320 	orr.w	r3, r3, #32
 8011870:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8011874:	2301      	movs	r3, #1
 8011876:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8011878:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801187c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8011880:	b2db      	uxtb	r3, r3
 8011882:	2b00      	cmp	r3, #0
 8011884:	bf14      	ite	ne
 8011886:	2301      	movne	r3, #1
 8011888:	2300      	moveq	r3, #0
 801188a:	b2db      	uxtb	r3, r3
 801188c:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801188e:	4b3a      	ldr	r3, [pc, #232]	@ (8011978 <Send+0x1b4>)
 8011890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011892:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8011894:	4b38      	ldr	r3, [pc, #224]	@ (8011978 <Send+0x1b4>)
 8011896:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 801189a:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 801189c:	4b36      	ldr	r3, [pc, #216]	@ (8011978 <Send+0x1b4>)
 801189e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80118a2:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80118a4:	4b34      	ldr	r3, [pc, #208]	@ (8011978 <Send+0x1b4>)
 80118a6:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80118aa:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80118ae:	4b32      	ldr	r3, [pc, #200]	@ (8011978 <Send+0x1b4>)
 80118b0:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80118b4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80118b8:	4b2f      	ldr	r3, [pc, #188]	@ (8011978 <Send+0x1b4>)
 80118ba:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80118be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 80118c2:	4b2d      	ldr	r3, [pc, #180]	@ (8011978 <Send+0x1b4>)
 80118c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80118c8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80118cc:	4b2a      	ldr	r3, [pc, #168]	@ (8011978 <Send+0x1b4>)
 80118ce:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80118d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 80118d6:	f107 0014 	add.w	r0, r7, #20
 80118da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80118de:	9300      	str	r3, [sp, #0]
 80118e0:	4b26      	ldr	r3, [pc, #152]	@ (801197c <Send+0x1b8>)
 80118e2:	4a27      	ldr	r2, [pc, #156]	@ (8011980 <Send+0x1bc>)
 80118e4:	4927      	ldr	r1, [pc, #156]	@ (8011984 <Send+0x1c0>)
 80118e6:	f002 fd2f 	bl	8014348 <LoRaMacAdrCalcNext>
 80118ea:	4603      	mov	r3, r0
 80118ec:	461a      	mov	r2, r3
 80118ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80118f2:	f362 1386 	bfi	r3, r2, #6, #1
 80118f6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80118fa:	7afa      	ldrb	r2, [r7, #11]
 80118fc:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8011900:	893b      	ldrh	r3, [r7, #8]
 8011902:	9300      	str	r3, [sp, #0]
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	68f8      	ldr	r0, [r7, #12]
 8011908:	f000 fc88 	bl	801221c <PrepareFrame>
 801190c:	4603      	mov	r3, r0
 801190e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8011912:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011916:	2b00      	cmp	r3, #0
 8011918:	d003      	beq.n	8011922 <Send+0x15e>
 801191a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801191e:	2b0a      	cmp	r3, #10
 8011920:	d107      	bne.n	8011932 <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8011922:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8011926:	4618      	mov	r0, r3
 8011928:	f000 f978 	bl	8011c1c <ScheduleTx>
 801192c:	4603      	mov	r3, r0
 801192e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8011932:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011936:	2b00      	cmp	r3, #0
 8011938:	d00a      	beq.n	8011950 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 801193a:	4a0f      	ldr	r2, [pc, #60]	@ (8011978 <Send+0x1b4>)
 801193c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8011940:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8011944:	4a0c      	ldr	r2, [pc, #48]	@ (8011978 <Send+0x1b4>)
 8011946:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801194a:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 801194e:	e00d      	b.n	801196c <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8011950:	4b09      	ldr	r3, [pc, #36]	@ (8011978 <Send+0x1b4>)
 8011952:	2200      	movs	r2, #0
 8011954:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8011958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801195a:	4a07      	ldr	r2, [pc, #28]	@ (8011978 <Send+0x1b4>)
 801195c:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801195e:	f003 f87b 	bl	8014a58 <LoRaMacCommandsRemoveNoneStickyCmds>
 8011962:	4603      	mov	r3, r0
 8011964:	2b00      	cmp	r3, #0
 8011966:	d001      	beq.n	801196c <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011968:	2313      	movs	r3, #19
 801196a:	e001      	b.n	8011970 <Send+0x1ac>
        }
    }
    return status;
 801196c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011970:	4618      	mov	r0, r3
 8011972:	3730      	adds	r7, #48	@ 0x30
 8011974:	46bd      	mov	sp, r7
 8011976:	bd80      	pop	{r7, pc}
 8011978:	20001140 	.word	0x20001140
 801197c:	200011a8 	.word	0x200011a8
 8011980:	20001178 	.word	0x20001178
 8011984:	20001179 	.word	0x20001179

08011988 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8011988:	b590      	push	{r4, r7, lr}
 801198a:	b087      	sub	sp, #28
 801198c:	af00      	add	r7, sp, #0
 801198e:	4603      	mov	r3, r0
 8011990:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8011992:	2300      	movs	r3, #0
 8011994:	75bb      	strb	r3, [r7, #22]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8011996:	2300      	movs	r3, #0
 8011998:	753b      	strb	r3, [r7, #20]
    bool allowDelayedTx = true;
 801199a:	2301      	movs	r3, #1
 801199c:	75fb      	strb	r3, [r7, #23]

    // Setup join/rejoin message
    switch( joinReqType )
 801199e:	7bfb      	ldrb	r3, [r7, #15]
 80119a0:	2bff      	cmp	r3, #255	@ 0xff
 80119a2:	d11f      	bne.n	80119e4 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 80119a4:	2000      	movs	r0, #0
 80119a6:	f7ff f8e1 	bl	8010b6c <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 80119aa:	4b20      	ldr	r3, [pc, #128]	@ (8011a2c <SendReJoinReq+0xa4>)
 80119ac:	2200      	movs	r2, #0
 80119ae:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 80119b2:	4b1e      	ldr	r3, [pc, #120]	@ (8011a2c <SendReJoinReq+0xa4>)
 80119b4:	4a1e      	ldr	r2, [pc, #120]	@ (8011a30 <SendReJoinReq+0xa8>)
 80119b6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80119ba:	4b1c      	ldr	r3, [pc, #112]	@ (8011a2c <SendReJoinReq+0xa4>)
 80119bc:	22ff      	movs	r2, #255	@ 0xff
 80119be:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80119c2:	7d3b      	ldrb	r3, [r7, #20]
 80119c4:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80119c8:	753b      	strb	r3, [r7, #20]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80119ca:	7d3a      	ldrb	r2, [r7, #20]
 80119cc:	4b17      	ldr	r3, [pc, #92]	@ (8011a2c <SendReJoinReq+0xa4>)
 80119ce:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 80119d2:	4818      	ldr	r0, [pc, #96]	@ (8011a34 <SendReJoinReq+0xac>)
 80119d4:	f7fb fef8 	bl	800d7c8 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 80119d8:	4817      	ldr	r0, [pc, #92]	@ (8011a38 <SendReJoinReq+0xb0>)
 80119da:	f7fb fec5 	bl	800d768 <SecureElementGetDevEui>

            allowDelayedTx = false;
 80119de:	2300      	movs	r3, #0
 80119e0:	75fb      	strb	r3, [r7, #23]

            break;
 80119e2:	e002      	b.n	80119ea <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80119e4:	2302      	movs	r3, #2
 80119e6:	75bb      	strb	r3, [r7, #22]
            break;
 80119e8:	bf00      	nop
    }

    if( MacCtx.IsFirstJoinReqTx == true )
 80119ea:	4b10      	ldr	r3, [pc, #64]	@ (8011a2c <SendReJoinReq+0xa4>)
 80119ec:	f893 353c 	ldrb.w	r3, [r3, #1340]	@ 0x53c
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d00f      	beq.n	8011a14 <SendReJoinReq+0x8c>
    {
        MacCtx.IsFirstJoinReqTx = false;
 80119f4:	4b0d      	ldr	r3, [pc, #52]	@ (8011a2c <SendReJoinReq+0xa4>)
 80119f6:	2200      	movs	r2, #0
 80119f8:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c
        // Store the current time as reference time for the retransmission backoff algorithm
        MacCtx.TxBackoffRefTime = SysTimeGetMcuTime( );
 80119fc:	4c0b      	ldr	r4, [pc, #44]	@ (8011a2c <SendReJoinReq+0xa4>)
 80119fe:	463b      	mov	r3, r7
 8011a00:	4618      	mov	r0, r3
 8011a02:	f00a fcd9 	bl	801c3b8 <SysTimeGetMcuTime>
 8011a06:	f204 5334 	addw	r3, r4, #1332	@ 0x534
 8011a0a:	463a      	mov	r2, r7
 8011a0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011a10:	e883 0003 	stmia.w	r3, {r0, r1}
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8011a14:	7dfb      	ldrb	r3, [r7, #23]
 8011a16:	4618      	mov	r0, r3
 8011a18:	f000 f900 	bl	8011c1c <ScheduleTx>
 8011a1c:	4603      	mov	r3, r0
 8011a1e:	75bb      	strb	r3, [r7, #22]
    return status;
 8011a20:	7dbb      	ldrb	r3, [r7, #22]
}
 8011a22:	4618      	mov	r0, r3
 8011a24:	371c      	adds	r7, #28
 8011a26:	46bd      	mov	sp, r7
 8011a28:	bd90      	pop	{r4, r7, pc}
 8011a2a:	bf00      	nop
 8011a2c:	20000c00 	.word	0x20000c00
 8011a30:	20000c02 	.word	0x20000c02
 8011a34:	20000d0e 	.word	0x20000d0e
 8011a38:	20000d16 	.word	0x20000d16

08011a3c <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8011a40:	f002 fd92 	bl	8014568 <LoRaMacClassBIsBeaconExpected>
 8011a44:	4603      	mov	r3, r0
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d001      	beq.n	8011a4e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8011a4a:	230e      	movs	r3, #14
 8011a4c:	e013      	b.n	8011a76 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8011a7c <CheckForClassBCollision+0x40>)
 8011a50:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011a54:	2b01      	cmp	r3, #1
 8011a56:	d10d      	bne.n	8011a74 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8011a58:	f002 fd8d 	bl	8014576 <LoRaMacClassBIsPingExpected>
 8011a5c:	4603      	mov	r3, r0
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d001      	beq.n	8011a66 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8011a62:	230f      	movs	r3, #15
 8011a64:	e007      	b.n	8011a76 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8011a66:	f002 fd8d 	bl	8014584 <LoRaMacClassBIsMulticastExpected>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d001      	beq.n	8011a74 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8011a70:	230f      	movs	r3, #15
 8011a72:	e000      	b.n	8011a76 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8011a74:	2300      	movs	r3, #0
}
 8011a76:	4618      	mov	r0, r3
 8011a78:	bd80      	pop	{r7, pc}
 8011a7a:	bf00      	nop
 8011a7c:	20001140 	.word	0x20001140

08011a80 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8011a80:	b590      	push	{r4, r7, lr}
 8011a82:	b083      	sub	sp, #12
 8011a84:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011a86:	4b2d      	ldr	r3, [pc, #180]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011a88:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011a8e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011a92:	4b2a      	ldr	r3, [pc, #168]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011a94:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8011a98:	4b28      	ldr	r3, [pc, #160]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011a9a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 8011a9e:	4b27      	ldr	r3, [pc, #156]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011aa0:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011aa4:	b25b      	sxtb	r3, r3
 8011aa6:	f004 fe26 	bl	80166f6 <RegionApplyDrOffset>
 8011aaa:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011aac:	b259      	sxtb	r1, r3
 8011aae:	4b23      	ldr	r3, [pc, #140]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011ab0:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011ab4:	4b21      	ldr	r3, [pc, #132]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011ab8:	4821      	ldr	r0, [pc, #132]	@ (8011b40 <ComputeRxWindowParameters+0xc0>)
 8011aba:	9000      	str	r0, [sp, #0]
 8011abc:	4620      	mov	r0, r4
 8011abe:	f004 fd3c 	bl	801653a <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011ac4:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8011ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011aca:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011ace:	b259      	sxtb	r1, r3
 8011ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011ad2:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011ad6:	4b19      	ldr	r3, [pc, #100]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011ada:	4c1a      	ldr	r4, [pc, #104]	@ (8011b44 <ComputeRxWindowParameters+0xc4>)
 8011adc:	9400      	str	r4, [sp, #0]
 8011ade:	f004 fd2c 	bl	801653a <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011ae2:	4b16      	ldr	r3, [pc, #88]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011ae6:	4a18      	ldr	r2, [pc, #96]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011ae8:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011aec:	4413      	add	r3, r2
 8011aee:	4a16      	ldr	r2, [pc, #88]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011af0:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011af4:	4b11      	ldr	r3, [pc, #68]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011af8:	4a13      	ldr	r2, [pc, #76]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011afa:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8011afe:	4413      	add	r3, r2
 8011b00:	4a11      	ldr	r2, [pc, #68]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011b02:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8011b06:	4b10      	ldr	r3, [pc, #64]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011b08:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011b0c:	2b04      	cmp	r3, #4
 8011b0e:	d011      	beq.n	8011b34 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011b10:	4b0a      	ldr	r3, [pc, #40]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011b14:	4a0c      	ldr	r2, [pc, #48]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011b16:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011b1a:	4413      	add	r3, r2
 8011b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011b1e:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011b22:	4b06      	ldr	r3, [pc, #24]	@ (8011b3c <ComputeRxWindowParameters+0xbc>)
 8011b24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011b26:	4a08      	ldr	r2, [pc, #32]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011b28:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8011b2c:	4413      	add	r3, r2
 8011b2e:	4a06      	ldr	r2, [pc, #24]	@ (8011b48 <ComputeRxWindowParameters+0xc8>)
 8011b30:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8011b34:	bf00      	nop
 8011b36:	3704      	adds	r7, #4
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	bd90      	pop	{r4, r7, pc}
 8011b3c:	20001140 	.word	0x20001140
 8011b40:	20000fb8 	.word	0x20000fb8
 8011b44:	20000fd0 	.word	0x20000fd0
 8011b48:	20000c00 	.word	0x20000c00

08011b4c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b082      	sub	sp, #8
 8011b50:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8011b52:	2300      	movs	r3, #0
 8011b54:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8011b56:	4b13      	ldr	r3, [pc, #76]	@ (8011ba4 <VerifyTxFrame+0x58>)
 8011b58:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d01b      	beq.n	8011b98 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011b60:	1d3b      	adds	r3, r7, #4
 8011b62:	4618      	mov	r0, r3
 8011b64:	f002 ffc8 	bl	8014af8 <LoRaMacCommandsGetSizeSerializedCmds>
 8011b68:	4603      	mov	r3, r0
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d001      	beq.n	8011b72 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011b6e:	2313      	movs	r3, #19
 8011b70:	e013      	b.n	8011b9a <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8011b72:	4b0d      	ldr	r3, [pc, #52]	@ (8011ba8 <VerifyTxFrame+0x5c>)
 8011b74:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011b78:	4a0a      	ldr	r2, [pc, #40]	@ (8011ba4 <VerifyTxFrame+0x58>)
 8011b7a:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 8011b7e:	687a      	ldr	r2, [r7, #4]
 8011b80:	b2d2      	uxtb	r2, r2
 8011b82:	4618      	mov	r0, r3
 8011b84:	f7ff f904 	bl	8010d90 <ValidatePayloadLength>
 8011b88:	4603      	mov	r3, r0
 8011b8a:	f083 0301 	eor.w	r3, r3, #1
 8011b8e:	b2db      	uxtb	r3, r3
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d001      	beq.n	8011b98 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8011b94:	2308      	movs	r3, #8
 8011b96:	e000      	b.n	8011b9a <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8011b98:	2300      	movs	r3, #0
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3708      	adds	r7, #8
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	20001140 	.word	0x20001140
 8011ba8:	20000c00 	.word	0x20000c00

08011bac <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b082      	sub	sp, #8
 8011bb0:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8011bb2:	4b18      	ldr	r3, [pc, #96]	@ (8011c14 <SerializeTxFrame+0x68>)
 8011bb4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d002      	beq.n	8011bc2 <SerializeTxFrame+0x16>
 8011bbc:	2b04      	cmp	r3, #4
 8011bbe:	d011      	beq.n	8011be4 <SerializeTxFrame+0x38>
 8011bc0:	e021      	b.n	8011c06 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011bc2:	4815      	ldr	r0, [pc, #84]	@ (8011c18 <SerializeTxFrame+0x6c>)
 8011bc4:	f004 fabb 	bl	801613e <LoRaMacSerializerJoinRequest>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011bcc:	79fb      	ldrb	r3, [r7, #7]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d001      	beq.n	8011bd6 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011bd2:	2311      	movs	r3, #17
 8011bd4:	e01a      	b.n	8011c0c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8011c14 <SerializeTxFrame+0x68>)
 8011bd8:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011bdc:	461a      	mov	r2, r3
 8011bde:	4b0d      	ldr	r3, [pc, #52]	@ (8011c14 <SerializeTxFrame+0x68>)
 8011be0:	801a      	strh	r2, [r3, #0]
            break;
 8011be2:	e012      	b.n	8011c0a <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8011be4:	480c      	ldr	r0, [pc, #48]	@ (8011c18 <SerializeTxFrame+0x6c>)
 8011be6:	f004 fb2c 	bl	8016242 <LoRaMacSerializerData>
 8011bea:	4603      	mov	r3, r0
 8011bec:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011bee:	79fb      	ldrb	r3, [r7, #7]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d001      	beq.n	8011bf8 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011bf4:	2311      	movs	r3, #17
 8011bf6:	e009      	b.n	8011c0c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011bf8:	4b06      	ldr	r3, [pc, #24]	@ (8011c14 <SerializeTxFrame+0x68>)
 8011bfa:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011bfe:	461a      	mov	r2, r3
 8011c00:	4b04      	ldr	r3, [pc, #16]	@ (8011c14 <SerializeTxFrame+0x68>)
 8011c02:	801a      	strh	r2, [r3, #0]
            break;
 8011c04:	e001      	b.n	8011c0a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011c06:	2303      	movs	r3, #3
 8011c08:	e000      	b.n	8011c0c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8011c0a:	2300      	movs	r3, #0
}
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	3708      	adds	r7, #8
 8011c10:	46bd      	mov	sp, r7
 8011c12:	bd80      	pop	{r7, pc}
 8011c14:	20000c00 	.word	0x20000c00
 8011c18:	20000d08 	.word	0x20000d08

08011c1c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8011c1c:	b580      	push	{r7, lr}
 8011c1e:	b090      	sub	sp, #64	@ 0x40
 8011c20:	af02      	add	r7, sp, #8
 8011c22:	4603      	mov	r3, r0
 8011c24:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011c26:	2303      	movs	r3, #3
 8011c28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8011c2c:	f7ff ff06 	bl	8011a3c <CheckForClassBCollision>
 8011c30:	4603      	mov	r3, r0
 8011c32:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011c36:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d002      	beq.n	8011c44 <ScheduleTx+0x28>
    {
        return status;
 8011c3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c42:	e092      	b.n	8011d6a <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8011c44:	f000 f8f8 	bl	8011e38 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8011c48:	f7ff ffb0 	bl	8011bac <SerializeTxFrame>
 8011c4c:	4603      	mov	r3, r0
 8011c4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011c52:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d002      	beq.n	8011c60 <ScheduleTx+0x44>
    {
        return status;
 8011c5a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011c5e:	e084      	b.n	8011d6a <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8011c60:	4b44      	ldr	r3, [pc, #272]	@ (8011d74 <ScheduleTx+0x158>)
 8011c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c64:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011c66:	4b43      	ldr	r3, [pc, #268]	@ (8011d74 <ScheduleTx+0x158>)
 8011c68:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011c6c:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8011c6e:	4b41      	ldr	r3, [pc, #260]	@ (8011d74 <ScheduleTx+0x158>)
 8011c70:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8011c74:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceTxBackoffRefTime = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.TxBackoffRefTime );
 8011c76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011c7a:	4618      	mov	r0, r3
 8011c7c:	f00a fb9c 	bl	801c3b8 <SysTimeGetMcuTime>
 8011c80:	4638      	mov	r0, r7
 8011c82:	4b3d      	ldr	r3, [pc, #244]	@ (8011d78 <ScheduleTx+0x15c>)
 8011c84:	f8d3 2538 	ldr.w	r2, [r3, #1336]	@ 0x538
 8011c88:	9200      	str	r2, [sp, #0]
 8011c8a:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 8011c8e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011c92:	ca06      	ldmia	r2, {r1, r2}
 8011c94:	f00a faf1 	bl	801c27a <SysTimeSub>
 8011c98:	f107 0320 	add.w	r3, r7, #32
 8011c9c:	463a      	mov	r2, r7
 8011c9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011ca2:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8011ca6:	4b33      	ldr	r3, [pc, #204]	@ (8011d74 <ScheduleTx+0x158>)
 8011ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011caa:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8011cac:	2300      	movs	r3, #0
 8011cae:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 8011cb2:	2301      	movs	r3, #1
 8011cb4:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8011cb6:	4b30      	ldr	r3, [pc, #192]	@ (8011d78 <ScheduleTx+0x15c>)
 8011cb8:	881b      	ldrh	r3, [r3, #0]
 8011cba:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8011d74 <ScheduleTx+0x158>)
 8011cbe:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d104      	bne.n	8011cd0 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8011cc6:	2301      	movs	r3, #1
 8011cc8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8011ccc:	2300      	movs	r3, #0
 8011cce:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8011cd0:	4b28      	ldr	r3, [pc, #160]	@ (8011d74 <ScheduleTx+0x158>)
 8011cd2:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011cd6:	f107 0114 	add.w	r1, r7, #20
 8011cda:	4b28      	ldr	r3, [pc, #160]	@ (8011d7c <ScheduleTx+0x160>)
 8011cdc:	9300      	str	r3, [sp, #0]
 8011cde:	4b28      	ldr	r3, [pc, #160]	@ (8011d80 <ScheduleTx+0x164>)
 8011ce0:	4a28      	ldr	r2, [pc, #160]	@ (8011d84 <ScheduleTx+0x168>)
 8011ce2:	f004 fcf0 	bl	80166c6 <RegionNextChannel>
 8011ce6:	4603      	mov	r3, r0
 8011ce8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 8011cec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d025      	beq.n	8011d40 <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8011cf4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011cf8:	2b0b      	cmp	r3, #11
 8011cfa:	d11e      	bne.n	8011d3a <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8011cfc:	4b1e      	ldr	r3, [pc, #120]	@ (8011d78 <ScheduleTx+0x15c>)
 8011cfe:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d01c      	beq.n	8011d40 <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8011d06:	7bfb      	ldrb	r3, [r7, #15]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d013      	beq.n	8011d34 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8011d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8011d78 <ScheduleTx+0x15c>)
 8011d0e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011d12:	f043 0320 	orr.w	r3, r3, #32
 8011d16:	4a18      	ldr	r2, [pc, #96]	@ (8011d78 <ScheduleTx+0x15c>)
 8011d18:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8011d1c:	4b16      	ldr	r3, [pc, #88]	@ (8011d78 <ScheduleTx+0x15c>)
 8011d1e:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8011d22:	4619      	mov	r1, r3
 8011d24:	4818      	ldr	r0, [pc, #96]	@ (8011d88 <ScheduleTx+0x16c>)
 8011d26:	f00b f87f 	bl	801ce28 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8011d2a:	4817      	ldr	r0, [pc, #92]	@ (8011d88 <ScheduleTx+0x16c>)
 8011d2c:	f00a ff9e 	bl	801cc6c <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 8011d30:	2300      	movs	r3, #0
 8011d32:	e01a      	b.n	8011d6a <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8011d34:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011d38:	e017      	b.n	8011d6a <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8011d3a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011d3e:	e014      	b.n	8011d6a <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8011d40:	f7ff fe9e 	bl	8011a80 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8011d44:	f7ff ff02 	bl	8011b4c <VerifyTxFrame>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011d4e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d002      	beq.n	8011d5c <ScheduleTx+0x140>
    {
        return status;
 8011d56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011d5a:	e006      	b.n	8011d6a <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8011d5c:	4b06      	ldr	r3, [pc, #24]	@ (8011d78 <ScheduleTx+0x15c>)
 8011d5e:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 8011d62:	4618      	mov	r0, r3
 8011d64:	f000 fb74 	bl	8012450 <SendFrameOnChannel>
 8011d68:	4603      	mov	r3, r0
}
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	3738      	adds	r7, #56	@ 0x38
 8011d6e:	46bd      	mov	sp, r7
 8011d70:	bd80      	pop	{r7, pc}
 8011d72:	bf00      	nop
 8011d74:	20001140 	.word	0x20001140
 8011d78:	20000c00 	.word	0x20000c00
 8011d7c:	20001170 	.word	0x20001170
 8011d80:	20001094 	.word	0x20001094
 8011d84:	2000101b 	.word	0x2000101b
 8011d88:	20000f68 	.word	0x20000f68

08011d8c <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8011d8c:	b580      	push	{r7, lr}
 8011d8e:	b084      	sub	sp, #16
 8011d90:	af00      	add	r7, sp, #0
 8011d92:	4603      	mov	r3, r0
 8011d94:	460a      	mov	r2, r1
 8011d96:	71fb      	strb	r3, [r7, #7]
 8011d98:	4613      	mov	r3, r2
 8011d9a:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011d9c:	2312      	movs	r3, #18
 8011d9e:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8011da0:	2300      	movs	r3, #0
 8011da2:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8011da4:	4b22      	ldr	r3, [pc, #136]	@ (8011e30 <SecureFrame+0xa4>)
 8011da6:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d002      	beq.n	8011db4 <SecureFrame+0x28>
 8011dae:	2b04      	cmp	r3, #4
 8011db0:	d011      	beq.n	8011dd6 <SecureFrame+0x4a>
 8011db2:	e036      	b.n	8011e22 <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011db4:	481f      	ldr	r0, [pc, #124]	@ (8011e34 <SecureFrame+0xa8>)
 8011db6:	f003 fd95 	bl	80158e4 <LoRaMacCryptoPrepareJoinRequest>
 8011dba:	4603      	mov	r3, r0
 8011dbc:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011dbe:	7bfb      	ldrb	r3, [r7, #15]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d001      	beq.n	8011dc8 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011dc4:	2311      	movs	r3, #17
 8011dc6:	e02f      	b.n	8011e28 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011dc8:	4b19      	ldr	r3, [pc, #100]	@ (8011e30 <SecureFrame+0xa4>)
 8011dca:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011dce:	461a      	mov	r2, r3
 8011dd0:	4b17      	ldr	r3, [pc, #92]	@ (8011e30 <SecureFrame+0xa4>)
 8011dd2:	801a      	strh	r2, [r3, #0]
            break;
 8011dd4:	e027      	b.n	8011e26 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011dd6:	f107 0308 	add.w	r3, r7, #8
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f003 fcbc 	bl	8015758 <LoRaMacCryptoGetFCntUp>
 8011de0:	4603      	mov	r3, r0
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d001      	beq.n	8011dea <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011de6:	2312      	movs	r3, #18
 8011de8:	e01e      	b.n	8011e28 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8011dea:	4b11      	ldr	r3, [pc, #68]	@ (8011e30 <SecureFrame+0xa4>)
 8011dec:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d002      	beq.n	8011dfa <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8011df4:	68bb      	ldr	r3, [r7, #8]
 8011df6:	3b01      	subs	r3, #1
 8011df8:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8011dfa:	68b8      	ldr	r0, [r7, #8]
 8011dfc:	79ba      	ldrb	r2, [r7, #6]
 8011dfe:	79f9      	ldrb	r1, [r7, #7]
 8011e00:	4b0c      	ldr	r3, [pc, #48]	@ (8011e34 <SecureFrame+0xa8>)
 8011e02:	f003 fe95 	bl	8015b30 <LoRaMacCryptoSecureMessage>
 8011e06:	4603      	mov	r3, r0
 8011e08:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011e0a:	7bfb      	ldrb	r3, [r7, #15]
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d001      	beq.n	8011e14 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e10:	2311      	movs	r3, #17
 8011e12:	e009      	b.n	8011e28 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8011e14:	4b06      	ldr	r3, [pc, #24]	@ (8011e30 <SecureFrame+0xa4>)
 8011e16:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011e1a:	461a      	mov	r2, r3
 8011e1c:	4b04      	ldr	r3, [pc, #16]	@ (8011e30 <SecureFrame+0xa4>)
 8011e1e:	801a      	strh	r2, [r3, #0]
            break;
 8011e20:	e001      	b.n	8011e26 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011e22:	2303      	movs	r3, #3
 8011e24:	e000      	b.n	8011e28 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8011e26:	2300      	movs	r3, #0
}
 8011e28:	4618      	mov	r0, r3
 8011e2a:	3710      	adds	r7, #16
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	bd80      	pop	{r7, pc}
 8011e30:	20000c00 	.word	0x20000c00
 8011e34:	20000d08 	.word	0x20000d08

08011e38 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8011e38:	b480      	push	{r7}
 8011e3a:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8011e3c:	4b09      	ldr	r3, [pc, #36]	@ (8011e64 <CalculateBackOff+0x2c>)
 8011e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d10a      	bne.n	8011e5a <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8011e44:	4b07      	ldr	r3, [pc, #28]	@ (8011e64 <CalculateBackOff+0x2c>)
 8011e46:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8011e4a:	3b01      	subs	r3, #1
 8011e4c:	4a06      	ldr	r2, [pc, #24]	@ (8011e68 <CalculateBackOff+0x30>)
 8011e4e:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 8011e52:	fb02 f303 	mul.w	r3, r2, r3
 8011e56:	4a03      	ldr	r2, [pc, #12]	@ (8011e64 <CalculateBackOff+0x2c>)
 8011e58:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8011e5a:	bf00      	nop
 8011e5c:	46bd      	mov	sp, r7
 8011e5e:	bc80      	pop	{r7}
 8011e60:	4770      	bx	lr
 8011e62:	bf00      	nop
 8011e64:	20001140 	.word	0x20001140
 8011e68:	20000c00 	.word	0x20000c00

08011e6c <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b082      	sub	sp, #8
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	4603      	mov	r3, r0
 8011e74:	7139      	strb	r1, [r7, #4]
 8011e76:	71fb      	strb	r3, [r7, #7]
 8011e78:	4613      	mov	r3, r2
 8011e7a:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8011e7c:	79fb      	ldrb	r3, [r7, #7]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d002      	beq.n	8011e88 <RemoveMacCommands+0x1c>
 8011e82:	79fb      	ldrb	r3, [r7, #7]
 8011e84:	2b01      	cmp	r3, #1
 8011e86:	d10d      	bne.n	8011ea4 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8011e88:	79bb      	ldrb	r3, [r7, #6]
 8011e8a:	2b01      	cmp	r3, #1
 8011e8c:	d108      	bne.n	8011ea0 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8011e8e:	793b      	ldrb	r3, [r7, #4]
 8011e90:	f003 0320 	and.w	r3, r3, #32
 8011e94:	b2db      	uxtb	r3, r3
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d004      	beq.n	8011ea4 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8011e9a:	f002 fe01 	bl	8014aa0 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8011e9e:	e001      	b.n	8011ea4 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8011ea0:	f002 fdfe 	bl	8014aa0 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8011ea4:	bf00      	nop
 8011ea6:	3708      	adds	r7, #8
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	bd80      	pop	{r7, pc}

08011eac <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8011eac:	b5b0      	push	{r4, r5, r7, lr}
 8011eae:	b092      	sub	sp, #72	@ 0x48
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	4603      	mov	r3, r0
 8011eb4:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8011eb6:	79fb      	ldrb	r3, [r7, #7]
 8011eb8:	f083 0301 	eor.w	r3, r3, #1
 8011ebc:	b2db      	uxtb	r3, r3
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d003      	beq.n	8011eca <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8011ec2:	4b88      	ldr	r3, [pc, #544]	@ (80120e4 <ResetMacParameters+0x238>)
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8011eca:	4b86      	ldr	r3, [pc, #536]	@ (80120e4 <ResetMacParameters+0x238>)
 8011ecc:	2200      	movs	r2, #0
 8011ece:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8011ed0:	4b85      	ldr	r3, [pc, #532]	@ (80120e8 <ResetMacParameters+0x23c>)
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011ed8:	4b83      	ldr	r3, [pc, #524]	@ (80120e8 <ResetMacParameters+0x23c>)
 8011eda:	2200      	movs	r2, #0
 8011edc:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 8011ee0:	4b81      	ldr	r3, [pc, #516]	@ (80120e8 <ResetMacParameters+0x23c>)
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8011ee8:	4b7e      	ldr	r3, [pc, #504]	@ (80120e4 <ResetMacParameters+0x238>)
 8011eea:	2200      	movs	r2, #0
 8011eec:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8011ef0:	4b7c      	ldr	r3, [pc, #496]	@ (80120e4 <ResetMacParameters+0x238>)
 8011ef2:	2201      	movs	r2, #1
 8011ef4:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011ef8:	4b7a      	ldr	r3, [pc, #488]	@ (80120e4 <ResetMacParameters+0x238>)
 8011efa:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8011efe:	4b79      	ldr	r3, [pc, #484]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f00:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011f04:	4b77      	ldr	r3, [pc, #476]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f06:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8011f0a:	4b76      	ldr	r3, [pc, #472]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f0c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8011f10:	4b74      	ldr	r3, [pc, #464]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f12:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8011f16:	4b73      	ldr	r3, [pc, #460]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f18:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011f1c:	4b71      	ldr	r3, [pc, #452]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f1e:	4a71      	ldr	r2, [pc, #452]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f20:	336c      	adds	r3, #108	@ 0x6c
 8011f22:	32b4      	adds	r2, #180	@ 0xb4
 8011f24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011f28:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011f2c:	4b6d      	ldr	r3, [pc, #436]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f2e:	4a6d      	ldr	r2, [pc, #436]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f30:	3374      	adds	r3, #116	@ 0x74
 8011f32:	32bc      	adds	r2, #188	@ 0xbc
 8011f34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011f38:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8011f3c:	4b69      	ldr	r3, [pc, #420]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f3e:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 8011f42:	4b68      	ldr	r3, [pc, #416]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f44:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8011f48:	4b66      	ldr	r3, [pc, #408]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f4a:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 8011f4e:	4b65      	ldr	r3, [pc, #404]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f50:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8011f54:	4b63      	ldr	r3, [pc, #396]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f56:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8011f5a:	4a62      	ldr	r2, [pc, #392]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011f60:	4b60      	ldr	r3, [pc, #384]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f62:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8011f66:	4a5f      	ldr	r2, [pc, #380]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f68:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8011f6c:	4b5d      	ldr	r3, [pc, #372]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f6e:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8011f72:	4b5c      	ldr	r3, [pc, #368]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f74:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8011f78:	4b5a      	ldr	r3, [pc, #360]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f7a:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8011f7e:	4b59      	ldr	r3, [pc, #356]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f80:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 8011f84:	4b58      	ldr	r3, [pc, #352]	@ (80120e8 <ResetMacParameters+0x23c>)
 8011f86:	2200      	movs	r2, #0
 8011f88:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 8011f8c:	4b55      	ldr	r3, [pc, #340]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f8e:	2200      	movs	r2, #0
 8011f90:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8011f94:	4b53      	ldr	r3, [pc, #332]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f96:	2200      	movs	r2, #0
 8011f98:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 8011f9c:	4b51      	ldr	r3, [pc, #324]	@ (80120e4 <ResetMacParameters+0x238>)
 8011f9e:	2200      	movs	r2, #0
 8011fa0:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8011fa4:	4b4f      	ldr	r3, [pc, #316]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fa6:	2200      	movs	r2, #0
 8011fa8:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8011fac:	4b4d      	ldr	r3, [pc, #308]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fae:	2200      	movs	r2, #0
 8011fb0:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8011fb4:	4b4b      	ldr	r3, [pc, #300]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8011fbc:	4b49      	ldr	r3, [pc, #292]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fbe:	2200      	movs	r2, #0
 8011fc0:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8011fc4:	4b47      	ldr	r3, [pc, #284]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fc6:	2200      	movs	r2, #0
 8011fc8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8011fcc:	4b45      	ldr	r3, [pc, #276]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fce:	2200      	movs	r2, #0
 8011fd0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8011fd4:	4b43      	ldr	r3, [pc, #268]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fd6:	2200      	movs	r2, #0
 8011fd8:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8011fdc:	4b41      	ldr	r3, [pc, #260]	@ (80120e4 <ResetMacParameters+0x238>)
 8011fde:	2200      	movs	r2, #0
 8011fe0:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8011fe4:	2301      	movs	r3, #1
 8011fe6:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011fe8:	4b40      	ldr	r3, [pc, #256]	@ (80120ec <ResetMacParameters+0x240>)
 8011fea:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011fec:	4b40      	ldr	r3, [pc, #256]	@ (80120f0 <ResetMacParameters+0x244>)
 8011fee:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 8011ff0:	4b40      	ldr	r3, [pc, #256]	@ (80120f4 <ResetMacParameters+0x248>)
 8011ff2:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80120e4 <ResetMacParameters+0x238>)
 8011ff6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011ffa:	f107 020c 	add.w	r2, r7, #12
 8011ffe:	4611      	mov	r1, r2
 8012000:	4618      	mov	r0, r3
 8012002:	f004 fa4c 	bl	801649e <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8012006:	4b38      	ldr	r3, [pc, #224]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012008:	2200      	movs	r2, #0
 801200a:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 801200e:	4b36      	ldr	r3, [pc, #216]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012010:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8012014:	4b34      	ldr	r3, [pc, #208]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012016:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 801201a:	4b32      	ldr	r3, [pc, #200]	@ (80120e4 <ResetMacParameters+0x238>)
 801201c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801201e:	4a32      	ldr	r2, [pc, #200]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012020:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012024:	4b2f      	ldr	r3, [pc, #188]	@ (80120e4 <ResetMacParameters+0x238>)
 8012026:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801202a:	4b2f      	ldr	r3, [pc, #188]	@ (80120e8 <ResetMacParameters+0x23c>)
 801202c:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012030:	4b2c      	ldr	r3, [pc, #176]	@ (80120e4 <ResetMacParameters+0x238>)
 8012032:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8012036:	4b2c      	ldr	r3, [pc, #176]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012038:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 801203c:	4b2a      	ldr	r3, [pc, #168]	@ (80120e8 <ResetMacParameters+0x23c>)
 801203e:	2200      	movs	r2, #0
 8012040:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8012044:	4b28      	ldr	r3, [pc, #160]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012046:	2201      	movs	r2, #1
 8012048:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801204c:	4b25      	ldr	r3, [pc, #148]	@ (80120e4 <ResetMacParameters+0x238>)
 801204e:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012052:	4b25      	ldr	r3, [pc, #148]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012054:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8012058:	4a23      	ldr	r2, [pc, #140]	@ (80120e8 <ResetMacParameters+0x23c>)
 801205a:	4b23      	ldr	r3, [pc, #140]	@ (80120e8 <ResetMacParameters+0x23c>)
 801205c:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8012060:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8012064:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012066:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012068:	e895 0003 	ldmia.w	r5, {r0, r1}
 801206c:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8012070:	4b1d      	ldr	r3, [pc, #116]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012072:	2201      	movs	r2, #1
 8012074:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8012078:	4b1b      	ldr	r3, [pc, #108]	@ (80120e8 <ResetMacParameters+0x23c>)
 801207a:	2202      	movs	r2, #2
 801207c:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8012080:	2300      	movs	r3, #0
 8012082:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 8012084:	2300      	movs	r3, #0
 8012086:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 8012088:	4b17      	ldr	r3, [pc, #92]	@ (80120e8 <ResetMacParameters+0x23c>)
 801208a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801208e:	2b00      	cmp	r3, #0
 8012090:	d009      	beq.n	80120a6 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8012092:	4b15      	ldr	r3, [pc, #84]	@ (80120e8 <ResetMacParameters+0x23c>)
 8012094:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012098:	685b      	ldr	r3, [r3, #4]
 801209a:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 801209c:	4b12      	ldr	r3, [pc, #72]	@ (80120e8 <ResetMacParameters+0x23c>)
 801209e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80120a2:	695b      	ldr	r3, [r3, #20]
 80120a4:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 80120a6:	4b14      	ldr	r3, [pc, #80]	@ (80120f8 <ResetMacParameters+0x24c>)
 80120a8:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 80120aa:	4b14      	ldr	r3, [pc, #80]	@ (80120fc <ResetMacParameters+0x250>)
 80120ac:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 80120ae:	4b14      	ldr	r3, [pc, #80]	@ (8012100 <ResetMacParameters+0x254>)
 80120b0:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 80120b2:	4b14      	ldr	r3, [pc, #80]	@ (8012104 <ResetMacParameters+0x258>)
 80120b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 80120b6:	4b14      	ldr	r3, [pc, #80]	@ (8012108 <ResetMacParameters+0x25c>)
 80120b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 80120ba:	4b14      	ldr	r3, [pc, #80]	@ (801210c <ResetMacParameters+0x260>)
 80120bc:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 80120be:	4b14      	ldr	r3, [pc, #80]	@ (8012110 <ResetMacParameters+0x264>)
 80120c0:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 80120c2:	4b14      	ldr	r3, [pc, #80]	@ (8012114 <ResetMacParameters+0x268>)
 80120c4:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 80120c6:	4b14      	ldr	r3, [pc, #80]	@ (8012118 <ResetMacParameters+0x26c>)
 80120c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 80120ca:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80120ce:	f107 031c 	add.w	r3, r7, #28
 80120d2:	4a12      	ldr	r2, [pc, #72]	@ (801211c <ResetMacParameters+0x270>)
 80120d4:	4618      	mov	r0, r3
 80120d6:	f002 f9f0 	bl	80144ba <LoRaMacClassBInit>
}
 80120da:	bf00      	nop
 80120dc:	3748      	adds	r7, #72	@ 0x48
 80120de:	46bd      	mov	sp, r7
 80120e0:	bdb0      	pop	{r4, r5, r7, pc}
 80120e2:	bf00      	nop
 80120e4:	20001140 	.word	0x20001140
 80120e8:	20000c00 	.word	0x20000c00
 80120ec:	20001364 	.word	0x20001364
 80120f0:	20001378 	.word	0x20001378
 80120f4:	20001cd8 	.word	0x20001cd8
 80120f8:	20001068 	.word	0x20001068
 80120fc:	20001020 	.word	0x20001020
 8012100:	20001054 	.word	0x20001054
 8012104:	20001091 	.word	0x20001091
 8012108:	20001224 	.word	0x20001224
 801210c:	20001188 	.word	0x20001188
 8012110:	2000118c 	.word	0x2000118c
 8012114:	20001228 	.word	0x20001228
 8012118:	20001270 	.word	0x20001270
 801211c:	200016f4 	.word	0x200016f4

08012120 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b082      	sub	sp, #8
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
 8012128:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f00a fe0c 	bl	801cd48 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8012130:	4b11      	ldr	r3, [pc, #68]	@ (8012178 <RxWindowSetup+0x58>)
 8012132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012134:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8012136:	4b11      	ldr	r3, [pc, #68]	@ (801217c <RxWindowSetup+0x5c>)
 8012138:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801213c:	4a10      	ldr	r2, [pc, #64]	@ (8012180 <RxWindowSetup+0x60>)
 801213e:	6839      	ldr	r1, [r7, #0]
 8012140:	4618      	mov	r0, r3
 8012142:	f004 fa14 	bl	801656e <RegionRxConfig>
 8012146:	4603      	mov	r3, r0
 8012148:	2b00      	cmp	r3, #0
 801214a:	d010      	beq.n	801216e <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 801214c:	4b0d      	ldr	r3, [pc, #52]	@ (8012184 <RxWindowSetup+0x64>)
 801214e:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8012152:	4b0c      	ldr	r3, [pc, #48]	@ (8012184 <RxWindowSetup+0x64>)
 8012154:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8012158:	4b07      	ldr	r3, [pc, #28]	@ (8012178 <RxWindowSetup+0x58>)
 801215a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801215c:	4a07      	ldr	r2, [pc, #28]	@ (801217c <RxWindowSetup+0x5c>)
 801215e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8012160:	4610      	mov	r0, r2
 8012162:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8012164:	683b      	ldr	r3, [r7, #0]
 8012166:	7cda      	ldrb	r2, [r3, #19]
 8012168:	4b06      	ldr	r3, [pc, #24]	@ (8012184 <RxWindowSetup+0x64>)
 801216a:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 801216e:	bf00      	nop
 8012170:	3708      	adds	r7, #8
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}
 8012176:	bf00      	nop
 8012178:	08021ab8 	.word	0x08021ab8
 801217c:	20001140 	.word	0x20001140
 8012180:	20001024 	.word	0x20001024
 8012184:	20000c00 	.word	0x20000c00

08012188 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8012188:	b590      	push	{r4, r7, lr}
 801218a:	b083      	sub	sp, #12
 801218c:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801218e:	4b1e      	ldr	r3, [pc, #120]	@ (8012208 <OpenContinuousRxCWindow+0x80>)
 8012190:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8012194:	4b1c      	ldr	r3, [pc, #112]	@ (8012208 <OpenContinuousRxCWindow+0x80>)
 8012196:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801219a:	b259      	sxtb	r1, r3
 801219c:	4b1a      	ldr	r3, [pc, #104]	@ (8012208 <OpenContinuousRxCWindow+0x80>)
 801219e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80121a2:	4b19      	ldr	r3, [pc, #100]	@ (8012208 <OpenContinuousRxCWindow+0x80>)
 80121a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80121a6:	4c19      	ldr	r4, [pc, #100]	@ (801220c <OpenContinuousRxCWindow+0x84>)
 80121a8:	9400      	str	r4, [sp, #0]
 80121aa:	f004 f9c6 	bl	801653a <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80121ae:	4b18      	ldr	r3, [pc, #96]	@ (8012210 <OpenContinuousRxCWindow+0x88>)
 80121b0:	2202      	movs	r2, #2
 80121b2:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80121b6:	4b14      	ldr	r3, [pc, #80]	@ (8012208 <OpenContinuousRxCWindow+0x80>)
 80121b8:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80121bc:	4b14      	ldr	r3, [pc, #80]	@ (8012210 <OpenContinuousRxCWindow+0x88>)
 80121be:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80121c2:	4b13      	ldr	r3, [pc, #76]	@ (8012210 <OpenContinuousRxCWindow+0x88>)
 80121c4:	2201      	movs	r2, #1
 80121c6:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80121ca:	4b0f      	ldr	r3, [pc, #60]	@ (8012208 <OpenContinuousRxCWindow+0x80>)
 80121cc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80121d0:	4a10      	ldr	r2, [pc, #64]	@ (8012214 <OpenContinuousRxCWindow+0x8c>)
 80121d2:	490e      	ldr	r1, [pc, #56]	@ (801220c <OpenContinuousRxCWindow+0x84>)
 80121d4:	4618      	mov	r0, r3
 80121d6:	f004 f9ca 	bl	801656e <RegionRxConfig>
 80121da:	4603      	mov	r3, r0
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d00f      	beq.n	8012200 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80121e0:	4b0b      	ldr	r3, [pc, #44]	@ (8012210 <OpenContinuousRxCWindow+0x88>)
 80121e2:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 80121e6:	4b0a      	ldr	r3, [pc, #40]	@ (8012210 <OpenContinuousRxCWindow+0x88>)
 80121e8:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 80121ec:	4b0a      	ldr	r3, [pc, #40]	@ (8012218 <OpenContinuousRxCWindow+0x90>)
 80121ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121f0:	2000      	movs	r0, #0
 80121f2:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 80121f4:	4b06      	ldr	r3, [pc, #24]	@ (8012210 <OpenContinuousRxCWindow+0x88>)
 80121f6:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 80121fa:	4b05      	ldr	r3, [pc, #20]	@ (8012210 <OpenContinuousRxCWindow+0x88>)
 80121fc:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 8012200:	bf00      	nop
 8012202:	3704      	adds	r7, #4
 8012204:	46bd      	mov	sp, r7
 8012206:	bd90      	pop	{r4, r7, pc}
 8012208:	20001140 	.word	0x20001140
 801220c:	20000fe8 	.word	0x20000fe8
 8012210:	20000c00 	.word	0x20000c00
 8012214:	20001024 	.word	0x20001024
 8012218:	08021ab8 	.word	0x08021ab8

0801221c <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b088      	sub	sp, #32
 8012220:	af00      	add	r7, sp, #0
 8012222:	60f8      	str	r0, [r7, #12]
 8012224:	60b9      	str	r1, [r7, #8]
 8012226:	603b      	str	r3, [r7, #0]
 8012228:	4613      	mov	r3, r2
 801222a:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 801222c:	4b81      	ldr	r3, [pc, #516]	@ (8012434 <PrepareFrame+0x218>)
 801222e:	2200      	movs	r2, #0
 8012230:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8012232:	4b80      	ldr	r3, [pc, #512]	@ (8012434 <PrepareFrame+0x218>)
 8012234:	2200      	movs	r2, #0
 8012236:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 801223a:	2300      	movs	r3, #0
 801223c:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 801223e:	2300      	movs	r3, #0
 8012240:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8012242:	2300      	movs	r3, #0
 8012244:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8012246:	683b      	ldr	r3, [r7, #0]
 8012248:	2b00      	cmp	r3, #0
 801224a:	d101      	bne.n	8012250 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 801224c:	2300      	movs	r3, #0
 801224e:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8012250:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012252:	461a      	mov	r2, r3
 8012254:	6839      	ldr	r1, [r7, #0]
 8012256:	4878      	ldr	r0, [pc, #480]	@ (8012438 <PrepareFrame+0x21c>)
 8012258:	f006 fc23 	bl	8018aa2 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 801225c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801225e:	b2da      	uxtb	r2, r3
 8012260:	4b74      	ldr	r3, [pc, #464]	@ (8012434 <PrepareFrame+0x218>)
 8012262:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	781a      	ldrb	r2, [r3, #0]
 801226a:	4b72      	ldr	r3, [pc, #456]	@ (8012434 <PrepareFrame+0x218>)
 801226c:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	781b      	ldrb	r3, [r3, #0]
 8012272:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8012276:	b2db      	uxtb	r3, r3
 8012278:	2b07      	cmp	r3, #7
 801227a:	f000 80b9 	beq.w	80123f0 <PrepareFrame+0x1d4>
 801227e:	2b07      	cmp	r3, #7
 8012280:	f300 80ce 	bgt.w	8012420 <PrepareFrame+0x204>
 8012284:	2b02      	cmp	r3, #2
 8012286:	d006      	beq.n	8012296 <PrepareFrame+0x7a>
 8012288:	2b04      	cmp	r3, #4
 801228a:	f040 80c9 	bne.w	8012420 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 801228e:	4b69      	ldr	r3, [pc, #420]	@ (8012434 <PrepareFrame+0x218>)
 8012290:	2201      	movs	r2, #1
 8012292:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8012296:	4b67      	ldr	r3, [pc, #412]	@ (8012434 <PrepareFrame+0x218>)
 8012298:	2204      	movs	r2, #4
 801229a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801229e:	4b65      	ldr	r3, [pc, #404]	@ (8012434 <PrepareFrame+0x218>)
 80122a0:	4a66      	ldr	r2, [pc, #408]	@ (801243c <PrepareFrame+0x220>)
 80122a2:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80122a6:	4b63      	ldr	r3, [pc, #396]	@ (8012434 <PrepareFrame+0x218>)
 80122a8:	22ff      	movs	r2, #255	@ 0xff
 80122aa:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	781a      	ldrb	r2, [r3, #0]
 80122b2:	4b60      	ldr	r3, [pc, #384]	@ (8012434 <PrepareFrame+0x218>)
 80122b4:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 80122b8:	4a5e      	ldr	r2, [pc, #376]	@ (8012434 <PrepareFrame+0x218>)
 80122ba:	79fb      	ldrb	r3, [r7, #7]
 80122bc:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 80122c0:	4b5f      	ldr	r3, [pc, #380]	@ (8012440 <PrepareFrame+0x224>)
 80122c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80122c6:	4a5b      	ldr	r2, [pc, #364]	@ (8012434 <PrepareFrame+0x218>)
 80122c8:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80122cc:	68bb      	ldr	r3, [r7, #8]
 80122ce:	781a      	ldrb	r2, [r3, #0]
 80122d0:	4b58      	ldr	r3, [pc, #352]	@ (8012434 <PrepareFrame+0x218>)
 80122d2:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 80122d6:	4b57      	ldr	r3, [pc, #348]	@ (8012434 <PrepareFrame+0x218>)
 80122d8:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 80122dc:	4b55      	ldr	r3, [pc, #340]	@ (8012434 <PrepareFrame+0x218>)
 80122de:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 80122e2:	4b54      	ldr	r3, [pc, #336]	@ (8012434 <PrepareFrame+0x218>)
 80122e4:	4a54      	ldr	r2, [pc, #336]	@ (8012438 <PrepareFrame+0x21c>)
 80122e6:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80122ea:	f107 0318 	add.w	r3, r7, #24
 80122ee:	4618      	mov	r0, r3
 80122f0:	f003 fa32 	bl	8015758 <LoRaMacCryptoGetFCntUp>
 80122f4:	4603      	mov	r3, r0
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d001      	beq.n	80122fe <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80122fa:	2312      	movs	r3, #18
 80122fc:	e096      	b.n	801242c <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 80122fe:	69bb      	ldr	r3, [r7, #24]
 8012300:	b29a      	uxth	r2, r3
 8012302:	4b4c      	ldr	r3, [pc, #304]	@ (8012434 <PrepareFrame+0x218>)
 8012304:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 8012308:	4b4a      	ldr	r3, [pc, #296]	@ (8012434 <PrepareFrame+0x218>)
 801230a:	2200      	movs	r2, #0
 801230c:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8012310:	4b48      	ldr	r3, [pc, #288]	@ (8012434 <PrepareFrame+0x218>)
 8012312:	2200      	movs	r2, #0
 8012314:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8012318:	69bb      	ldr	r3, [r7, #24]
 801231a:	4a46      	ldr	r2, [pc, #280]	@ (8012434 <PrepareFrame+0x218>)
 801231c:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012320:	f107 0314 	add.w	r3, r7, #20
 8012324:	4618      	mov	r0, r3
 8012326:	f002 fbe7 	bl	8014af8 <LoRaMacCommandsGetSizeSerializedCmds>
 801232a:	4603      	mov	r3, r0
 801232c:	2b00      	cmp	r3, #0
 801232e:	d001      	beq.n	8012334 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012330:	2313      	movs	r3, #19
 8012332:	e07b      	b.n	801242c <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8012334:	697b      	ldr	r3, [r7, #20]
 8012336:	2b00      	cmp	r3, #0
 8012338:	d074      	beq.n	8012424 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 801233a:	4b41      	ldr	r3, [pc, #260]	@ (8012440 <PrepareFrame+0x224>)
 801233c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012340:	4618      	mov	r0, r3
 8012342:	f7fe fcfd 	bl	8010d40 <GetMaxAppPayloadWithoutFOptsLength>
 8012346:	4603      	mov	r3, r0
 8012348:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 801234a:	4b3a      	ldr	r3, [pc, #232]	@ (8012434 <PrepareFrame+0x218>)
 801234c:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012350:	2b00      	cmp	r3, #0
 8012352:	d01d      	beq.n	8012390 <PrepareFrame+0x174>
 8012354:	697b      	ldr	r3, [r7, #20]
 8012356:	2b0f      	cmp	r3, #15
 8012358:	d81a      	bhi.n	8012390 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 801235a:	f107 0314 	add.w	r3, r7, #20
 801235e:	4a39      	ldr	r2, [pc, #228]	@ (8012444 <PrepareFrame+0x228>)
 8012360:	4619      	mov	r1, r3
 8012362:	200f      	movs	r0, #15
 8012364:	f002 fbde 	bl	8014b24 <LoRaMacCommandsSerializeCmds>
 8012368:	4603      	mov	r3, r0
 801236a:	2b00      	cmp	r3, #0
 801236c:	d001      	beq.n	8012372 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801236e:	2313      	movs	r3, #19
 8012370:	e05c      	b.n	801242c <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8012372:	697b      	ldr	r3, [r7, #20]
 8012374:	f003 030f 	and.w	r3, r3, #15
 8012378:	b2d9      	uxtb	r1, r3
 801237a:	68ba      	ldr	r2, [r7, #8]
 801237c:	7813      	ldrb	r3, [r2, #0]
 801237e:	f361 0303 	bfi	r3, r1, #0, #4
 8012382:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8012384:	68bb      	ldr	r3, [r7, #8]
 8012386:	781a      	ldrb	r2, [r3, #0]
 8012388:	4b2a      	ldr	r3, [pc, #168]	@ (8012434 <PrepareFrame+0x218>)
 801238a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 801238e:	e049      	b.n	8012424 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8012390:	4b28      	ldr	r3, [pc, #160]	@ (8012434 <PrepareFrame+0x218>)
 8012392:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012396:	2b00      	cmp	r3, #0
 8012398:	d010      	beq.n	80123bc <PrepareFrame+0x1a0>
 801239a:	697b      	ldr	r3, [r7, #20]
 801239c:	2b0f      	cmp	r3, #15
 801239e:	d90d      	bls.n	80123bc <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 80123a0:	7ffb      	ldrb	r3, [r7, #31]
 80123a2:	f107 0114 	add.w	r1, r7, #20
 80123a6:	4a28      	ldr	r2, [pc, #160]	@ (8012448 <PrepareFrame+0x22c>)
 80123a8:	4618      	mov	r0, r3
 80123aa:	f002 fbbb 	bl	8014b24 <LoRaMacCommandsSerializeCmds>
 80123ae:	4603      	mov	r3, r0
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d001      	beq.n	80123b8 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80123b4:	2313      	movs	r3, #19
 80123b6:	e039      	b.n	801242c <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 80123b8:	230a      	movs	r3, #10
 80123ba:	e037      	b.n	801242c <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 80123bc:	7ffb      	ldrb	r3, [r7, #31]
 80123be:	f107 0114 	add.w	r1, r7, #20
 80123c2:	4a21      	ldr	r2, [pc, #132]	@ (8012448 <PrepareFrame+0x22c>)
 80123c4:	4618      	mov	r0, r3
 80123c6:	f002 fbad 	bl	8014b24 <LoRaMacCommandsSerializeCmds>
 80123ca:	4603      	mov	r3, r0
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d001      	beq.n	80123d4 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80123d0:	2313      	movs	r3, #19
 80123d2:	e02b      	b.n	801242c <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 80123d4:	4b17      	ldr	r3, [pc, #92]	@ (8012434 <PrepareFrame+0x218>)
 80123d6:	2200      	movs	r2, #0
 80123d8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 80123dc:	4b15      	ldr	r3, [pc, #84]	@ (8012434 <PrepareFrame+0x218>)
 80123de:	4a1a      	ldr	r2, [pc, #104]	@ (8012448 <PrepareFrame+0x22c>)
 80123e0:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 80123e4:	697b      	ldr	r3, [r7, #20]
 80123e6:	b2da      	uxtb	r2, r3
 80123e8:	4b12      	ldr	r3, [pc, #72]	@ (8012434 <PrepareFrame+0x218>)
 80123ea:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 80123ee:	e019      	b.n	8012424 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 80123f0:	683b      	ldr	r3, [r7, #0]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d018      	beq.n	8012428 <PrepareFrame+0x20c>
 80123f6:	4b0f      	ldr	r3, [pc, #60]	@ (8012434 <PrepareFrame+0x218>)
 80123f8:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d013      	beq.n	8012428 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8012400:	4812      	ldr	r0, [pc, #72]	@ (801244c <PrepareFrame+0x230>)
 8012402:	4b0c      	ldr	r3, [pc, #48]	@ (8012434 <PrepareFrame+0x218>)
 8012404:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012408:	461a      	mov	r2, r3
 801240a:	6839      	ldr	r1, [r7, #0]
 801240c:	f006 fb49 	bl	8018aa2 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8012410:	4b08      	ldr	r3, [pc, #32]	@ (8012434 <PrepareFrame+0x218>)
 8012412:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012416:	3301      	adds	r3, #1
 8012418:	b29a      	uxth	r2, r3
 801241a:	4b06      	ldr	r3, [pc, #24]	@ (8012434 <PrepareFrame+0x218>)
 801241c:	801a      	strh	r2, [r3, #0]
            }
            break;
 801241e:	e003      	b.n	8012428 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012420:	2302      	movs	r3, #2
 8012422:	e003      	b.n	801242c <PrepareFrame+0x210>
            break;
 8012424:	bf00      	nop
 8012426:	e000      	b.n	801242a <PrepareFrame+0x20e>
            break;
 8012428:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 801242a:	2300      	movs	r3, #0
}
 801242c:	4618      	mov	r0, r3
 801242e:	3720      	adds	r7, #32
 8012430:	46bd      	mov	sp, r7
 8012432:	bd80      	pop	{r7, pc}
 8012434:	20000c00 	.word	0x20000c00
 8012438:	20000d38 	.word	0x20000d38
 801243c:	20000c02 	.word	0x20000c02
 8012440:	20001140 	.word	0x20001140
 8012444:	20000d18 	.word	0x20000d18
 8012448:	200010b4 	.word	0x200010b4
 801244c:	20000c03 	.word	0x20000c03

08012450 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b08a      	sub	sp, #40	@ 0x28
 8012454:	af00      	add	r7, sp, #0
 8012456:	4603      	mov	r3, r0
 8012458:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801245a:	2303      	movs	r3, #3
 801245c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8012460:	2300      	movs	r3, #0
 8012462:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8012464:	79fb      	ldrb	r3, [r7, #7]
 8012466:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8012468:	4b4b      	ldr	r3, [pc, #300]	@ (8012598 <SendFrameOnChannel+0x148>)
 801246a:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801246e:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012470:	4b49      	ldr	r3, [pc, #292]	@ (8012598 <SendFrameOnChannel+0x148>)
 8012472:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8012476:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8012478:	4b47      	ldr	r3, [pc, #284]	@ (8012598 <SendFrameOnChannel+0x148>)
 801247a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801247e:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8012480:	4b45      	ldr	r3, [pc, #276]	@ (8012598 <SendFrameOnChannel+0x148>)
 8012482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012486:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8012488:	4b44      	ldr	r3, [pc, #272]	@ (801259c <SendFrameOnChannel+0x14c>)
 801248a:	881b      	ldrh	r3, [r3, #0]
 801248c:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801248e:	4b42      	ldr	r3, [pc, #264]	@ (8012598 <SendFrameOnChannel+0x148>)
 8012490:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8012494:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8012496:	4b40      	ldr	r3, [pc, #256]	@ (8012598 <SendFrameOnChannel+0x148>)
 8012498:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801249c:	f107 020f 	add.w	r2, r7, #15
 80124a0:	f107 0110 	add.w	r1, r7, #16
 80124a4:	4b3e      	ldr	r3, [pc, #248]	@ (80125a0 <SendFrameOnChannel+0x150>)
 80124a6:	f004 f877 	bl	8016598 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80124aa:	4b3c      	ldr	r3, [pc, #240]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124ac:	2201      	movs	r2, #1
 80124ae:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80124b2:	4b39      	ldr	r3, [pc, #228]	@ (8012598 <SendFrameOnChannel+0x148>)
 80124b4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80124b8:	b2da      	uxtb	r2, r3
 80124ba:	4b38      	ldr	r3, [pc, #224]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124bc:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 80124c0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80124c4:	4b35      	ldr	r3, [pc, #212]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124c6:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 80124ca:	79fb      	ldrb	r3, [r7, #7]
 80124cc:	4a33      	ldr	r2, [pc, #204]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124ce:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 80124d2:	4b32      	ldr	r3, [pc, #200]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124d4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 80124d8:	4a30      	ldr	r2, [pc, #192]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124da:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 80124de:	4b2f      	ldr	r3, [pc, #188]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124e0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 80124e4:	4a2d      	ldr	r2, [pc, #180]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124e6:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 80124ea:	f002 f852 	bl	8014592 <LoRaMacClassBIsBeaconModeActive>
 80124ee:	4603      	mov	r3, r0
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d00b      	beq.n	801250c <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 80124f4:	4b29      	ldr	r3, [pc, #164]	@ (801259c <SendFrameOnChannel+0x14c>)
 80124f6:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 80124fa:	4618      	mov	r0, r3
 80124fc:	f002 f8b4 	bl	8014668 <LoRaMacClassBIsUplinkCollision>
 8012500:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8012502:	6a3b      	ldr	r3, [r7, #32]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d001      	beq.n	801250c <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8012508:	2310      	movs	r3, #16
 801250a:	e040      	b.n	801258e <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801250c:	4b22      	ldr	r3, [pc, #136]	@ (8012598 <SendFrameOnChannel+0x148>)
 801250e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012512:	2b01      	cmp	r3, #1
 8012514:	d101      	bne.n	801251a <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8012516:	f002 f8b1 	bl	801467c <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 801251a:	f002 f84b 	bl	80145b4 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 801251e:	4b1e      	ldr	r3, [pc, #120]	@ (8012598 <SendFrameOnChannel+0x148>)
 8012520:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012524:	b2db      	uxtb	r3, r3
 8012526:	4a1d      	ldr	r2, [pc, #116]	@ (801259c <SendFrameOnChannel+0x14c>)
 8012528:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 801252c:	4611      	mov	r1, r2
 801252e:	4618      	mov	r0, r3
 8012530:	f7ff fc2c 	bl	8011d8c <SecureFrame>
 8012534:	4603      	mov	r3, r0
 8012536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 801253a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801253e:	2b00      	cmp	r3, #0
 8012540:	d002      	beq.n	8012548 <SendFrameOnChannel+0xf8>
    {
        return status;
 8012542:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012546:	e022      	b.n	801258e <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012548:	4b14      	ldr	r3, [pc, #80]	@ (801259c <SendFrameOnChannel+0x14c>)
 801254a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801254e:	f043 0302 	orr.w	r3, r3, #2
 8012552:	4a12      	ldr	r2, [pc, #72]	@ (801259c <SendFrameOnChannel+0x14c>)
 8012554:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 8012558:	4b10      	ldr	r3, [pc, #64]	@ (801259c <SendFrameOnChannel+0x14c>)
 801255a:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801255e:	3301      	adds	r3, #1
 8012560:	b2da      	uxtb	r2, r3
 8012562:	4b0e      	ldr	r3, [pc, #56]	@ (801259c <SendFrameOnChannel+0x14c>)
 8012564:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012568:	4b0c      	ldr	r3, [pc, #48]	@ (801259c <SendFrameOnChannel+0x14c>)
 801256a:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 801256e:	4b0b      	ldr	r3, [pc, #44]	@ (801259c <SendFrameOnChannel+0x14c>)
 8012570:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 8012574:	4b09      	ldr	r3, [pc, #36]	@ (801259c <SendFrameOnChannel+0x14c>)
 8012576:	2200      	movs	r2, #0
 8012578:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 801257c:	4b09      	ldr	r3, [pc, #36]	@ (80125a4 <SendFrameOnChannel+0x154>)
 801257e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012580:	4a06      	ldr	r2, [pc, #24]	@ (801259c <SendFrameOnChannel+0x14c>)
 8012582:	8812      	ldrh	r2, [r2, #0]
 8012584:	b2d2      	uxtb	r2, r2
 8012586:	4611      	mov	r1, r2
 8012588:	4807      	ldr	r0, [pc, #28]	@ (80125a8 <SendFrameOnChannel+0x158>)
 801258a:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 801258c:	2300      	movs	r3, #0
}
 801258e:	4618      	mov	r0, r3
 8012590:	3728      	adds	r7, #40	@ 0x28
 8012592:	46bd      	mov	sp, r7
 8012594:	bd80      	pop	{r7, pc}
 8012596:	bf00      	nop
 8012598:	20001140 	.word	0x20001140
 801259c:	20000c00 	.word	0x20000c00
 80125a0:	2000101c 	.word	0x2000101c
 80125a4:	08021ab8 	.word	0x08021ab8
 80125a8:	20000c02 	.word	0x20000c02

080125ac <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 80125ac:	b580      	push	{r7, lr}
 80125ae:	b082      	sub	sp, #8
 80125b0:	af00      	add	r7, sp, #0
 80125b2:	4603      	mov	r3, r0
 80125b4:	6039      	str	r1, [r7, #0]
 80125b6:	80fb      	strh	r3, [r7, #6]
 80125b8:	4613      	mov	r3, r2
 80125ba:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 80125bc:	4b09      	ldr	r3, [pc, #36]	@ (80125e4 <SetTxContinuousWave+0x38>)
 80125be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80125c0:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80125c4:	88fa      	ldrh	r2, [r7, #6]
 80125c6:	6838      	ldr	r0, [r7, #0]
 80125c8:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80125ca:	4b07      	ldr	r3, [pc, #28]	@ (80125e8 <SetTxContinuousWave+0x3c>)
 80125cc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80125d0:	f043 0302 	orr.w	r3, r3, #2
 80125d4:	4a04      	ldr	r2, [pc, #16]	@ (80125e8 <SetTxContinuousWave+0x3c>)
 80125d6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 80125da:	2300      	movs	r3, #0
}
 80125dc:	4618      	mov	r0, r3
 80125de:	3708      	adds	r7, #8
 80125e0:	46bd      	mov	sp, r7
 80125e2:	bd80      	pop	{r7, pc}
 80125e4:	08021ab8 	.word	0x08021ab8
 80125e8:	20000c00 	.word	0x20000c00

080125ec <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 80125ec:	b580      	push	{r7, lr}
 80125ee:	b082      	sub	sp, #8
 80125f0:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 80125f2:	2300      	movs	r3, #0
 80125f4:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 80125f6:	4b49      	ldr	r3, [pc, #292]	@ (801271c <RestoreNvmData+0x130>)
 80125f8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80125fc:	2b01      	cmp	r3, #1
 80125fe:	d001      	beq.n	8012604 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8012600:	2301      	movs	r3, #1
 8012602:	e087      	b.n	8012714 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8012604:	2124      	movs	r1, #36	@ 0x24
 8012606:	4846      	ldr	r0, [pc, #280]	@ (8012720 <RestoreNvmData+0x134>)
 8012608:	f006 faa0 	bl	8018b4c <Crc32>
 801260c:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 801260e:	4b44      	ldr	r3, [pc, #272]	@ (8012720 <RestoreNvmData+0x134>)
 8012610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012612:	687a      	ldr	r2, [r7, #4]
 8012614:	429a      	cmp	r2, r3
 8012616:	d001      	beq.n	801261c <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012618:	2317      	movs	r3, #23
 801261a:	e07b      	b.n	8012714 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 801261c:	211c      	movs	r1, #28
 801261e:	4841      	ldr	r0, [pc, #260]	@ (8012724 <RestoreNvmData+0x138>)
 8012620:	f006 fa94 	bl	8018b4c <Crc32>
 8012624:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8012626:	4b3e      	ldr	r3, [pc, #248]	@ (8012720 <RestoreNvmData+0x134>)
 8012628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801262a:	687a      	ldr	r2, [r7, #4]
 801262c:	429a      	cmp	r2, r3
 801262e:	d001      	beq.n	8012634 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012630:	2317      	movs	r3, #23
 8012632:	e06f      	b.n	8012714 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8012634:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012638:	483b      	ldr	r0, [pc, #236]	@ (8012728 <RestoreNvmData+0x13c>)
 801263a:	f006 fa87 	bl	8018b4c <Crc32>
 801263e:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8012640:	4b37      	ldr	r3, [pc, #220]	@ (8012720 <RestoreNvmData+0x134>)
 8012642:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8012646:	687a      	ldr	r2, [r7, #4]
 8012648:	429a      	cmp	r2, r3
 801264a:	d001      	beq.n	8012650 <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801264c:	2317      	movs	r3, #23
 801264e:	e061      	b.n	8012714 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8012650:	21d4      	movs	r1, #212	@ 0xd4
 8012652:	4836      	ldr	r0, [pc, #216]	@ (801272c <RestoreNvmData+0x140>)
 8012654:	f006 fa7a 	bl	8018b4c <Crc32>
 8012658:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 801265a:	4b31      	ldr	r3, [pc, #196]	@ (8012720 <RestoreNvmData+0x134>)
 801265c:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8012660:	687a      	ldr	r2, [r7, #4]
 8012662:	429a      	cmp	r2, r3
 8012664:	d001      	beq.n	801266a <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012666:	2317      	movs	r3, #23
 8012668:	e054      	b.n	8012714 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 801266a:	2110      	movs	r1, #16
 801266c:	4830      	ldr	r0, [pc, #192]	@ (8012730 <RestoreNvmData+0x144>)
 801266e:	f006 fa6d 	bl	8018b4c <Crc32>
 8012672:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8012674:	4b2a      	ldr	r3, [pc, #168]	@ (8012720 <RestoreNvmData+0x134>)
 8012676:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 801267a:	687a      	ldr	r2, [r7, #4]
 801267c:	429a      	cmp	r2, r3
 801267e:	d001      	beq.n	8012684 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012680:	2317      	movs	r3, #23
 8012682:	e047      	b.n	8012714 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 8012684:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8012688:	482a      	ldr	r0, [pc, #168]	@ (8012734 <RestoreNvmData+0x148>)
 801268a:	f006 fa5f 	bl	8018b4c <Crc32>
 801268e:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 8012690:	4b23      	ldr	r3, [pc, #140]	@ (8012720 <RestoreNvmData+0x134>)
 8012692:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8012696:	687a      	ldr	r2, [r7, #4]
 8012698:	429a      	cmp	r2, r3
 801269a:	d001      	beq.n	80126a0 <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801269c:	2317      	movs	r3, #23
 801269e:	e039      	b.n	8012714 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 80126a0:	2114      	movs	r1, #20
 80126a2:	4825      	ldr	r0, [pc, #148]	@ (8012738 <RestoreNvmData+0x14c>)
 80126a4:	f006 fa52 	bl	8018b4c <Crc32>
 80126a8:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 80126aa:	4b1d      	ldr	r3, [pc, #116]	@ (8012720 <RestoreNvmData+0x134>)
 80126ac:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 80126b0:	687a      	ldr	r2, [r7, #4]
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d001      	beq.n	80126ba <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80126b6:	2317      	movs	r3, #23
 80126b8:	e02c      	b.n	8012714 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 80126ba:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 80126be:	4918      	ldr	r1, [pc, #96]	@ (8012720 <RestoreNvmData+0x134>)
 80126c0:	481e      	ldr	r0, [pc, #120]	@ (801273c <RestoreNvmData+0x150>)
 80126c2:	f006 f9ee 	bl	8018aa2 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 80126c6:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 80126ca:	2100      	movs	r1, #0
 80126cc:	4814      	ldr	r0, [pc, #80]	@ (8012720 <RestoreNvmData+0x134>)
 80126ce:	f006 fa23 	bl	8018b18 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 80126d2:	4b12      	ldr	r3, [pc, #72]	@ (801271c <RestoreNvmData+0x130>)
 80126d4:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 80126d8:	4b10      	ldr	r3, [pc, #64]	@ (801271c <RestoreNvmData+0x130>)
 80126da:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 80126de:	4b17      	ldr	r3, [pc, #92]	@ (801273c <RestoreNvmData+0x150>)
 80126e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80126e2:	4a0e      	ldr	r2, [pc, #56]	@ (801271c <RestoreNvmData+0x130>)
 80126e4:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80126e8:	4b14      	ldr	r3, [pc, #80]	@ (801273c <RestoreNvmData+0x150>)
 80126ea:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80126ee:	4b0b      	ldr	r3, [pc, #44]	@ (801271c <RestoreNvmData+0x130>)
 80126f0:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80126f4:	4b09      	ldr	r3, [pc, #36]	@ (801271c <RestoreNvmData+0x130>)
 80126f6:	2201      	movs	r2, #1
 80126f8:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80126fc:	4b07      	ldr	r3, [pc, #28]	@ (801271c <RestoreNvmData+0x130>)
 80126fe:	2202      	movs	r2, #2
 8012700:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012704:	4b0e      	ldr	r3, [pc, #56]	@ (8012740 <RestoreNvmData+0x154>)
 8012706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012708:	4a0c      	ldr	r2, [pc, #48]	@ (801273c <RestoreNvmData+0x150>)
 801270a:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801270e:	4610      	mov	r0, r2
 8012710:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8012712:	2300      	movs	r3, #0
}
 8012714:	4618      	mov	r0, r3
 8012716:	3708      	adds	r7, #8
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}
 801271c:	20000c00 	.word	0x20000c00
 8012720:	2000170c 	.word	0x2000170c
 8012724:	20001734 	.word	0x20001734
 8012728:	20001754 	.word	0x20001754
 801272c:	20001858 	.word	0x20001858
 8012730:	20001930 	.word	0x20001930
 8012734:	20001944 	.word	0x20001944
 8012738:	20001cc0 	.word	0x20001cc0
 801273c:	20001140 	.word	0x20001140
 8012740:	08021ab8 	.word	0x08021ab8

08012744 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8012744:	b480      	push	{r7}
 8012746:	b083      	sub	sp, #12
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]
 801274c:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	2b00      	cmp	r3, #0
 8012752:	d002      	beq.n	801275a <DetermineFrameType+0x16>
 8012754:	683b      	ldr	r3, [r7, #0]
 8012756:	2b00      	cmp	r3, #0
 8012758:	d101      	bne.n	801275e <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801275a:	2303      	movs	r3, #3
 801275c:	e03b      	b.n	80127d6 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	7b1b      	ldrb	r3, [r3, #12]
 8012762:	f003 030f 	and.w	r3, r3, #15
 8012766:	b2db      	uxtb	r3, r3
 8012768:	2b00      	cmp	r3, #0
 801276a:	d008      	beq.n	801277e <DetermineFrameType+0x3a>
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d003      	beq.n	801277e <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	2200      	movs	r2, #0
 801277a:	701a      	strb	r2, [r3, #0]
 801277c:	e02a      	b.n	80127d4 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012784:	2b00      	cmp	r3, #0
 8012786:	d103      	bne.n	8012790 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8012788:	683b      	ldr	r3, [r7, #0]
 801278a:	2201      	movs	r2, #1
 801278c:	701a      	strb	r2, [r3, #0]
 801278e:	e021      	b.n	80127d4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	7b1b      	ldrb	r3, [r3, #12]
 8012794:	f003 030f 	and.w	r3, r3, #15
 8012798:	b2db      	uxtb	r3, r3
 801279a:	2b00      	cmp	r3, #0
 801279c:	d108      	bne.n	80127b0 <DetermineFrameType+0x6c>
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d103      	bne.n	80127b0 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 80127a8:	683b      	ldr	r3, [r7, #0]
 80127aa:	2202      	movs	r2, #2
 80127ac:	701a      	strb	r2, [r3, #0]
 80127ae:	e011      	b.n	80127d4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	7b1b      	ldrb	r3, [r3, #12]
 80127b4:	f003 030f 	and.w	r3, r3, #15
 80127b8:	b2db      	uxtb	r3, r3
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d108      	bne.n	80127d0 <DetermineFrameType+0x8c>
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d003      	beq.n	80127d0 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 80127c8:	683b      	ldr	r3, [r7, #0]
 80127ca:	2203      	movs	r2, #3
 80127cc:	701a      	strb	r2, [r3, #0]
 80127ce:	e001      	b.n	80127d4 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 80127d0:	2318      	movs	r3, #24
 80127d2:	e000      	b.n	80127d6 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 80127d4:	2300      	movs	r3, #0
}
 80127d6:	4618      	mov	r0, r3
 80127d8:	370c      	adds	r7, #12
 80127da:	46bd      	mov	sp, r7
 80127dc:	bc80      	pop	{r7}
 80127de:	4770      	bx	lr

080127e0 <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 80127e0:	b480      	push	{r7}
 80127e2:	b083      	sub	sp, #12
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	4603      	mov	r3, r0
 80127e8:	460a      	mov	r2, r1
 80127ea:	71fb      	strb	r3, [r7, #7]
 80127ec:	4613      	mov	r3, r2
 80127ee:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 80127f0:	79fa      	ldrb	r2, [r7, #7]
 80127f2:	79bb      	ldrb	r3, [r7, #6]
 80127f4:	429a      	cmp	r2, r3
 80127f6:	d301      	bcc.n	80127fc <CheckRetrans+0x1c>
    {
        return true;
 80127f8:	2301      	movs	r3, #1
 80127fa:	e000      	b.n	80127fe <CheckRetrans+0x1e>
    }
    return false;
 80127fc:	2300      	movs	r3, #0
}
 80127fe:	4618      	mov	r0, r3
 8012800:	370c      	adds	r7, #12
 8012802:	46bd      	mov	sp, r7
 8012804:	bc80      	pop	{r7}
 8012806:	4770      	bx	lr

08012808 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8012808:	b580      	push	{r7, lr}
 801280a:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 801280c:	4b12      	ldr	r3, [pc, #72]	@ (8012858 <CheckRetransUnconfirmedUplink+0x50>)
 801280e:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012812:	4a12      	ldr	r2, [pc, #72]	@ (801285c <CheckRetransUnconfirmedUplink+0x54>)
 8012814:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8012818:	4611      	mov	r1, r2
 801281a:	4618      	mov	r0, r3
 801281c:	f7ff ffe0 	bl	80127e0 <CheckRetrans>
 8012820:	4603      	mov	r3, r0
 8012822:	2b00      	cmp	r3, #0
 8012824:	d001      	beq.n	801282a <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8012826:	2301      	movs	r3, #1
 8012828:	e014      	b.n	8012854 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801282a:	4b0b      	ldr	r3, [pc, #44]	@ (8012858 <CheckRetransUnconfirmedUplink+0x50>)
 801282c:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012830:	f003 0302 	and.w	r3, r3, #2
 8012834:	b2db      	uxtb	r3, r3
 8012836:	2b00      	cmp	r3, #0
 8012838:	d00b      	beq.n	8012852 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801283a:	4b07      	ldr	r3, [pc, #28]	@ (8012858 <CheckRetransUnconfirmedUplink+0x50>)
 801283c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8012840:	2b00      	cmp	r3, #0
 8012842:	d004      	beq.n	801284e <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8012844:	4b04      	ldr	r3, [pc, #16]	@ (8012858 <CheckRetransUnconfirmedUplink+0x50>)
 8012846:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801284a:	2b01      	cmp	r3, #1
 801284c:	d101      	bne.n	8012852 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 801284e:	2301      	movs	r3, #1
 8012850:	e000      	b.n	8012854 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 8012852:	2300      	movs	r3, #0
}
 8012854:	4618      	mov	r0, r3
 8012856:	bd80      	pop	{r7, pc}
 8012858:	20000c00 	.word	0x20000c00
 801285c:	20001140 	.word	0x20001140

08012860 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8012860:	b580      	push	{r7, lr}
 8012862:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8012864:	4b10      	ldr	r3, [pc, #64]	@ (80128a8 <CheckRetransConfirmedUplink+0x48>)
 8012866:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801286a:	4a10      	ldr	r2, [pc, #64]	@ (80128ac <CheckRetransConfirmedUplink+0x4c>)
 801286c:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8012870:	4611      	mov	r1, r2
 8012872:	4618      	mov	r0, r3
 8012874:	f7ff ffb4 	bl	80127e0 <CheckRetrans>
 8012878:	4603      	mov	r3, r0
 801287a:	2b00      	cmp	r3, #0
 801287c:	d001      	beq.n	8012882 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 801287e:	2301      	movs	r3, #1
 8012880:	e00f      	b.n	80128a2 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012882:	4b09      	ldr	r3, [pc, #36]	@ (80128a8 <CheckRetransConfirmedUplink+0x48>)
 8012884:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012888:	f003 0302 	and.w	r3, r3, #2
 801288c:	b2db      	uxtb	r3, r3
 801288e:	2b00      	cmp	r3, #0
 8012890:	d006      	beq.n	80128a0 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8012892:	4b05      	ldr	r3, [pc, #20]	@ (80128a8 <CheckRetransConfirmedUplink+0x48>)
 8012894:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 8012898:	2b00      	cmp	r3, #0
 801289a:	d001      	beq.n	80128a0 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 801289c:	2301      	movs	r3, #1
 801289e:	e000      	b.n	80128a2 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 80128a0:	2300      	movs	r3, #0
}
 80128a2:	4618      	mov	r0, r3
 80128a4:	bd80      	pop	{r7, pc}
 80128a6:	bf00      	nop
 80128a8:	20000c00 	.word	0x20000c00
 80128ac:	20001140 	.word	0x20001140

080128b0 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 80128b0:	b480      	push	{r7}
 80128b2:	b083      	sub	sp, #12
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128be:	d002      	beq.n	80128c6 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	3301      	adds	r3, #1
 80128c4:	607b      	str	r3, [r7, #4]
    }
    return counter;
 80128c6:	687b      	ldr	r3, [r7, #4]
}
 80128c8:	4618      	mov	r0, r3
 80128ca:	370c      	adds	r7, #12
 80128cc:	46bd      	mov	sp, r7
 80128ce:	bc80      	pop	{r7}
 80128d0:	4770      	bx	lr
	...

080128d4 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80128d8:	4b1a      	ldr	r3, [pc, #104]	@ (8012944 <StopRetransmission+0x70>)
 80128da:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80128de:	f003 0302 	and.w	r3, r3, #2
 80128e2:	b2db      	uxtb	r3, r3
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d009      	beq.n	80128fc <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80128e8:	4b16      	ldr	r3, [pc, #88]	@ (8012944 <StopRetransmission+0x70>)
 80128ea:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d011      	beq.n	8012916 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 80128f2:	4b14      	ldr	r3, [pc, #80]	@ (8012944 <StopRetransmission+0x70>)
 80128f4:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80128f8:	2b01      	cmp	r3, #1
 80128fa:	d00c      	beq.n	8012916 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80128fc:	4b12      	ldr	r3, [pc, #72]	@ (8012948 <StopRetransmission+0x74>)
 80128fe:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012902:	2b00      	cmp	r3, #0
 8012904:	d007      	beq.n	8012916 <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8012906:	4b10      	ldr	r3, [pc, #64]	@ (8012948 <StopRetransmission+0x74>)
 8012908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801290a:	4618      	mov	r0, r3
 801290c:	f7ff ffd0 	bl	80128b0 <IncreaseAdrAckCounter>
 8012910:	4603      	mov	r3, r0
 8012912:	4a0d      	ldr	r2, [pc, #52]	@ (8012948 <StopRetransmission+0x74>)
 8012914:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8012916:	4b0b      	ldr	r3, [pc, #44]	@ (8012944 <StopRetransmission+0x70>)
 8012918:	2200      	movs	r2, #0
 801291a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 801291e:	4b09      	ldr	r3, [pc, #36]	@ (8012944 <StopRetransmission+0x70>)
 8012920:	2200      	movs	r2, #0
 8012922:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8012926:	4b07      	ldr	r3, [pc, #28]	@ (8012944 <StopRetransmission+0x70>)
 8012928:	2200      	movs	r2, #0
 801292a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801292e:	4b05      	ldr	r3, [pc, #20]	@ (8012944 <StopRetransmission+0x70>)
 8012930:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012934:	f023 0302 	bic.w	r3, r3, #2
 8012938:	4a02      	ldr	r2, [pc, #8]	@ (8012944 <StopRetransmission+0x70>)
 801293a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 801293e:	2301      	movs	r3, #1
}
 8012940:	4618      	mov	r0, r3
 8012942:	bd80      	pop	{r7, pc}
 8012944:	20000c00 	.word	0x20000c00
 8012948:	20001140 	.word	0x20001140

0801294c <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 801294c:	b580      	push	{r7, lr}
 801294e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012950:	4b08      	ldr	r3, [pc, #32]	@ (8012974 <OnMacProcessNotify+0x28>)
 8012952:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012956:	2b00      	cmp	r3, #0
 8012958:	d00a      	beq.n	8012970 <OnMacProcessNotify+0x24>
 801295a:	4b06      	ldr	r3, [pc, #24]	@ (8012974 <OnMacProcessNotify+0x28>)
 801295c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012960:	695b      	ldr	r3, [r3, #20]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d004      	beq.n	8012970 <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012966:	4b03      	ldr	r3, [pc, #12]	@ (8012974 <OnMacProcessNotify+0x28>)
 8012968:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801296c:	695b      	ldr	r3, [r3, #20]
 801296e:	4798      	blx	r3
    }
}
 8012970:	bf00      	nop
 8012972:	bd80      	pop	{r7, pc}
 8012974:	20000c00 	.word	0x20000c00

08012978 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8012978:	b580      	push	{r7, lr}
 801297a:	b082      	sub	sp, #8
 801297c:	af00      	add	r7, sp, #0
 801297e:	4603      	mov	r3, r0
 8012980:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8012982:	4b0b      	ldr	r3, [pc, #44]	@ (80129b0 <CallNvmDataChangeCallback+0x38>)
 8012984:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012988:	2b00      	cmp	r3, #0
 801298a:	d00c      	beq.n	80129a6 <CallNvmDataChangeCallback+0x2e>
 801298c:	4b08      	ldr	r3, [pc, #32]	@ (80129b0 <CallNvmDataChangeCallback+0x38>)
 801298e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012992:	691b      	ldr	r3, [r3, #16]
 8012994:	2b00      	cmp	r3, #0
 8012996:	d006      	beq.n	80129a6 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8012998:	4b05      	ldr	r3, [pc, #20]	@ (80129b0 <CallNvmDataChangeCallback+0x38>)
 801299a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801299e:	691b      	ldr	r3, [r3, #16]
 80129a0:	88fa      	ldrh	r2, [r7, #6]
 80129a2:	4610      	mov	r0, r2
 80129a4:	4798      	blx	r3
    }
}
 80129a6:	bf00      	nop
 80129a8:	3708      	adds	r7, #8
 80129aa:	46bd      	mov	sp, r7
 80129ac:	bd80      	pop	{r7, pc}
 80129ae:	bf00      	nop
 80129b0:	20000c00 	.word	0x20000c00

080129b4 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 80129b4:	b480      	push	{r7}
 80129b6:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 80129b8:	4b0b      	ldr	r3, [pc, #44]	@ (80129e8 <IsRequestPending+0x34>)
 80129ba:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80129be:	f003 0304 	and.w	r3, r3, #4
 80129c2:	b2db      	uxtb	r3, r3
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d107      	bne.n	80129d8 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 80129c8:	4b07      	ldr	r3, [pc, #28]	@ (80129e8 <IsRequestPending+0x34>)
 80129ca:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80129ce:	f003 0301 	and.w	r3, r3, #1
 80129d2:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d001      	beq.n	80129dc <IsRequestPending+0x28>
    {
        return 1;
 80129d8:	2301      	movs	r3, #1
 80129da:	e000      	b.n	80129de <IsRequestPending+0x2a>
    }
    return 0;
 80129dc:	2300      	movs	r3, #0
}
 80129de:	4618      	mov	r0, r3
 80129e0:	46bd      	mov	sp, r7
 80129e2:	bc80      	pop	{r7}
 80129e4:	4770      	bx	lr
 80129e6:	bf00      	nop
 80129e8:	20000c00 	.word	0x20000c00

080129ec <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 80129ec:	b580      	push	{r7, lr}
 80129ee:	b08e      	sub	sp, #56	@ 0x38
 80129f0:	af02      	add	r7, sp, #8
 80129f2:	60f8      	str	r0, [r7, #12]
 80129f4:	60b9      	str	r1, [r7, #8]
 80129f6:	4613      	mov	r3, r2
 80129f8:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d002      	beq.n	8012a06 <LoRaMacInitialization+0x1a>
 8012a00:	68bb      	ldr	r3, [r7, #8]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d101      	bne.n	8012a0a <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012a06:	2303      	movs	r3, #3
 8012a08:	e272      	b.n	8012ef0 <LoRaMacInitialization+0x504>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d00b      	beq.n	8012a2a <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d007      	beq.n	8012a2a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d003      	beq.n	8012a2a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d101      	bne.n	8012a2e <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012a2a:	2303      	movs	r3, #3
 8012a2c:	e260      	b.n	8012ef0 <LoRaMacInitialization+0x504>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8012a2e:	79fb      	ldrb	r3, [r7, #7]
 8012a30:	4618      	mov	r0, r3
 8012a32:	f003 fcfb 	bl	801642c <RegionIsActive>
 8012a36:	4603      	mov	r3, r0
 8012a38:	f083 0301 	eor.w	r3, r3, #1
 8012a3c:	b2db      	uxtb	r3, r3
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d001      	beq.n	8012a46 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8012a42:	2309      	movs	r3, #9
 8012a44:	e254      	b.n	8012ef0 <LoRaMacInitialization+0x504>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 8012a46:	68f8      	ldr	r0, [r7, #12]
 8012a48:	f002 f98e 	bl	8014d68 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8012a4c:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012a50:	2100      	movs	r1, #0
 8012a52:	48c7      	ldr	r0, [pc, #796]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012a54:	f006 f860 	bl	8018b18 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 8012a58:	f44f 62a8 	mov.w	r2, #1344	@ 0x540
 8012a5c:	2100      	movs	r1, #0
 8012a5e:	48c5      	ldr	r0, [pc, #788]	@ (8012d74 <LoRaMacInitialization+0x388>)
 8012a60:	f006 f85a 	bl	8018b18 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8012a64:	4ac2      	ldr	r2, [pc, #776]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012a66:	79fb      	ldrb	r3, [r7, #7]
 8012a68:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8012a6c:	4bc0      	ldr	r3, [pc, #768]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012a6e:	2200      	movs	r2, #0
 8012a70:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 8012a74:	4bbe      	ldr	r3, [pc, #760]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012a76:	2200      	movs	r2, #0
 8012a78:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8012a7c:	4bbc      	ldr	r3, [pc, #752]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012a7e:	4abe      	ldr	r2, [pc, #760]	@ (8012d78 <LoRaMacInitialization+0x38c>)
 8012a80:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8012a84:	2300      	movs	r3, #0
 8012a86:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8012a8a:	4bbc      	ldr	r3, [pc, #752]	@ (8012d7c <LoRaMacInitialization+0x390>)
 8012a8c:	617b      	str	r3, [r7, #20]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8012a8e:	4bbc      	ldr	r3, [pc, #752]	@ (8012d80 <LoRaMacInitialization+0x394>)
 8012a90:	61bb      	str	r3, [r7, #24]
    params.Bands = &RegionBands;
 8012a92:	4bbc      	ldr	r3, [pc, #752]	@ (8012d84 <LoRaMacInitialization+0x398>)
 8012a94:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012a96:	4bb6      	ldr	r3, [pc, #728]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012a98:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a9c:	f107 0214 	add.w	r2, r7, #20
 8012aa0:	4611      	mov	r1, r2
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	f003 fcfb 	bl	801649e <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8012aa8:	230f      	movs	r3, #15
 8012aaa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012aae:	4bb0      	ldr	r3, [pc, #704]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012ab0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012ab4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012ab8:	4611      	mov	r1, r2
 8012aba:	4618      	mov	r0, r3
 8012abc:	f003 fcc6 	bl	801644c <RegionGetPhyParam>
 8012ac0:	4603      	mov	r3, r0
 8012ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8012ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	bf14      	ite	ne
 8012aca:	2301      	movne	r3, #1
 8012acc:	2300      	moveq	r3, #0
 8012ace:	b2da      	uxtb	r2, r3
 8012ad0:	4ba7      	ldr	r3, [pc, #668]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012ad2:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8012ad6:	230a      	movs	r3, #10
 8012ad8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012adc:	4ba4      	ldr	r3, [pc, #656]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012ade:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012ae2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012ae6:	4611      	mov	r1, r2
 8012ae8:	4618      	mov	r0, r3
 8012aea:	f003 fcaf 	bl	801644c <RegionGetPhyParam>
 8012aee:	4603      	mov	r3, r0
 8012af0:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8012af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012af4:	b25a      	sxtb	r2, r3
 8012af6:	4b9e      	ldr	r3, [pc, #632]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012af8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8012afc:	2306      	movs	r3, #6
 8012afe:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b02:	4b9b      	ldr	r3, [pc, #620]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b04:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b08:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b0c:	4611      	mov	r1, r2
 8012b0e:	4618      	mov	r0, r3
 8012b10:	f003 fc9c 	bl	801644c <RegionGetPhyParam>
 8012b14:	4603      	mov	r3, r0
 8012b16:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8012b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b1a:	b25a      	sxtb	r2, r3
 8012b1c:	4b94      	ldr	r3, [pc, #592]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b1e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8012b22:	2310      	movs	r3, #16
 8012b24:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b28:	4b91      	ldr	r3, [pc, #580]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b2a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b2e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b32:	4611      	mov	r1, r2
 8012b34:	4618      	mov	r0, r3
 8012b36:	f003 fc89 	bl	801644c <RegionGetPhyParam>
 8012b3a:	4603      	mov	r3, r0
 8012b3c:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8012b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b40:	4a8b      	ldr	r2, [pc, #556]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b42:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8012b46:	2311      	movs	r3, #17
 8012b48:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b4c:	4b88      	ldr	r3, [pc, #544]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b4e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b52:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b56:	4611      	mov	r1, r2
 8012b58:	4618      	mov	r0, r3
 8012b5a:	f003 fc77 	bl	801644c <RegionGetPhyParam>
 8012b5e:	4603      	mov	r3, r0
 8012b60:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8012b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b64:	4a82      	ldr	r2, [pc, #520]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b66:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8012b6a:	2312      	movs	r3, #18
 8012b6c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b70:	4b7f      	ldr	r3, [pc, #508]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b72:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b76:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b7a:	4611      	mov	r1, r2
 8012b7c:	4618      	mov	r0, r3
 8012b7e:	f003 fc65 	bl	801644c <RegionGetPhyParam>
 8012b82:	4603      	mov	r3, r0
 8012b84:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8012b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b88:	4a79      	ldr	r2, [pc, #484]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b8a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8012b8e:	2313      	movs	r3, #19
 8012b90:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b94:	4b76      	ldr	r3, [pc, #472]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012b96:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b9a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012b9e:	4611      	mov	r1, r2
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	f003 fc53 	bl	801644c <RegionGetPhyParam>
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8012baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bac:	4a70      	ldr	r2, [pc, #448]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012bae:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8012bb2:	2314      	movs	r3, #20
 8012bb4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012bb8:	4b6d      	ldr	r3, [pc, #436]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012bba:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012bbe:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012bc2:	4611      	mov	r1, r2
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	f003 fc41 	bl	801644c <RegionGetPhyParam>
 8012bca:	4603      	mov	r3, r0
 8012bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8012bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bd0:	4a67      	ldr	r2, [pc, #412]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012bd2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8012bd6:	2316      	movs	r3, #22
 8012bd8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012bdc:	4b64      	ldr	r3, [pc, #400]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012bde:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012be2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012be6:	4611      	mov	r1, r2
 8012be8:	4618      	mov	r0, r3
 8012bea:	f003 fc2f 	bl	801644c <RegionGetPhyParam>
 8012bee:	4603      	mov	r3, r0
 8012bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8012bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bf4:	b2da      	uxtb	r2, r3
 8012bf6:	4b5e      	ldr	r3, [pc, #376]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012bf8:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8012bfc:	2317      	movs	r3, #23
 8012bfe:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c02:	4b5b      	ldr	r3, [pc, #364]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c04:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c08:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c0c:	4611      	mov	r1, r2
 8012c0e:	4618      	mov	r0, r3
 8012c10:	f003 fc1c 	bl	801644c <RegionGetPhyParam>
 8012c14:	4603      	mov	r3, r0
 8012c16:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8012c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c1a:	4a55      	ldr	r2, [pc, #340]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c1c:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8012c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c22:	4a53      	ldr	r2, [pc, #332]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c24:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8012c28:	2318      	movs	r3, #24
 8012c2a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c2e:	4b50      	ldr	r3, [pc, #320]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c30:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c34:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c38:	4611      	mov	r1, r2
 8012c3a:	4618      	mov	r0, r3
 8012c3c:	f003 fc06 	bl	801644c <RegionGetPhyParam>
 8012c40:	4603      	mov	r3, r0
 8012c42:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8012c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c46:	b2da      	uxtb	r2, r3
 8012c48:	4b49      	ldr	r3, [pc, #292]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c4a:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8012c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c50:	b2da      	uxtb	r2, r3
 8012c52:	4b47      	ldr	r3, [pc, #284]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c54:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8012c58:	231d      	movs	r3, #29
 8012c5a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c5e:	4b44      	ldr	r3, [pc, #272]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c60:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c64:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c68:	4611      	mov	r1, r2
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	f003 fbee 	bl	801644c <RegionGetPhyParam>
 8012c70:	4603      	mov	r3, r0
 8012c72:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8012c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c76:	b2da      	uxtb	r2, r3
 8012c78:	4b3d      	ldr	r3, [pc, #244]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c7a:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8012c7e:	231e      	movs	r3, #30
 8012c80:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c84:	4b3a      	ldr	r3, [pc, #232]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012c86:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c8a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012c8e:	4611      	mov	r1, r2
 8012c90:	4618      	mov	r0, r3
 8012c92:	f003 fbdb 	bl	801644c <RegionGetPhyParam>
 8012c96:	4603      	mov	r3, r0
 8012c98:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8012c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c9c:	b2da      	uxtb	r2, r3
 8012c9e:	4b34      	ldr	r3, [pc, #208]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012ca0:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8012ca4:	231f      	movs	r3, #31
 8012ca6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012caa:	4b31      	ldr	r3, [pc, #196]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012cac:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012cb0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012cb4:	4611      	mov	r1, r2
 8012cb6:	4618      	mov	r0, r3
 8012cb8:	f003 fbc8 	bl	801644c <RegionGetPhyParam>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8012cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cc2:	4a2b      	ldr	r2, [pc, #172]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012cc4:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8012cc8:	2320      	movs	r3, #32
 8012cca:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012cce:	4b28      	ldr	r3, [pc, #160]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012cd0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012cd4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012cd8:	4611      	mov	r1, r2
 8012cda:	4618      	mov	r0, r3
 8012cdc:	f003 fbb6 	bl	801644c <RegionGetPhyParam>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8012ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ce6:	4a22      	ldr	r2, [pc, #136]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012ce8:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8012cec:	230b      	movs	r3, #11
 8012cee:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012cf4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012cf8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012cfc:	4611      	mov	r1, r2
 8012cfe:	4618      	mov	r0, r3
 8012d00:	f003 fba4 	bl	801644c <RegionGetPhyParam>
 8012d04:	4603      	mov	r3, r0
 8012d06:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8012d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d0a:	b29a      	uxth	r2, r3
 8012d0c:	4b18      	ldr	r3, [pc, #96]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d0e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8012d12:	230c      	movs	r3, #12
 8012d14:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012d18:	4b15      	ldr	r3, [pc, #84]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d1a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012d1e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012d22:	4611      	mov	r1, r2
 8012d24:	4618      	mov	r0, r3
 8012d26:	f003 fb91 	bl	801644c <RegionGetPhyParam>
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 8012d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d30:	b29a      	uxth	r2, r3
 8012d32:	4b0f      	ldr	r3, [pc, #60]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d34:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8012d38:	4b0d      	ldr	r3, [pc, #52]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d3a:	2201      	movs	r2, #1
 8012d3c:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8012d40:	4b0b      	ldr	r3, [pc, #44]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d42:	220a      	movs	r2, #10
 8012d44:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8012d48:	4b09      	ldr	r3, [pc, #36]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d4a:	2206      	movs	r2, #6
 8012d4c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8012d50:	4b07      	ldr	r3, [pc, #28]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012d56:	4a06      	ldr	r2, [pc, #24]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8012d5a:	4b05      	ldr	r3, [pc, #20]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d5c:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8012d60:	4b03      	ldr	r3, [pc, #12]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8012d66:	4b02      	ldr	r3, [pc, #8]	@ (8012d70 <LoRaMacInitialization+0x384>)
 8012d68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012d6c:	e00c      	b.n	8012d88 <LoRaMacInitialization+0x39c>
 8012d6e:	bf00      	nop
 8012d70:	20001140 	.word	0x20001140
 8012d74:	20000c00 	.word	0x20000c00
 8012d78:	01000400 	.word	0x01000400
 8012d7c:	20001364 	.word	0x20001364
 8012d80:	20001378 	.word	0x20001378
 8012d84:	20001cd8 	.word	0x20001cd8
 8012d88:	4a5b      	ldr	r2, [pc, #364]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012d8a:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8012d8c:	4b5a      	ldr	r3, [pc, #360]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012d8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012d92:	4a59      	ldr	r2, [pc, #356]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012d94:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8012d96:	4b58      	ldr	r3, [pc, #352]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012d98:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012d9c:	4a56      	ldr	r2, [pc, #344]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012d9e:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8012da0:	4b55      	ldr	r3, [pc, #340]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012da2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8012da6:	4a54      	ldr	r2, [pc, #336]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012da8:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8012daa:	4b53      	ldr	r3, [pc, #332]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012dac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8012db0:	4a51      	ldr	r2, [pc, #324]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012db2:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8012db4:	4b50      	ldr	r3, [pc, #320]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012db6:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8012dba:	4b4f      	ldr	r3, [pc, #316]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012dbc:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8012dc0:	4b4d      	ldr	r3, [pc, #308]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012dc2:	2201      	movs	r2, #1
 8012dc4:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8012dc8:	4a4c      	ldr	r2, [pc, #304]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012dca:	68bb      	ldr	r3, [r7, #8]
 8012dcc:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 8012dd0:	2000      	movs	r0, #0
 8012dd2:	f7ff f86b 	bl	8011eac <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8012dd6:	4b48      	ldr	r3, [pc, #288]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012dd8:	2201      	movs	r2, #1
 8012dda:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 8012dde:	4a47      	ldr	r2, [pc, #284]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012de0:	68fb      	ldr	r3, [r7, #12]
 8012de2:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8012de6:	4b45      	ldr	r3, [pc, #276]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012de8:	2200      	movs	r2, #0
 8012dea:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 8012dee:	4b43      	ldr	r3, [pc, #268]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012df0:	2201      	movs	r2, #1
 8012df2:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8012df6:	4b40      	ldr	r3, [pc, #256]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012df8:	2200      	movs	r2, #0
 8012dfa:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8012dfc:	4b3e      	ldr	r3, [pc, #248]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012dfe:	2200      	movs	r2, #0
 8012e00:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8012e02:	2300      	movs	r3, #0
 8012e04:	9300      	str	r3, [sp, #0]
 8012e06:	4b3e      	ldr	r3, [pc, #248]	@ (8012f00 <LoRaMacInitialization+0x514>)
 8012e08:	2200      	movs	r2, #0
 8012e0a:	f04f 31ff 	mov.w	r1, #4294967295
 8012e0e:	483d      	ldr	r0, [pc, #244]	@ (8012f04 <LoRaMacInitialization+0x518>)
 8012e10:	f009 fef6 	bl	801cc00 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8012e14:	2300      	movs	r3, #0
 8012e16:	9300      	str	r3, [sp, #0]
 8012e18:	4b3b      	ldr	r3, [pc, #236]	@ (8012f08 <LoRaMacInitialization+0x51c>)
 8012e1a:	2200      	movs	r2, #0
 8012e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8012e20:	483a      	ldr	r0, [pc, #232]	@ (8012f0c <LoRaMacInitialization+0x520>)
 8012e22:	f009 feed 	bl	801cc00 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8012e26:	2300      	movs	r3, #0
 8012e28:	9300      	str	r3, [sp, #0]
 8012e2a:	4b39      	ldr	r3, [pc, #228]	@ (8012f10 <LoRaMacInitialization+0x524>)
 8012e2c:	2200      	movs	r2, #0
 8012e2e:	f04f 31ff 	mov.w	r1, #4294967295
 8012e32:	4838      	ldr	r0, [pc, #224]	@ (8012f14 <LoRaMacInitialization+0x528>)
 8012e34:	f009 fee4 	bl	801cc00 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8012e38:	2300      	movs	r3, #0
 8012e3a:	9300      	str	r3, [sp, #0]
 8012e3c:	4b36      	ldr	r3, [pc, #216]	@ (8012f18 <LoRaMacInitialization+0x52c>)
 8012e3e:	2200      	movs	r2, #0
 8012e40:	f04f 31ff 	mov.w	r1, #4294967295
 8012e44:	4835      	ldr	r0, [pc, #212]	@ (8012f1c <LoRaMacInitialization+0x530>)
 8012e46:	f009 fedb 	bl	801cc00 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // At stack initialization no JoinReq has been transmitted yet
    MacCtx.IsFirstJoinReqTx = true;
 8012e4a:	4b2c      	ldr	r3, [pc, #176]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012e4c:	2201      	movs	r2, #1
 8012e4e:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8012e52:	4b33      	ldr	r3, [pc, #204]	@ (8012f20 <LoRaMacInitialization+0x534>)
 8012e54:	2200      	movs	r2, #0
 8012e56:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8012e58:	4b28      	ldr	r3, [pc, #160]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012e5a:	4a32      	ldr	r2, [pc, #200]	@ (8012f24 <LoRaMacInitialization+0x538>)
 8012e5c:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8012e60:	4b26      	ldr	r3, [pc, #152]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012e62:	4a31      	ldr	r2, [pc, #196]	@ (8012f28 <LoRaMacInitialization+0x53c>)
 8012e64:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8012e68:	4b24      	ldr	r3, [pc, #144]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012e6a:	4a30      	ldr	r2, [pc, #192]	@ (8012f2c <LoRaMacInitialization+0x540>)
 8012e6c:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8012e70:	4b22      	ldr	r3, [pc, #136]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012e72:	4a2f      	ldr	r2, [pc, #188]	@ (8012f30 <LoRaMacInitialization+0x544>)
 8012e74:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8012e78:	4b20      	ldr	r3, [pc, #128]	@ (8012efc <LoRaMacInitialization+0x510>)
 8012e7a:	4a2e      	ldr	r2, [pc, #184]	@ (8012f34 <LoRaMacInitialization+0x548>)
 8012e7c:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8012e80:	4b2d      	ldr	r3, [pc, #180]	@ (8012f38 <LoRaMacInitialization+0x54c>)
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	482d      	ldr	r0, [pc, #180]	@ (8012f3c <LoRaMacInitialization+0x550>)
 8012e86:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 8012e88:	482d      	ldr	r0, [pc, #180]	@ (8012f40 <LoRaMacInitialization+0x554>)
 8012e8a:	f7fa f9af 	bl	800d1ec <SecureElementInit>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d001      	beq.n	8012e98 <LoRaMacInitialization+0x4ac>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012e94:	2311      	movs	r3, #17
 8012e96:	e02b      	b.n	8012ef0 <LoRaMacInitialization+0x504>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8012e98:	4817      	ldr	r0, [pc, #92]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012e9a:	f002 fc21 	bl	80156e0 <LoRaMacCryptoInit>
 8012e9e:	4603      	mov	r3, r0
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d001      	beq.n	8012ea8 <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012ea4:	2311      	movs	r3, #17
 8012ea6:	e023      	b.n	8012ef0 <LoRaMacInitialization+0x504>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8012ea8:	f001 fd20 	bl	80148ec <LoRaMacCommandsInit>
 8012eac:	4603      	mov	r3, r0
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d001      	beq.n	8012eb6 <LoRaMacInitialization+0x4ca>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012eb2:	2313      	movs	r3, #19
 8012eb4:	e01c      	b.n	8012ef0 <LoRaMacInitialization+0x504>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012eb6:	4823      	ldr	r0, [pc, #140]	@ (8012f44 <LoRaMacInitialization+0x558>)
 8012eb8:	f002 fcb2 	bl	8015820 <LoRaMacCryptoSetMulticastReference>
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d001      	beq.n	8012ec6 <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012ec2:	2311      	movs	r3, #17
 8012ec4:	e014      	b.n	8012ef0 <LoRaMacInitialization+0x504>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8012f38 <LoRaMacInitialization+0x54c>)
 8012ec8:	695b      	ldr	r3, [r3, #20]
 8012eca:	4798      	blx	r3
 8012ecc:	4603      	mov	r3, r0
 8012ece:	4618      	mov	r0, r3
 8012ed0:	f005 fdc2 	bl	8018a58 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012ed4:	4b18      	ldr	r3, [pc, #96]	@ (8012f38 <LoRaMacInitialization+0x54c>)
 8012ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ed8:	4a07      	ldr	r2, [pc, #28]	@ (8012ef8 <LoRaMacInitialization+0x50c>)
 8012eda:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012ede:	4610      	mov	r0, r2
 8012ee0:	4798      	blx	r3
    Radio.Sleep( );
 8012ee2:	4b15      	ldr	r3, [pc, #84]	@ (8012f38 <LoRaMacInitialization+0x54c>)
 8012ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ee6:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012ee8:	2001      	movs	r0, #1
 8012eea:	f7fd fa59 	bl	80103a0 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8012eee:	2300      	movs	r3, #0
}
 8012ef0:	4618      	mov	r0, r3
 8012ef2:	3730      	adds	r7, #48	@ 0x30
 8012ef4:	46bd      	mov	sp, r7
 8012ef6:	bd80      	pop	{r7, pc}
 8012ef8:	20001140 	.word	0x20001140
 8012efc:	20000c00 	.word	0x20000c00
 8012f00:	0801092d 	.word	0x0801092d
 8012f04:	20000f68 	.word	0x20000f68
 8012f08:	080109bd 	.word	0x080109bd
 8012f0c:	20000f80 	.word	0x20000f80
 8012f10:	08010a35 	.word	0x08010a35
 8012f14:	20000f98 	.word	0x20000f98
 8012f18:	08010ab5 	.word	0x08010ab5
 8012f1c:	20001000 	.word	0x20001000
 8012f20:	20001d68 	.word	0x20001d68
 8012f24:	0800f3a5 	.word	0x0800f3a5
 8012f28:	0800f401 	.word	0x0800f401
 8012f2c:	0800f4a1 	.word	0x0800f4a1
 8012f30:	0800f475 	.word	0x0800f475
 8012f34:	0800f4bd 	.word	0x0800f4bd
 8012f38:	08021ab8 	.word	0x08021ab8
 8012f3c:	20000f4c 	.word	0x20000f4c
 8012f40:	2000128c 	.word	0x2000128c
 8012f44:	20001228 	.word	0x20001228

08012f48 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8012f4c:	4b04      	ldr	r3, [pc, #16]	@ (8012f60 <LoRaMacStart+0x18>)
 8012f4e:	2200      	movs	r2, #0
 8012f50:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 8012f54:	f7fc fac8 	bl	800f4e8 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 8012f58:	2300      	movs	r3, #0
}
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	bd80      	pop	{r7, pc}
 8012f5e:	bf00      	nop
 8012f60:	20000c00 	.word	0x20000c00

08012f64 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8012f68:	f7fd f9e2 	bl	8010330 <LoRaMacIsBusy>
 8012f6c:	4603      	mov	r3, r0
 8012f6e:	f083 0301 	eor.w	r3, r3, #1
 8012f72:	b2db      	uxtb	r3, r3
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d00d      	beq.n	8012f94 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8012f78:	4b0b      	ldr	r3, [pc, #44]	@ (8012fa8 <LoRaMacStop+0x44>)
 8012f7a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012f7e:	2b02      	cmp	r3, #2
 8012f80:	d102      	bne.n	8012f88 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 8012f82:	4b0a      	ldr	r3, [pc, #40]	@ (8012fac <LoRaMacStop+0x48>)
 8012f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f86:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8012f88:	4b09      	ldr	r3, [pc, #36]	@ (8012fb0 <LoRaMacStop+0x4c>)
 8012f8a:	2201      	movs	r2, #1
 8012f8c:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 8012f90:	2300      	movs	r3, #0
 8012f92:	e007      	b.n	8012fa4 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8012f94:	4b06      	ldr	r3, [pc, #24]	@ (8012fb0 <LoRaMacStop+0x4c>)
 8012f96:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012f9a:	2b01      	cmp	r3, #1
 8012f9c:	d101      	bne.n	8012fa2 <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	e000      	b.n	8012fa4 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 8012fa2:	2301      	movs	r3, #1
}
 8012fa4:	4618      	mov	r0, r3
 8012fa6:	bd80      	pop	{r7, pc}
 8012fa8:	20001140 	.word	0x20001140
 8012fac:	08021ab8 	.word	0x08021ab8
 8012fb0:	20000c00 	.word	0x20000c00

08012fb4 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012fb4:	b580      	push	{r7, lr}
 8012fb6:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012fb8:	4812      	ldr	r0, [pc, #72]	@ (8013004 <LoRaMacHalt+0x50>)
 8012fba:	f009 fec5 	bl	801cd48 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8012fbe:	4812      	ldr	r0, [pc, #72]	@ (8013008 <LoRaMacHalt+0x54>)
 8012fc0:	f009 fec2 	bl	801cd48 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012fc4:	4811      	ldr	r0, [pc, #68]	@ (801300c <LoRaMacHalt+0x58>)
 8012fc6:	f009 febf 	bl	801cd48 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8012fca:	4811      	ldr	r0, [pc, #68]	@ (8013010 <LoRaMacHalt+0x5c>)
 8012fcc:	f009 febc 	bl	801cd48 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8012fd0:	f001 faf0 	bl	80145b4 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8012fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8013014 <LoRaMacHalt+0x60>)
 8012fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fd8:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8012fda:	4b0f      	ldr	r3, [pc, #60]	@ (8013018 <LoRaMacHalt+0x64>)
 8012fdc:	2200      	movs	r2, #0
 8012fde:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 8012fe2:	480e      	ldr	r0, [pc, #56]	@ (801301c <LoRaMacHalt+0x68>)
 8012fe4:	f7fd fb7e 	bl	80106e4 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8012fe8:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012fec:	490b      	ldr	r1, [pc, #44]	@ (801301c <LoRaMacHalt+0x68>)
 8012fee:	480c      	ldr	r0, [pc, #48]	@ (8013020 <LoRaMacHalt+0x6c>)
 8012ff0:	f005 fd57 	bl	8018aa2 <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8012ff4:	4b08      	ldr	r3, [pc, #32]	@ (8013018 <LoRaMacHalt+0x64>)
 8012ff6:	2201      	movs	r2, #1
 8012ff8:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012ffc:	2300      	movs	r3, #0
}
 8012ffe:	4618      	mov	r0, r3
 8013000:	bd80      	pop	{r7, pc}
 8013002:	bf00      	nop
 8013004:	20000f68 	.word	0x20000f68
 8013008:	20000f80 	.word	0x20000f80
 801300c:	20000f98 	.word	0x20000f98
 8013010:	20001000 	.word	0x20001000
 8013014:	08021ab8 	.word	0x08021ab8
 8013018:	20000c00 	.word	0x20000c00
 801301c:	20001140 	.word	0x20001140
 8013020:	2000170c 	.word	0x2000170c

08013024 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8013024:	b590      	push	{r4, r7, lr}
 8013026:	b08d      	sub	sp, #52	@ 0x34
 8013028:	af02      	add	r7, sp, #8
 801302a:	4603      	mov	r3, r0
 801302c:	6039      	str	r1, [r7, #0]
 801302e:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8013030:	4b42      	ldr	r3, [pc, #264]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 8013032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013034:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8013036:	4b41      	ldr	r3, [pc, #260]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 8013038:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 801303c:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801303e:	4b3f      	ldr	r3, [pc, #252]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 8013040:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 8013044:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8013046:	4b3e      	ldr	r3, [pc, #248]	@ (8013140 <LoRaMacQueryTxPossible+0x11c>)
 8013048:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801304c:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 801304e:	2300      	movs	r3, #0
 8013050:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8013052:	683b      	ldr	r3, [r7, #0]
 8013054:	2b00      	cmp	r3, #0
 8013056:	d101      	bne.n	801305c <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013058:	2303      	movs	r3, #3
 801305a:	e06b      	b.n	8013134 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 801305c:	2300      	movs	r3, #0
 801305e:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8013060:	4b36      	ldr	r3, [pc, #216]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 8013062:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013066:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8013068:	4b34      	ldr	r3, [pc, #208]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 801306a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801306c:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801306e:	4b33      	ldr	r3, [pc, #204]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 8013070:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8013074:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8013076:	4b31      	ldr	r3, [pc, #196]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 8013078:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 801307c:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801307e:	4b2f      	ldr	r3, [pc, #188]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 8013080:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8013084:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013088:	4b2c      	ldr	r3, [pc, #176]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 801308a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 801308e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8013092:	4b2b      	ldr	r3, [pc, #172]	@ (8013140 <LoRaMacQueryTxPossible+0x11c>)
 8013094:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8013098:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801309c:	4b27      	ldr	r3, [pc, #156]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 801309e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80130a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 80130a6:	4b25      	ldr	r3, [pc, #148]	@ (801313c <LoRaMacQueryTxPossible+0x118>)
 80130a8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130ac:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 80130b0:	f107 040d 	add.w	r4, r7, #13
 80130b4:	f107 020e 	add.w	r2, r7, #14
 80130b8:	f107 010f 	add.w	r1, r7, #15
 80130bc:	f107 0014 	add.w	r0, r7, #20
 80130c0:	f107 0310 	add.w	r3, r7, #16
 80130c4:	9300      	str	r3, [sp, #0]
 80130c6:	4623      	mov	r3, r4
 80130c8:	f001 f93e 	bl	8014348 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 80130cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80130d0:	4618      	mov	r0, r3
 80130d2:	f7fd fe35 	bl	8010d40 <GetMaxAppPayloadWithoutFOptsLength>
 80130d6:	4603      	mov	r3, r0
 80130d8:	461a      	mov	r2, r3
 80130da:	683b      	ldr	r3, [r7, #0]
 80130dc:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80130de:	f107 0308 	add.w	r3, r7, #8
 80130e2:	4618      	mov	r0, r3
 80130e4:	f001 fd08 	bl	8014af8 <LoRaMacCommandsGetSizeSerializedCmds>
 80130e8:	4603      	mov	r3, r0
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d001      	beq.n	80130f2 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80130ee:	2313      	movs	r3, #19
 80130f0:	e020      	b.n	8013134 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 80130f2:	68bb      	ldr	r3, [r7, #8]
 80130f4:	2b0f      	cmp	r3, #15
 80130f6:	d819      	bhi.n	801312c <LoRaMacQueryTxPossible+0x108>
 80130f8:	683b      	ldr	r3, [r7, #0]
 80130fa:	785b      	ldrb	r3, [r3, #1]
 80130fc:	461a      	mov	r2, r3
 80130fe:	68bb      	ldr	r3, [r7, #8]
 8013100:	429a      	cmp	r2, r3
 8013102:	d313      	bcc.n	801312c <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8013104:	683b      	ldr	r3, [r7, #0]
 8013106:	785a      	ldrb	r2, [r3, #1]
 8013108:	68bb      	ldr	r3, [r7, #8]
 801310a:	b2db      	uxtb	r3, r3
 801310c:	1ad3      	subs	r3, r2, r3
 801310e:	b2da      	uxtb	r2, r3
 8013110:	683b      	ldr	r3, [r7, #0]
 8013112:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8013114:	683b      	ldr	r3, [r7, #0]
 8013116:	785b      	ldrb	r3, [r3, #1]
 8013118:	4619      	mov	r1, r3
 801311a:	79fa      	ldrb	r2, [r7, #7]
 801311c:	68bb      	ldr	r3, [r7, #8]
 801311e:	4413      	add	r3, r2
 8013120:	4299      	cmp	r1, r3
 8013122:	d301      	bcc.n	8013128 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8013124:	2300      	movs	r3, #0
 8013126:	e005      	b.n	8013134 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8013128:	2308      	movs	r3, #8
 801312a:	e003      	b.n	8013134 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 801312c:	683b      	ldr	r3, [r7, #0]
 801312e:	2200      	movs	r2, #0
 8013130:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8013132:	2308      	movs	r3, #8
    }
}
 8013134:	4618      	mov	r0, r3
 8013136:	372c      	adds	r7, #44	@ 0x2c
 8013138:	46bd      	mov	sp, r7
 801313a:	bd90      	pop	{r4, r7, pc}
 801313c:	20001140 	.word	0x20001140
 8013140:	20000c00 	.word	0x20000c00

08013144 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8013144:	b590      	push	{r4, r7, lr}
 8013146:	b087      	sub	sp, #28
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801314c:	2300      	movs	r3, #0
 801314e:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	2b00      	cmp	r3, #0
 8013154:	d101      	bne.n	801315a <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013156:	2303      	movs	r3, #3
 8013158:	e1c4      	b.n	80134e4 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	781b      	ldrb	r3, [r3, #0]
 801315e:	2b41      	cmp	r3, #65	@ 0x41
 8013160:	f200 81b9 	bhi.w	80134d6 <LoRaMacMibGetRequestConfirm+0x392>
 8013164:	a201      	add	r2, pc, #4	@ (adr r2, 801316c <LoRaMacMibGetRequestConfirm+0x28>)
 8013166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801316a:	bf00      	nop
 801316c:	08013275 	.word	0x08013275
 8013170:	08013281 	.word	0x08013281
 8013174:	0801328d 	.word	0x0801328d
 8013178:	08013299 	.word	0x08013299
 801317c:	080132a5 	.word	0x080132a5
 8013180:	080132b1 	.word	0x080132b1
 8013184:	080132bd 	.word	0x080132bd
 8013188:	080134d7 	.word	0x080134d7
 801318c:	080134d7 	.word	0x080134d7
 8013190:	080134d7 	.word	0x080134d7
 8013194:	080134d7 	.word	0x080134d7
 8013198:	080134d7 	.word	0x080134d7
 801319c:	080134d7 	.word	0x080134d7
 80131a0:	080134d7 	.word	0x080134d7
 80131a4:	080134d7 	.word	0x080134d7
 80131a8:	080132d1 	.word	0x080132d1
 80131ac:	080132dd 	.word	0x080132dd
 80131b0:	080132e9 	.word	0x080132e9
 80131b4:	0801330b 	.word	0x0801330b
 80131b8:	0801331d 	.word	0x0801331d
 80131bc:	0801332f 	.word	0x0801332f
 80131c0:	08013341 	.word	0x08013341
 80131c4:	08013375 	.word	0x08013375
 80131c8:	08013353 	.word	0x08013353
 80131cc:	08013397 	.word	0x08013397
 80131d0:	080133a3 	.word	0x080133a3
 80131d4:	080133ad 	.word	0x080133ad
 80131d8:	080133b7 	.word	0x080133b7
 80131dc:	080133c1 	.word	0x080133c1
 80131e0:	080133cb 	.word	0x080133cb
 80131e4:	080133d5 	.word	0x080133d5
 80131e8:	08013401 	.word	0x08013401
 80131ec:	0801340d 	.word	0x0801340d
 80131f0:	08013425 	.word	0x08013425
 80131f4:	08013419 	.word	0x08013419
 80131f8:	08013431 	.word	0x08013431
 80131fc:	0801343b 	.word	0x0801343b
 8013200:	08013447 	.word	0x08013447
 8013204:	08013463 	.word	0x08013463
 8013208:	08013453 	.word	0x08013453
 801320c:	0801345b 	.word	0x0801345b
 8013210:	080134d7 	.word	0x080134d7
 8013214:	0801346f 	.word	0x0801346f
 8013218:	080134d7 	.word	0x080134d7
 801321c:	080134d7 	.word	0x080134d7
 8013220:	080134d7 	.word	0x080134d7
 8013224:	080134d7 	.word	0x080134d7
 8013228:	080134d7 	.word	0x080134d7
 801322c:	080134d7 	.word	0x080134d7
 8013230:	080134d7 	.word	0x080134d7
 8013234:	080134d7 	.word	0x080134d7
 8013238:	080134d7 	.word	0x080134d7
 801323c:	080134d7 	.word	0x080134d7
 8013240:	080134d7 	.word	0x080134d7
 8013244:	080134d7 	.word	0x080134d7
 8013248:	080134d7 	.word	0x080134d7
 801324c:	080134d7 	.word	0x080134d7
 8013250:	080134d7 	.word	0x080134d7
 8013254:	08013483 	.word	0x08013483
 8013258:	0801348f 	.word	0x0801348f
 801325c:	0801349b 	.word	0x0801349b
 8013260:	080134a7 	.word	0x080134a7
 8013264:	080134b3 	.word	0x080134b3
 8013268:	080134bf 	.word	0x080134bf
 801326c:	080134cb 	.word	0x080134cb
 8013270:	080134d1 	.word	0x080134d1
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8013274:	4b9d      	ldr	r3, [pc, #628]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013276:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	711a      	strb	r2, [r3, #4]
            break;
 801327e:	e130      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8013280:	4b9a      	ldr	r3, [pc, #616]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013282:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	711a      	strb	r2, [r3, #4]
            break;
 801328a:	e12a      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	685b      	ldr	r3, [r3, #4]
 8013290:	4618      	mov	r0, r3
 8013292:	f7fa fa69 	bl	800d768 <SecureElementGetDevEui>
            break;
 8013296:	e124      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	685b      	ldr	r3, [r3, #4]
 801329c:	4618      	mov	r0, r3
 801329e:	f7fa fa93 	bl	800d7c8 <SecureElementGetJoinEui>
            break;
 80132a2:	e11e      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 80132a4:	4b91      	ldr	r3, [pc, #580]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132a6:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	711a      	strb	r2, [r3, #4]
            break;
 80132ae:	e118      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 80132b0:	4b8e      	ldr	r3, [pc, #568]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	605a      	str	r2, [r3, #4]
            break;
 80132ba:	e112      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 80132bc:	4b8b      	ldr	r3, [pc, #556]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132be:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	3304      	adds	r3, #4
 80132c6:	4619      	mov	r1, r3
 80132c8:	4610      	mov	r0, r2
 80132ca:	f7fa faaf 	bl	800d82c <SecureElementGetDevAddr>
            break;
 80132ce:	e108      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 80132d0:	4b86      	ldr	r3, [pc, #536]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132d2:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	711a      	strb	r2, [r3, #4]
            break;
 80132da:	e102      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80132dc:	4b83      	ldr	r3, [pc, #524]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132de:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	711a      	strb	r2, [r3, #4]
            break;
 80132e6:	e0fc      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 80132e8:	231c      	movs	r3, #28
 80132ea:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80132ec:	4b7f      	ldr	r3, [pc, #508]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80132ee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80132f2:	f107 0210 	add.w	r2, r7, #16
 80132f6:	4611      	mov	r1, r2
 80132f8:	4618      	mov	r0, r3
 80132fa:	f003 f8a7 	bl	801644c <RegionGetPhyParam>
 80132fe:	4603      	mov	r3, r0
 8013300:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8013302:	68fa      	ldr	r2, [r7, #12]
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	605a      	str	r2, [r3, #4]
            break;
 8013308:	e0eb      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	4a77      	ldr	r2, [pc, #476]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 801330e:	3304      	adds	r3, #4
 8013310:	326c      	adds	r2, #108	@ 0x6c
 8013312:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013316:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801331a:	e0e2      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	4a73      	ldr	r2, [pc, #460]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013320:	3304      	adds	r3, #4
 8013322:	32b4      	adds	r2, #180	@ 0xb4
 8013324:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013328:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801332c:	e0d9      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	4a6e      	ldr	r2, [pc, #440]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013332:	3304      	adds	r3, #4
 8013334:	3274      	adds	r2, #116	@ 0x74
 8013336:	e892 0003 	ldmia.w	r2, {r0, r1}
 801333a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801333e:	e0d0      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	4a6a      	ldr	r2, [pc, #424]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013344:	3304      	adds	r3, #4
 8013346:	32bc      	adds	r2, #188	@ 0xbc
 8013348:	e892 0003 	ldmia.w	r2, {r0, r1}
 801334c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013350:	e0c7      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8013352:	231a      	movs	r3, #26
 8013354:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013356:	4b65      	ldr	r3, [pc, #404]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013358:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801335c:	f107 0210 	add.w	r2, r7, #16
 8013360:	4611      	mov	r1, r2
 8013362:	4618      	mov	r0, r3
 8013364:	f003 f872 	bl	801644c <RegionGetPhyParam>
 8013368:	4603      	mov	r3, r0
 801336a:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 801336c:	68fa      	ldr	r2, [r7, #12]
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	605a      	str	r2, [r3, #4]
            break;
 8013372:	e0b6      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8013374:	2319      	movs	r3, #25
 8013376:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013378:	4b5c      	ldr	r3, [pc, #368]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 801337a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801337e:	f107 0210 	add.w	r2, r7, #16
 8013382:	4611      	mov	r1, r2
 8013384:	4618      	mov	r0, r3
 8013386:	f003 f861 	bl	801644c <RegionGetPhyParam>
 801338a:	4603      	mov	r3, r0
 801338c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 801338e:	68fa      	ldr	r2, [r7, #12]
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	605a      	str	r2, [r3, #4]
            break;
 8013394:	e0a5      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8013396:	4b55      	ldr	r3, [pc, #340]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013398:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	711a      	strb	r2, [r3, #4]
            break;
 80133a0:	e09f      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 80133a2:	4b52      	ldr	r3, [pc, #328]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	605a      	str	r2, [r3, #4]
            break;
 80133aa:	e09a      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 80133ac:	4b4f      	ldr	r3, [pc, #316]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133ae:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	605a      	str	r2, [r3, #4]
            break;
 80133b4:	e095      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 80133b6:	4b4d      	ldr	r3, [pc, #308]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	605a      	str	r2, [r3, #4]
            break;
 80133be:	e090      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 80133c0:	4b4a      	ldr	r3, [pc, #296]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	605a      	str	r2, [r3, #4]
            break;
 80133c8:	e08b      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 80133ca:	4b48      	ldr	r3, [pc, #288]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133cc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	605a      	str	r2, [r3, #4]
            break;
 80133d2:	e086      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 80133d4:	2302      	movs	r3, #2
 80133d6:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80133d8:	4b44      	ldr	r3, [pc, #272]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133da:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80133de:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80133e0:	4b42      	ldr	r3, [pc, #264]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80133e2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80133e6:	f107 0210 	add.w	r2, r7, #16
 80133ea:	4611      	mov	r1, r2
 80133ec:	4618      	mov	r0, r3
 80133ee:	f003 f82d 	bl	801644c <RegionGetPhyParam>
 80133f2:	4603      	mov	r3, r0
 80133f4:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	b25a      	sxtb	r2, r3
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	711a      	strb	r2, [r3, #4]
            break;
 80133fe:	e070      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8013400:	4b3a      	ldr	r3, [pc, #232]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013402:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	711a      	strb	r2, [r3, #4]
            break;
 801340a:	e06a      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 801340c:	4b37      	ldr	r3, [pc, #220]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 801340e:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	711a      	strb	r2, [r3, #4]
            break;
 8013416:	e064      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8013418:	4b34      	ldr	r3, [pc, #208]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 801341a:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	711a      	strb	r2, [r3, #4]
            break;
 8013422:	e05e      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013424:	4b31      	ldr	r3, [pc, #196]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013426:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	711a      	strb	r2, [r3, #4]
            break;
 801342e:	e058      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8013430:	4b2e      	ldr	r3, [pc, #184]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013432:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	605a      	str	r2, [r3, #4]
            break;
 8013438:	e053      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 801343a:	4b2c      	ldr	r3, [pc, #176]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 801343c:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	711a      	strb	r2, [r3, #4]
            break;
 8013444:	e04d      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8013446:	4b29      	ldr	r3, [pc, #164]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013448:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	605a      	str	r2, [r3, #4]
            break;
 8013450:	e047      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	4a25      	ldr	r2, [pc, #148]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013456:	605a      	str	r2, [r3, #4]
            break;
 8013458:	e043      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	4a24      	ldr	r2, [pc, #144]	@ (80134f0 <LoRaMacMibGetRequestConfirm+0x3ac>)
 801345e:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 8013460:	e03f      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8013462:	4b22      	ldr	r3, [pc, #136]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013464:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	605a      	str	r2, [r3, #4]
            break;
 801346c:	e039      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	4a1e      	ldr	r2, [pc, #120]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013472:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 8013476:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8013478:	687c      	ldr	r4, [r7, #4]
 801347a:	f003 f95d 	bl	8016738 <RegionGetVersion>
 801347e:	60a0      	str	r0, [r4, #8]
            break;
 8013480:	e02f      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8013482:	4b1a      	ldr	r3, [pc, #104]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013484:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	605a      	str	r2, [r3, #4]
            break;
 801348c:	e029      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 801348e:	4b17      	ldr	r3, [pc, #92]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013490:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	711a      	strb	r2, [r3, #4]
            break;
 8013498:	e023      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801349a:	4b14      	ldr	r3, [pc, #80]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 801349c:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	809a      	strh	r2, [r3, #4]
            break;
 80134a4:	e01d      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 80134a6:	4b11      	ldr	r3, [pc, #68]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80134a8:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	809a      	strh	r2, [r3, #4]
            break;
 80134b0:	e017      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 80134b2:	4b0e      	ldr	r3, [pc, #56]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80134b4:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	809a      	strh	r2, [r3, #4]
            break;
 80134bc:	e011      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 80134be:	4b0b      	ldr	r3, [pc, #44]	@ (80134ec <LoRaMacMibGetRequestConfirm+0x3a8>)
 80134c0:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	809a      	strh	r2, [r3, #4]
            break;
 80134c8:	e00b      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80134ca:	2318      	movs	r3, #24
 80134cc:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80134ce:	e008      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80134d0:	2318      	movs	r3, #24
 80134d2:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80134d4:	e005      	b.n	80134e2 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 80134d6:	6878      	ldr	r0, [r7, #4]
 80134d8:	f001 f883 	bl	80145e2 <LoRaMacClassBMibGetRequestConfirm>
 80134dc:	4603      	mov	r3, r0
 80134de:	75fb      	strb	r3, [r7, #23]
            break;
 80134e0:	bf00      	nop
        }
    }
    return status;
 80134e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80134e4:	4618      	mov	r0, r3
 80134e6:	371c      	adds	r7, #28
 80134e8:	46bd      	mov	sp, r7
 80134ea:	bd90      	pop	{r4, r7, pc}
 80134ec:	20001140 	.word	0x20001140
 80134f0:	2000170c 	.word	0x2000170c

080134f4 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	b086      	sub	sp, #24
 80134f8:	af00      	add	r7, sp, #0
 80134fa:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80134fc:	2300      	movs	r3, #0
 80134fe:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	2b00      	cmp	r3, #0
 8013504:	d101      	bne.n	801350a <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013506:	2303      	movs	r3, #3
 8013508:	e39e      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801350a:	4bbd      	ldr	r3, [pc, #756]	@ (8013800 <LoRaMacMibSetRequestConfirm+0x30c>)
 801350c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013510:	f003 0302 	and.w	r3, r3, #2
 8013514:	2b00      	cmp	r3, #0
 8013516:	d001      	beq.n	801351c <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8013518:	2301      	movs	r3, #1
 801351a:	e395      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	781b      	ldrb	r3, [r3, #0]
 8013520:	2b41      	cmp	r3, #65	@ 0x41
 8013522:	f200 8365 	bhi.w	8013bf0 <LoRaMacMibSetRequestConfirm+0x6fc>
 8013526:	a201      	add	r2, pc, #4	@ (adr r2, 801352c <LoRaMacMibSetRequestConfirm+0x38>)
 8013528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801352c:	08013635 	.word	0x08013635
 8013530:	08013645 	.word	0x08013645
 8013534:	0801365f 	.word	0x0801365f
 8013538:	08013677 	.word	0x08013677
 801353c:	0801368f 	.word	0x0801368f
 8013540:	0801369b 	.word	0x0801369b
 8013544:	080136a7 	.word	0x080136a7
 8013548:	080136d1 	.word	0x080136d1
 801354c:	080136f7 	.word	0x080136f7
 8013550:	0801371d 	.word	0x0801371d
 8013554:	08013743 	.word	0x08013743
 8013558:	08013769 	.word	0x08013769
 801355c:	0801378f 	.word	0x0801378f
 8013560:	080137b5 	.word	0x080137b5
 8013564:	080137db 	.word	0x080137db
 8013568:	08013809 	.word	0x08013809
 801356c:	08013829 	.word	0x08013829
 8013570:	08013bf1 	.word	0x08013bf1
 8013574:	08013835 	.word	0x08013835
 8013578:	080138a5 	.word	0x080138a5
 801357c:	080138e5 	.word	0x080138e5
 8013580:	08013947 	.word	0x08013947
 8013584:	080139b7 	.word	0x080139b7
 8013588:	08013987 	.word	0x08013987
 801358c:	080139e7 	.word	0x080139e7
 8013590:	08013a09 	.word	0x08013a09
 8013594:	08013a13 	.word	0x08013a13
 8013598:	08013a1d 	.word	0x08013a1d
 801359c:	08013a27 	.word	0x08013a27
 80135a0:	08013a31 	.word	0x08013a31
 80135a4:	08013bf1 	.word	0x08013bf1
 80135a8:	08013a3b 	.word	0x08013a3b
 80135ac:	08013a6d 	.word	0x08013a6d
 80135b0:	08013ae1 	.word	0x08013ae1
 80135b4:	08013aa7 	.word	0x08013aa7
 80135b8:	08013b13 	.word	0x08013b13
 80135bc:	08013b39 	.word	0x08013b39
 80135c0:	08013b51 	.word	0x08013b51
 80135c4:	08013b5d 	.word	0x08013b5d
 80135c8:	08013b69 	.word	0x08013b69
 80135cc:	08013bf1 	.word	0x08013bf1
 80135d0:	08013b73 	.word	0x08013b73
 80135d4:	08013bf1 	.word	0x08013bf1
 80135d8:	08013bf1 	.word	0x08013bf1
 80135dc:	08013bf1 	.word	0x08013bf1
 80135e0:	08013bf1 	.word	0x08013bf1
 80135e4:	08013bf1 	.word	0x08013bf1
 80135e8:	08013bf1 	.word	0x08013bf1
 80135ec:	08013bf1 	.word	0x08013bf1
 80135f0:	08013bf1 	.word	0x08013bf1
 80135f4:	08013bf1 	.word	0x08013bf1
 80135f8:	08013bf1 	.word	0x08013bf1
 80135fc:	08013bf1 	.word	0x08013bf1
 8013600:	08013bf1 	.word	0x08013bf1
 8013604:	08013bf1 	.word	0x08013bf1
 8013608:	08013bf1 	.word	0x08013bf1
 801360c:	08013bf1 	.word	0x08013bf1
 8013610:	08013bf1 	.word	0x08013bf1
 8013614:	08013b9d 	.word	0x08013b9d
 8013618:	08013ba9 	.word	0x08013ba9
 801361c:	08013bb5 	.word	0x08013bb5
 8013620:	08013bc1 	.word	0x08013bc1
 8013624:	08013bcd 	.word	0x08013bcd
 8013628:	08013bd9 	.word	0x08013bd9
 801362c:	08013be5 	.word	0x08013be5
 8013630:	08013beb 	.word	0x08013beb
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	791b      	ldrb	r3, [r3, #4]
 8013638:	4618      	mov	r0, r3
 801363a:	f7fd fa97 	bl	8010b6c <SwitchClass>
 801363e:	4603      	mov	r3, r0
 8013640:	75fb      	strb	r3, [r7, #23]
            break;
 8013642:	e2f6      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	791b      	ldrb	r3, [r3, #4]
 8013648:	2b02      	cmp	r3, #2
 801364a:	d005      	beq.n	8013658 <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	791a      	ldrb	r2, [r3, #4]
 8013650:	4b6c      	ldr	r3, [pc, #432]	@ (8013804 <LoRaMacMibSetRequestConfirm+0x310>)
 8013652:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013656:	e2ec      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013658:	2303      	movs	r3, #3
 801365a:	75fb      	strb	r3, [r7, #23]
            break;
 801365c:	e2e9      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	685b      	ldr	r3, [r3, #4]
 8013662:	4618      	mov	r0, r3
 8013664:	f7fa f868 	bl	800d738 <SecureElementSetDevEui>
 8013668:	4603      	mov	r3, r0
 801366a:	2b00      	cmp	r3, #0
 801366c:	f000 82c6 	beq.w	8013bfc <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013670:	2303      	movs	r3, #3
 8013672:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013674:	e2c2      	b.n	8013bfc <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	685b      	ldr	r3, [r3, #4]
 801367a:	4618      	mov	r0, r3
 801367c:	f7fa f88c 	bl	800d798 <SecureElementSetJoinEui>
 8013680:	4603      	mov	r3, r0
 8013682:	2b00      	cmp	r3, #0
 8013684:	f000 82bc 	beq.w	8013c00 <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013688:	2303      	movs	r3, #3
 801368a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801368c:	e2b8      	b.n	8013c00 <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	791a      	ldrb	r2, [r3, #4]
 8013692:	4b5c      	ldr	r3, [pc, #368]	@ (8013804 <LoRaMacMibSetRequestConfirm+0x310>)
 8013694:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8013698:	e2cb      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	685b      	ldr	r3, [r3, #4]
 801369e:	4a59      	ldr	r2, [pc, #356]	@ (8013804 <LoRaMacMibSetRequestConfirm+0x310>)
 80136a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 80136a4:	e2c5      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 80136a6:	4b57      	ldr	r3, [pc, #348]	@ (8013804 <LoRaMacMibSetRequestConfirm+0x310>)
 80136a8:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	685b      	ldr	r3, [r3, #4]
 80136b0:	4619      	mov	r1, r3
 80136b2:	4610      	mov	r0, r2
 80136b4:	f7fa f8a0 	bl	800d7f8 <SecureElementSetDevAddr>
 80136b8:	4603      	mov	r3, r0
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d002      	beq.n	80136c4 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80136be:	2303      	movs	r3, #3
 80136c0:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 80136c2:	e2b6      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	685b      	ldr	r3, [r3, #4]
 80136c8:	4a4e      	ldr	r2, [pc, #312]	@ (8013804 <LoRaMacMibSetRequestConfirm+0x310>)
 80136ca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 80136ce:	e2b0      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	685b      	ldr	r3, [r3, #4]
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	d00b      	beq.n	80136f0 <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	685b      	ldr	r3, [r3, #4]
 80136dc:	4619      	mov	r1, r3
 80136de:	2000      	movs	r0, #0
 80136e0:	f002 f8c8 	bl	8015874 <LoRaMacCryptoSetKey>
 80136e4:	4603      	mov	r3, r0
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	f000 828c 	beq.w	8013c04 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80136ec:	2311      	movs	r3, #17
 80136ee:	e2ab      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80136f0:	2303      	movs	r3, #3
 80136f2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80136f4:	e286      	b.n	8013c04 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	685b      	ldr	r3, [r3, #4]
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d00b      	beq.n	8013716 <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	685b      	ldr	r3, [r3, #4]
 8013702:	4619      	mov	r1, r3
 8013704:	2001      	movs	r0, #1
 8013706:	f002 f8b5 	bl	8015874 <LoRaMacCryptoSetKey>
 801370a:	4603      	mov	r3, r0
 801370c:	2b00      	cmp	r3, #0
 801370e:	f000 827b 	beq.w	8013c08 <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013712:	2311      	movs	r3, #17
 8013714:	e298      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013716:	2303      	movs	r3, #3
 8013718:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801371a:	e275      	b.n	8013c08 <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	685b      	ldr	r3, [r3, #4]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d00b      	beq.n	801373c <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	685b      	ldr	r3, [r3, #4]
 8013728:	4619      	mov	r1, r3
 801372a:	2008      	movs	r0, #8
 801372c:	f002 f8a2 	bl	8015874 <LoRaMacCryptoSetKey>
 8013730:	4603      	mov	r3, r0
 8013732:	2b00      	cmp	r3, #0
 8013734:	f000 826a 	beq.w	8013c0c <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013738:	2311      	movs	r3, #17
 801373a:	e285      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801373c:	2303      	movs	r3, #3
 801373e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013740:	e264      	b.n	8013c0c <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	685b      	ldr	r3, [r3, #4]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d00b      	beq.n	8013762 <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	685b      	ldr	r3, [r3, #4]
 801374e:	4619      	mov	r1, r3
 8013750:	2009      	movs	r0, #9
 8013752:	f002 f88f 	bl	8015874 <LoRaMacCryptoSetKey>
 8013756:	4603      	mov	r3, r0
 8013758:	2b00      	cmp	r3, #0
 801375a:	f000 8259 	beq.w	8013c10 <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801375e:	2311      	movs	r3, #17
 8013760:	e272      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013762:	2303      	movs	r3, #3
 8013764:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013766:	e253      	b.n	8013c10 <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	685b      	ldr	r3, [r3, #4]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d00b      	beq.n	8013788 <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	685b      	ldr	r3, [r3, #4]
 8013774:	4619      	mov	r1, r3
 8013776:	200c      	movs	r0, #12
 8013778:	f002 f87c 	bl	8015874 <LoRaMacCryptoSetKey>
 801377c:	4603      	mov	r3, r0
 801377e:	2b00      	cmp	r3, #0
 8013780:	f000 8248 	beq.w	8013c14 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013784:	2311      	movs	r3, #17
 8013786:	e25f      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013788:	2303      	movs	r3, #3
 801378a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801378c:	e242      	b.n	8013c14 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	685b      	ldr	r3, [r3, #4]
 8013792:	2b00      	cmp	r3, #0
 8013794:	d00b      	beq.n	80137ae <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	685b      	ldr	r3, [r3, #4]
 801379a:	4619      	mov	r1, r3
 801379c:	200d      	movs	r0, #13
 801379e:	f002 f869 	bl	8015874 <LoRaMacCryptoSetKey>
 80137a2:	4603      	mov	r3, r0
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	f000 8237 	beq.w	8013c18 <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80137aa:	2311      	movs	r3, #17
 80137ac:	e24c      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80137ae:	2303      	movs	r3, #3
 80137b0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80137b2:	e231      	b.n	8013c18 <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	685b      	ldr	r3, [r3, #4]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d00b      	beq.n	80137d4 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	685b      	ldr	r3, [r3, #4]
 80137c0:	4619      	mov	r1, r3
 80137c2:	200e      	movs	r0, #14
 80137c4:	f002 f856 	bl	8015874 <LoRaMacCryptoSetKey>
 80137c8:	4603      	mov	r3, r0
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	f000 8226 	beq.w	8013c1c <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80137d0:	2311      	movs	r3, #17
 80137d2:	e239      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80137d4:	2303      	movs	r3, #3
 80137d6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80137d8:	e220      	b.n	8013c1c <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	685b      	ldr	r3, [r3, #4]
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d00b      	beq.n	80137fa <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	685b      	ldr	r3, [r3, #4]
 80137e6:	4619      	mov	r1, r3
 80137e8:	200f      	movs	r0, #15
 80137ea:	f002 f843 	bl	8015874 <LoRaMacCryptoSetKey>
 80137ee:	4603      	mov	r3, r0
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	f000 8215 	beq.w	8013c20 <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80137f6:	2311      	movs	r3, #17
 80137f8:	e226      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80137fa:	2303      	movs	r3, #3
 80137fc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80137fe:	e20f      	b.n	8013c20 <LoRaMacMibSetRequestConfirm+0x72c>
 8013800:	20000c00 	.word	0x20000c00
 8013804:	20001140 	.word	0x20001140
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	791a      	ldrb	r2, [r3, #4]
 801380c:	4bb2      	ldr	r3, [pc, #712]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801380e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8013812:	4bb2      	ldr	r3, [pc, #712]	@ (8013adc <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013816:	4ab0      	ldr	r2, [pc, #704]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013818:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801381c:	4610      	mov	r0, r2
 801381e:	4798      	blx	r3
            Radio.Sleep( );
 8013820:	4bae      	ldr	r3, [pc, #696]	@ (8013adc <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013824:	4798      	blx	r3
            break;
 8013826:	e204      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	791a      	ldrb	r2, [r3, #4]
 801382c:	4baa      	ldr	r3, [pc, #680]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801382e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 8013832:	e1fe      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	7a1b      	ldrb	r3, [r3, #8]
 8013838:	b25b      	sxtb	r3, r3
 801383a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801383c:	4ba6      	ldr	r3, [pc, #664]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801383e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013842:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8013844:	4ba4      	ldr	r3, [pc, #656]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013846:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801384a:	f107 0108 	add.w	r1, r7, #8
 801384e:	2207      	movs	r2, #7
 8013850:	4618      	mov	r0, r3
 8013852:	f002 fe36 	bl	80164c2 <RegionVerify>
 8013856:	4603      	mov	r3, r0
 8013858:	f083 0301 	eor.w	r3, r3, #1
 801385c:	b2db      	uxtb	r3, r3
 801385e:	2b00      	cmp	r3, #0
 8013860:	d002      	beq.n	8013868 <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013862:	2303      	movs	r3, #3
 8013864:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 8013866:	e1e4      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	685b      	ldr	r3, [r3, #4]
 801386c:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 801386e:	4b9a      	ldr	r3, [pc, #616]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013870:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013874:	f107 0108 	add.w	r1, r7, #8
 8013878:	2200      	movs	r2, #0
 801387a:	4618      	mov	r0, r3
 801387c:	f002 fe21 	bl	80164c2 <RegionVerify>
 8013880:	4603      	mov	r3, r0
 8013882:	f083 0301 	eor.w	r3, r3, #1
 8013886:	b2db      	uxtb	r3, r3
 8013888:	2b00      	cmp	r3, #0
 801388a:	d002      	beq.n	8013892 <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 801388c:	2303      	movs	r3, #3
 801388e:	75fb      	strb	r3, [r7, #23]
            break;
 8013890:	e1cf      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8013892:	4b91      	ldr	r3, [pc, #580]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013894:	687a      	ldr	r2, [r7, #4]
 8013896:	336c      	adds	r3, #108	@ 0x6c
 8013898:	3204      	adds	r2, #4
 801389a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801389e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80138a2:	e1c6      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	7a1b      	ldrb	r3, [r3, #8]
 80138a8:	b25b      	sxtb	r3, r3
 80138aa:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80138ac:	4b8a      	ldr	r3, [pc, #552]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138ae:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80138b2:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80138b4:	4b88      	ldr	r3, [pc, #544]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138b6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80138ba:	f107 0108 	add.w	r1, r7, #8
 80138be:	2207      	movs	r2, #7
 80138c0:	4618      	mov	r0, r3
 80138c2:	f002 fdfe 	bl	80164c2 <RegionVerify>
 80138c6:	4603      	mov	r3, r0
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d008      	beq.n	80138de <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80138cc:	4b82      	ldr	r3, [pc, #520]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138ce:	687a      	ldr	r2, [r7, #4]
 80138d0:	33b4      	adds	r3, #180	@ 0xb4
 80138d2:	3204      	adds	r2, #4
 80138d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80138d8:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80138dc:	e1a9      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80138de:	2303      	movs	r3, #3
 80138e0:	75fb      	strb	r3, [r7, #23]
            break;
 80138e2:	e1a6      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	7a1b      	ldrb	r3, [r3, #8]
 80138e8:	b25b      	sxtb	r3, r3
 80138ea:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80138ec:	4b7a      	ldr	r3, [pc, #488]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138ee:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80138f2:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80138f4:	4b78      	ldr	r3, [pc, #480]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80138f6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80138fa:	f107 0108 	add.w	r1, r7, #8
 80138fe:	2207      	movs	r2, #7
 8013900:	4618      	mov	r0, r3
 8013902:	f002 fdde 	bl	80164c2 <RegionVerify>
 8013906:	4603      	mov	r3, r0
 8013908:	2b00      	cmp	r3, #0
 801390a:	d019      	beq.n	8013940 <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 801390c:	4b72      	ldr	r3, [pc, #456]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801390e:	687a      	ldr	r2, [r7, #4]
 8013910:	3374      	adds	r3, #116	@ 0x74
 8013912:	3204      	adds	r2, #4
 8013914:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013918:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 801391c:	4b6e      	ldr	r3, [pc, #440]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801391e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8013922:	2b02      	cmp	r3, #2
 8013924:	f040 817e 	bne.w	8013c24 <LoRaMacMibSetRequestConfirm+0x730>
 8013928:	4b6b      	ldr	r3, [pc, #428]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801392a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801392e:	2b00      	cmp	r3, #0
 8013930:	f000 8178 	beq.w	8013c24 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8013934:	4b69      	ldr	r3, [pc, #420]	@ (8013adc <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013938:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 801393a:	f7fe fc25 	bl	8012188 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801393e:	e171      	b.n	8013c24 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013940:	2303      	movs	r3, #3
 8013942:	75fb      	strb	r3, [r7, #23]
            break;
 8013944:	e16e      	b.n	8013c24 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	7a1b      	ldrb	r3, [r3, #8]
 801394a:	b25b      	sxtb	r3, r3
 801394c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801394e:	4b62      	ldr	r3, [pc, #392]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013950:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013954:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013956:	4b60      	ldr	r3, [pc, #384]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013958:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801395c:	f107 0108 	add.w	r1, r7, #8
 8013960:	2207      	movs	r2, #7
 8013962:	4618      	mov	r0, r3
 8013964:	f002 fdad 	bl	80164c2 <RegionVerify>
 8013968:	4603      	mov	r3, r0
 801396a:	2b00      	cmp	r3, #0
 801396c:	d008      	beq.n	8013980 <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 801396e:	4b5a      	ldr	r3, [pc, #360]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013970:	687a      	ldr	r2, [r7, #4]
 8013972:	33bc      	adds	r3, #188	@ 0xbc
 8013974:	3204      	adds	r2, #4
 8013976:	e892 0003 	ldmia.w	r2, {r0, r1}
 801397a:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801397e:	e158      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013980:	2303      	movs	r3, #3
 8013982:	75fb      	strb	r3, [r7, #23]
            break;
 8013984:	e155      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	685b      	ldr	r3, [r3, #4]
 801398a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 801398c:	2301      	movs	r3, #1
 801398e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013990:	4b51      	ldr	r3, [pc, #324]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013992:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013996:	f107 020c 	add.w	r2, r7, #12
 801399a:	4611      	mov	r1, r2
 801399c:	4618      	mov	r0, r3
 801399e:	f002 fdb9 	bl	8016514 <RegionChanMaskSet>
 80139a2:	4603      	mov	r3, r0
 80139a4:	f083 0301 	eor.w	r3, r3, #1
 80139a8:	b2db      	uxtb	r3, r3
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	f000 813c 	beq.w	8013c28 <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80139b0:	2303      	movs	r3, #3
 80139b2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80139b4:	e138      	b.n	8013c28 <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	685b      	ldr	r3, [r3, #4]
 80139ba:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 80139bc:	2300      	movs	r3, #0
 80139be:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 80139c0:	4b45      	ldr	r3, [pc, #276]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80139c2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80139c6:	f107 020c 	add.w	r2, r7, #12
 80139ca:	4611      	mov	r1, r2
 80139cc:	4618      	mov	r0, r3
 80139ce:	f002 fda1 	bl	8016514 <RegionChanMaskSet>
 80139d2:	4603      	mov	r3, r0
 80139d4:	f083 0301 	eor.w	r3, r3, #1
 80139d8:	b2db      	uxtb	r3, r3
 80139da:	2b00      	cmp	r3, #0
 80139dc:	f000 8126 	beq.w	8013c2c <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80139e0:	2303      	movs	r3, #3
 80139e2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80139e4:	e122      	b.n	8013c2c <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	791b      	ldrb	r3, [r3, #4]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d009      	beq.n	8013a02 <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80139f2:	2b0f      	cmp	r3, #15
 80139f4:	d805      	bhi.n	8013a02 <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	791a      	ldrb	r2, [r3, #4]
 80139fa:	4b37      	ldr	r3, [pc, #220]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80139fc:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013a00:	e117      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013a02:	2303      	movs	r3, #3
 8013a04:	75fb      	strb	r3, [r7, #23]
            break;
 8013a06:	e114      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	685b      	ldr	r3, [r3, #4]
 8013a0c:	4a32      	ldr	r2, [pc, #200]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a0e:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 8013a10:	e10f      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	685b      	ldr	r3, [r3, #4]
 8013a16:	4a30      	ldr	r2, [pc, #192]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a18:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8013a1a:	e10a      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	685b      	ldr	r3, [r3, #4]
 8013a20:	4a2d      	ldr	r2, [pc, #180]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a22:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8013a24:	e105      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	685b      	ldr	r3, [r3, #4]
 8013a2a:	4a2b      	ldr	r2, [pc, #172]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a2c:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 8013a2e:	e100      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	685b      	ldr	r3, [r3, #4]
 8013a34:	4a28      	ldr	r2, [pc, #160]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a36:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 8013a38:	e0fb      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013a40:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 8013a42:	4b25      	ldr	r3, [pc, #148]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a44:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013a48:	f107 0108 	add.w	r1, r7, #8
 8013a4c:	2206      	movs	r2, #6
 8013a4e:	4618      	mov	r0, r3
 8013a50:	f002 fd37 	bl	80164c2 <RegionVerify>
 8013a54:	4603      	mov	r3, r0
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d005      	beq.n	8013a66 <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 8013a5a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a60:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013a64:	e0e5      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013a66:	2303      	movs	r3, #3
 8013a68:	75fb      	strb	r3, [r7, #23]
            break;
 8013a6a:	e0e2      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013a72:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013a74:	4b18      	ldr	r3, [pc, #96]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a76:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013a7a:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013a7c:	4b16      	ldr	r3, [pc, #88]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a7e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013a82:	f107 0108 	add.w	r1, r7, #8
 8013a86:	2205      	movs	r2, #5
 8013a88:	4618      	mov	r0, r3
 8013a8a:	f002 fd1a 	bl	80164c2 <RegionVerify>
 8013a8e:	4603      	mov	r3, r0
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d005      	beq.n	8013aa0 <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013a94:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013a98:	4b0f      	ldr	r3, [pc, #60]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013a9a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013a9e:	e0c8      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013aa0:	2303      	movs	r3, #3
 8013aa2:	75fb      	strb	r3, [r7, #23]
            break;
 8013aa4:	e0c5      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013aac:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8013aae:	4b0a      	ldr	r3, [pc, #40]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013ab0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013ab4:	f107 0108 	add.w	r1, r7, #8
 8013ab8:	220a      	movs	r2, #10
 8013aba:	4618      	mov	r0, r3
 8013abc:	f002 fd01 	bl	80164c2 <RegionVerify>
 8013ac0:	4603      	mov	r3, r0
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d005      	beq.n	8013ad2 <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8013ac6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013aca:	4b03      	ldr	r3, [pc, #12]	@ (8013ad8 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013acc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013ad0:	e0af      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013ad2:	2303      	movs	r3, #3
 8013ad4:	75fb      	strb	r3, [r7, #23]
            break;
 8013ad6:	e0ac      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
 8013ad8:	20001140 	.word	0x20001140
 8013adc:	08021ab8 	.word	0x08021ab8
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013ae6:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8013ae8:	4b59      	ldr	r3, [pc, #356]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013aea:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013aee:	f107 0108 	add.w	r1, r7, #8
 8013af2:	2209      	movs	r2, #9
 8013af4:	4618      	mov	r0, r3
 8013af6:	f002 fce4 	bl	80164c2 <RegionVerify>
 8013afa:	4603      	mov	r3, r0
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d005      	beq.n	8013b0c <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8013b00:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013b04:	4b52      	ldr	r3, [pc, #328]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013b0a:	e092      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013b0c:	2303      	movs	r3, #3
 8013b0e:	75fb      	strb	r3, [r7, #23]
            break;
 8013b10:	e08f      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	685b      	ldr	r3, [r3, #4]
 8013b16:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8013b1a:	d80a      	bhi.n	8013b32 <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	685b      	ldr	r3, [r3, #4]
 8013b20:	4a4b      	ldr	r2, [pc, #300]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8013b26:	4b4a      	ldr	r3, [pc, #296]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013b2c:	4a48      	ldr	r2, [pc, #288]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 8013b30:	e07f      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013b32:	2303      	movs	r3, #3
 8013b34:	75fb      	strb	r3, [r7, #23]
            break;
 8013b36:	e07c      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	791a      	ldrb	r2, [r3, #4]
 8013b3c:	4b44      	ldr	r3, [pc, #272]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b3e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 8013b42:	4b43      	ldr	r3, [pc, #268]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b44:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8013b48:	4b41      	ldr	r3, [pc, #260]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 8013b4e:	e070      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	685b      	ldr	r3, [r3, #4]
 8013b54:	4a3e      	ldr	r2, [pc, #248]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b56:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 8013b5a:	e06a      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	685b      	ldr	r3, [r3, #4]
 8013b60:	4a3b      	ldr	r2, [pc, #236]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b62:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 8013b66:	e064      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 8013b68:	f7fe fd40 	bl	80125ec <RestoreNvmData>
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	75fb      	strb	r3, [r7, #23]
            break;
 8013b70:	e05f      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	799b      	ldrb	r3, [r3, #6]
 8013b76:	2b01      	cmp	r3, #1
 8013b78:	d80d      	bhi.n	8013b96 <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8013b7a:	4a35      	ldr	r2, [pc, #212]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	685b      	ldr	r3, [r3, #4]
 8013b80:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	6858      	ldr	r0, [r3, #4]
 8013b88:	f001 fdd6 	bl	8015738 <LoRaMacCryptoSetLrWanVersion>
 8013b8c:	4603      	mov	r3, r0
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d04e      	beq.n	8013c30 <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013b92:	2311      	movs	r3, #17
 8013b94:	e058      	b.n	8013c48 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013b96:	2303      	movs	r3, #3
 8013b98:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013b9a:	e049      	b.n	8013c30 <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	685b      	ldr	r3, [r3, #4]
 8013ba0:	4a2b      	ldr	r2, [pc, #172]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013ba2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8013ba6:	e044      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	791a      	ldrb	r2, [r3, #4]
 8013bac:	4b28      	ldr	r3, [pc, #160]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013bae:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 8013bb2:	e03e      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	889a      	ldrh	r2, [r3, #4]
 8013bb8:	4b25      	ldr	r3, [pc, #148]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013bba:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 8013bbe:	e038      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	889a      	ldrh	r2, [r3, #4]
 8013bc4:	4b22      	ldr	r3, [pc, #136]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013bc6:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8013bca:	e032      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	889a      	ldrh	r2, [r3, #4]
 8013bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013bd2:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 8013bd6:	e02c      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	889a      	ldrh	r2, [r3, #4]
 8013bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8013c50 <LoRaMacMibSetRequestConfirm+0x75c>)
 8013bde:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 8013be2:	e026      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013be4:	2318      	movs	r3, #24
 8013be6:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013be8:	e023      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013bea:	2318      	movs	r3, #24
 8013bec:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013bee:	e020      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8013bf0:	6878      	ldr	r0, [r7, #4]
 8013bf2:	f000 fd00 	bl	80145f6 <LoRaMacMibClassBSetRequestConfirm>
 8013bf6:	4603      	mov	r3, r0
 8013bf8:	75fb      	strb	r3, [r7, #23]
            break;
 8013bfa:	e01a      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013bfc:	bf00      	nop
 8013bfe:	e018      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c00:	bf00      	nop
 8013c02:	e016      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c04:	bf00      	nop
 8013c06:	e014      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c08:	bf00      	nop
 8013c0a:	e012      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c0c:	bf00      	nop
 8013c0e:	e010      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c10:	bf00      	nop
 8013c12:	e00e      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c14:	bf00      	nop
 8013c16:	e00c      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c18:	bf00      	nop
 8013c1a:	e00a      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c1c:	bf00      	nop
 8013c1e:	e008      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c20:	bf00      	nop
 8013c22:	e006      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c24:	bf00      	nop
 8013c26:	e004      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c28:	bf00      	nop
 8013c2a:	e002      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c2c:	bf00      	nop
 8013c2e:	e000      	b.n	8013c32 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8013c30:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 8013c32:	7dfb      	ldrb	r3, [r7, #23]
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d106      	bne.n	8013c46 <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8013c38:	4a06      	ldr	r2, [pc, #24]	@ (8013c54 <LoRaMacMibSetRequestConfirm+0x760>)
 8013c3a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013c3e:	f043 0320 	orr.w	r3, r3, #32
 8013c42:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 8013c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8013c48:	4618      	mov	r0, r3
 8013c4a:	3718      	adds	r7, #24
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	bd80      	pop	{r7, pc}
 8013c50:	20001140 	.word	0x20001140
 8013c54:	20000c00 	.word	0x20000c00

08013c58 <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b082      	sub	sp, #8
 8013c5c:	af00      	add	r7, sp, #0
 8013c5e:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 8013c60:	4b0a      	ldr	r3, [pc, #40]	@ (8013c8c <OnAbpJoinPendingTimerEvent+0x34>)
 8013c62:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013c66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013c6a:	4a08      	ldr	r2, [pc, #32]	@ (8013c8c <OnAbpJoinPendingTimerEvent+0x34>)
 8013c6c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 8013c70:	4a06      	ldr	r2, [pc, #24]	@ (8013c8c <OnAbpJoinPendingTimerEvent+0x34>)
 8013c72:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013c76:	f043 0310 	orr.w	r3, r3, #16
 8013c7a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 8013c7e:	f7fe fe65 	bl	801294c <OnMacProcessNotify>
}
 8013c82:	bf00      	nop
 8013c84:	3708      	adds	r7, #8
 8013c86:	46bd      	mov	sp, r7
 8013c88:	bd80      	pop	{r7, pc}
 8013c8a:	bf00      	nop
 8013c8c:	20000c00 	.word	0x20000c00

08013c90 <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 8013c90:	b580      	push	{r7, lr}
 8013c92:	b082      	sub	sp, #8
 8013c94:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8013c96:	4b14      	ldr	r3, [pc, #80]	@ (8013ce8 <AbpJoinPendingStart+0x58>)
 8013c98:	781b      	ldrb	r3, [r3, #0]
 8013c9a:	f083 0301 	eor.w	r3, r3, #1
 8013c9e:	b2db      	uxtb	r3, r3
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d00b      	beq.n	8013cbc <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8013ca4:	4b10      	ldr	r3, [pc, #64]	@ (8013ce8 <AbpJoinPendingStart+0x58>)
 8013ca6:	2201      	movs	r2, #1
 8013ca8:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8013caa:	2300      	movs	r3, #0
 8013cac:	9300      	str	r3, [sp, #0]
 8013cae:	4b0f      	ldr	r3, [pc, #60]	@ (8013cec <AbpJoinPendingStart+0x5c>)
 8013cb0:	2200      	movs	r2, #0
 8013cb2:	f04f 31ff 	mov.w	r1, #4294967295
 8013cb6:	480e      	ldr	r0, [pc, #56]	@ (8013cf0 <AbpJoinPendingStart+0x60>)
 8013cb8:	f008 ffa2 	bl	801cc00 <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8013cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8013cf4 <AbpJoinPendingStart+0x64>)
 8013cbe:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8013cf4 <AbpJoinPendingStart+0x64>)
 8013cc8:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8013ccc:	4808      	ldr	r0, [pc, #32]	@ (8013cf0 <AbpJoinPendingStart+0x60>)
 8013cce:	f009 f83b 	bl	801cd48 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 8013cd2:	210a      	movs	r1, #10
 8013cd4:	4806      	ldr	r0, [pc, #24]	@ (8013cf0 <AbpJoinPendingStart+0x60>)
 8013cd6:	f009 f8a7 	bl	801ce28 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 8013cda:	4805      	ldr	r0, [pc, #20]	@ (8013cf0 <AbpJoinPendingStart+0x60>)
 8013cdc:	f008 ffc6 	bl	801cc6c <UTIL_TIMER_Start>
}
 8013ce0:	bf00      	nop
 8013ce2:	46bd      	mov	sp, r7
 8013ce4:	bd80      	pop	{r7, pc}
 8013ce6:	bf00      	nop
 8013ce8:	20001d80 	.word	0x20001d80
 8013cec:	08013c59 	.word	0x08013c59
 8013cf0:	2000109c 	.word	0x2000109c
 8013cf4:	20000c00 	.word	0x20000c00

08013cf8 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8013cf8:	b580      	push	{r7, lr}
 8013cfa:	b08a      	sub	sp, #40	@ 0x28
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013d00:	2302      	movs	r3, #2
 8013d02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 8013d06:	2300      	movs	r3, #0
 8013d08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d101      	bne.n	8013d1a <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013d16:	2303      	movs	r3, #3
 8013d18:	e188      	b.n	801402c <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	2200      	movs	r2, #0
 8013d1e:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8013d20:	f7fc fb06 	bl	8010330 <LoRaMacIsBusy>
 8013d24:	4603      	mov	r3, r0
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d001      	beq.n	8013d2e <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8013d2a:	2301      	movs	r3, #1
 8013d2c:	e17e      	b.n	801402c <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8013d2e:	f001 f99d 	bl	801506c <LoRaMacConfirmQueueIsFull>
 8013d32:	4603      	mov	r3, r0
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d001      	beq.n	8013d3c <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 8013d38:	2301      	movs	r3, #1
 8013d3a:	e177      	b.n	801402c <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013d3c:	f001 f98a 	bl	8015054 <LoRaMacConfirmQueueGetCnt>
 8013d40:	4603      	mov	r3, r0
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d104      	bne.n	8013d50 <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8013d46:	2214      	movs	r2, #20
 8013d48:	2100      	movs	r1, #0
 8013d4a:	48ba      	ldr	r0, [pc, #744]	@ (8014034 <LoRaMacMlmeRequest+0x33c>)
 8013d4c:	f004 fee4 	bl	8018b18 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013d50:	4bb9      	ldr	r3, [pc, #740]	@ (8014038 <LoRaMacMlmeRequest+0x340>)
 8013d52:	2201      	movs	r2, #1
 8013d54:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8013d58:	4ab7      	ldr	r2, [pc, #732]	@ (8014038 <LoRaMacMlmeRequest+0x340>)
 8013d5a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013d5e:	f043 0304 	orr.w	r3, r3, #4
 8013d62:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	781b      	ldrb	r3, [r3, #0]
 8013d6a:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013d6e:	2301      	movs	r3, #1
 8013d70:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8013d74:	2300      	movs	r3, #0
 8013d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	781b      	ldrb	r3, [r3, #0]
 8013d84:	3b01      	subs	r3, #1
 8013d86:	2b0c      	cmp	r3, #12
 8013d88:	f200 811e 	bhi.w	8013fc8 <LoRaMacMlmeRequest+0x2d0>
 8013d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8013d94 <LoRaMacMlmeRequest+0x9c>)
 8013d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d92:	bf00      	nop
 8013d94:	08013dc9 	.word	0x08013dc9
 8013d98:	08013fc9 	.word	0x08013fc9
 8013d9c:	08013fc9 	.word	0x08013fc9
 8013da0:	08013fc9 	.word	0x08013fc9
 8013da4:	08013ead 	.word	0x08013ead
 8013da8:	08013ed1 	.word	0x08013ed1
 8013dac:	08013fc9 	.word	0x08013fc9
 8013db0:	08013fc9 	.word	0x08013fc9
 8013db4:	08013eef 	.word	0x08013eef
 8013db8:	08013fc9 	.word	0x08013fc9
 8013dbc:	08013f97 	.word	0x08013f97
 8013dc0:	08013f2b 	.word	0x08013f2b
 8013dc4:	08013f75 	.word	0x08013f75
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8013dc8:	4b9b      	ldr	r3, [pc, #620]	@ (8014038 <LoRaMacMlmeRequest+0x340>)
 8013dca:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013dce:	f003 0320 	and.w	r3, r3, #32
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d001      	beq.n	8013dda <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 8013dd6:	2301      	movs	r3, #1
 8013dd8:	e128      	b.n	801402c <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	791b      	ldrb	r3, [r3, #4]
 8013dde:	2b02      	cmp	r3, #2
 8013de0:	d135      	bne.n	8013e4e <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 8013de2:	2000      	movs	r0, #0
 8013de4:	f7fe f862 	bl	8011eac <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8013de8:	4b94      	ldr	r3, [pc, #592]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013dea:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	795b      	ldrb	r3, [r3, #5]
 8013df2:	b25b      	sxtb	r3, r3
 8013df4:	2200      	movs	r2, #0
 8013df6:	4619      	mov	r1, r3
 8013df8:	f002 fc4b 	bl	8016692 <RegionAlternateDr>
 8013dfc:	4603      	mov	r3, r0
 8013dfe:	461a      	mov	r2, r3
 8013e00:	4b8e      	ldr	r3, [pc, #568]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013e02:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8013e0c:	4b8b      	ldr	r3, [pc, #556]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013e0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8013e12:	2307      	movs	r3, #7
 8013e14:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 8013e18:	20ff      	movs	r0, #255	@ 0xff
 8013e1a:	f7fd fdb5 	bl	8011988 <SendReJoinReq>
 8013e1e:	4603      	mov	r3, r0
 8013e20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 8013e24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	f000 80cf 	beq.w	8013fcc <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8013e2e:	4b83      	ldr	r3, [pc, #524]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013e30:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	795b      	ldrb	r3, [r3, #5]
 8013e38:	b25b      	sxtb	r3, r3
 8013e3a:	2201      	movs	r2, #1
 8013e3c:	4619      	mov	r1, r3
 8013e3e:	f002 fc28 	bl	8016692 <RegionAlternateDr>
 8013e42:	4603      	mov	r3, r0
 8013e44:	461a      	mov	r2, r3
 8013e46:	4b7d      	ldr	r3, [pc, #500]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013e48:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8013e4c:	e0be      	b.n	8013fcc <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	791b      	ldrb	r3, [r3, #4]
 8013e52:	2b01      	cmp	r3, #1
 8013e54:	f040 80ba 	bne.w	8013fcc <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8013e58:	4b78      	ldr	r3, [pc, #480]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013e5a:	2200      	movs	r2, #0
 8013e5c:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013e60:	2302      	movs	r3, #2
 8013e62:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8013e64:	4b75      	ldr	r3, [pc, #468]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013e66:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013e6a:	f107 020c 	add.w	r2, r7, #12
 8013e6e:	4611      	mov	r1, r2
 8013e70:	4618      	mov	r0, r3
 8013e72:	f002 fb14 	bl	801649e <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	791a      	ldrb	r2, [r3, #4]
 8013e7a:	4b70      	ldr	r3, [pc, #448]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013e7c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013e80:	2300      	movs	r3, #0
 8013e82:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8013e86:	2301      	movs	r3, #1
 8013e88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 8013e8c:	f7fe fd5e 	bl	801294c <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8013e90:	4a69      	ldr	r2, [pc, #420]	@ (8014038 <LoRaMacMlmeRequest+0x340>)
 8013e92:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013e96:	f043 0310 	orr.w	r3, r3, #16
 8013e9a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 8013e9e:	2301      	movs	r3, #1
 8013ea0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013eaa:	e08f      	b.n	8013fcc <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013eac:	2300      	movs	r3, #0
 8013eae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013eb2:	f107 031c 	add.w	r3, r7, #28
 8013eb6:	2200      	movs	r2, #0
 8013eb8:	4619      	mov	r1, r3
 8013eba:	2002      	movs	r0, #2
 8013ebc:	f000 fd26 	bl	801490c <LoRaMacCommandsAddCmd>
 8013ec0:	4603      	mov	r3, r0
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	f000 8084 	beq.w	8013fd0 <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013ec8:	2313      	movs	r3, #19
 8013eca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013ece:	e07f      	b.n	8013fd0 <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	8898      	ldrh	r0, [r3, #4]
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	6899      	ldr	r1, [r3, #8]
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8013ede:	b2db      	uxtb	r3, r3
 8013ee0:	461a      	mov	r2, r3
 8013ee2:	f7fe fb63 	bl	80125ac <SetTxContinuousWave>
 8013ee6:	4603      	mov	r3, r0
 8013ee8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013eec:	e077      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013eee:	2300      	movs	r3, #0
 8013ef0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8013ef4:	f107 0308 	add.w	r3, r7, #8
 8013ef8:	4619      	mov	r1, r3
 8013efa:	200d      	movs	r0, #13
 8013efc:	f000 fd86 	bl	8014a0c <LoRaMacCommandsGetCmd>
 8013f00:	4603      	mov	r3, r0
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d103      	bne.n	8013f0e <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 8013f06:	2300      	movs	r3, #0
 8013f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8013f0c:	e062      	b.n	8013fd4 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013f0e:	f107 031c 	add.w	r3, r7, #28
 8013f12:	2200      	movs	r2, #0
 8013f14:	4619      	mov	r1, r3
 8013f16:	200d      	movs	r0, #13
 8013f18:	f000 fcf8 	bl	801490c <LoRaMacCommandsAddCmd>
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d058      	beq.n	8013fd4 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013f22:	2313      	movs	r3, #19
 8013f24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013f28:	e054      	b.n	8013fd4 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8013f2a:	4b44      	ldr	r3, [pc, #272]	@ (801403c <LoRaMacMlmeRequest+0x344>)
 8013f2c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d151      	bne.n	8013fd8 <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	791b      	ldrb	r3, [r3, #4]
 8013f38:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	791b      	ldrb	r3, [r3, #4]
 8013f40:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8013f44:	b2db      	uxtb	r3, r3
 8013f46:	4618      	mov	r0, r3
 8013f48:	f000 fb2a 	bl	80145a0 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8013f4c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013f50:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8013f52:	2300      	movs	r3, #0
 8013f54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8013f58:	f107 031c 	add.w	r3, r7, #28
 8013f5c:	2201      	movs	r2, #1
 8013f5e:	4619      	mov	r1, r3
 8013f60:	2010      	movs	r0, #16
 8013f62:	f000 fcd3 	bl	801490c <LoRaMacCommandsAddCmd>
 8013f66:	4603      	mov	r3, r0
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d035      	beq.n	8013fd8 <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013f6c:	2313      	movs	r3, #19
 8013f6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 8013f72:	e031      	b.n	8013fd8 <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013f74:	2300      	movs	r3, #0
 8013f76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013f7a:	f107 031c 	add.w	r3, r7, #28
 8013f7e:	2200      	movs	r2, #0
 8013f80:	4619      	mov	r1, r3
 8013f82:	2012      	movs	r0, #18
 8013f84:	f000 fcc2 	bl	801490c <LoRaMacCommandsAddCmd>
 8013f88:	4603      	mov	r3, r0
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d026      	beq.n	8013fdc <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013f8e:	2313      	movs	r3, #19
 8013f90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013f94:	e022      	b.n	8013fdc <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8013f96:	2301      	movs	r3, #1
 8013f98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8013f9c:	f000 fab6 	bl	801450c <LoRaMacClassBIsAcquisitionInProgress>
 8013fa0:	4603      	mov	r3, r0
 8013fa2:	f083 0301 	eor.w	r3, r3, #1
 8013fa6:	b2db      	uxtb	r3, r3
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d009      	beq.n	8013fc0 <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8013fac:	2000      	movs	r0, #0
 8013fae:	f000 fa8f 	bl	80144d0 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8013fb2:	2000      	movs	r0, #0
 8013fb4:	f000 fab1 	bl	801451a <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8013fb8:	2300      	movs	r3, #0
 8013fba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8013fbe:	e00e      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 8013fc0:	2301      	movs	r3, #1
 8013fc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013fc6:	e00a      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8013fc8:	bf00      	nop
 8013fca:	e008      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
            break;
 8013fcc:	bf00      	nop
 8013fce:	e006      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
            break;
 8013fd0:	bf00      	nop
 8013fd2:	e004      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
            break;
 8013fd4:	bf00      	nop
 8013fd6:	e002      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
            break;
 8013fd8:	bf00      	nop
 8013fda:	e000      	b.n	8013fde <LoRaMacMlmeRequest+0x2e6>
            break;
 8013fdc:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013fde:	4b16      	ldr	r3, [pc, #88]	@ (8014038 <LoRaMacMlmeRequest+0x340>)
 8013fe0:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8013fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d010      	beq.n	8014012 <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013ff0:	f001 f830 	bl	8015054 <LoRaMacConfirmQueueGetCnt>
 8013ff4:	4603      	mov	r3, r0
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d116      	bne.n	8014028 <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 8013ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8014038 <LoRaMacMlmeRequest+0x340>)
 8013ffc:	2200      	movs	r2, #0
 8013ffe:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8014002:	4a0d      	ldr	r2, [pc, #52]	@ (8014038 <LoRaMacMlmeRequest+0x340>)
 8014004:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8014008:	f023 0304 	bic.w	r3, r3, #4
 801400c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8014010:	e00a      	b.n	8014028 <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8014012:	f107 0320 	add.w	r3, r7, #32
 8014016:	4618      	mov	r0, r3
 8014018:	f000 fec8 	bl	8014dac <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 801401c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014020:	2b00      	cmp	r3, #0
 8014022:	d001      	beq.n	8014028 <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 8014024:	f7ff fe34 	bl	8013c90 <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8014028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801402c:	4618      	mov	r0, r3
 801402e:	3728      	adds	r7, #40	@ 0x28
 8014030:	46bd      	mov	sp, r7
 8014032:	bd80      	pop	{r7, pc}
 8014034:	20001054 	.word	0x20001054
 8014038:	20000c00 	.word	0x20000c00
 801403c:	20001140 	.word	0x20001140

08014040 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8014040:	b5b0      	push	{r4, r5, r7, lr}
 8014042:	b092      	sub	sp, #72	@ 0x48
 8014044:	af02      	add	r7, sp, #8
 8014046:	6078      	str	r0, [r7, #4]
 8014048:	460b      	mov	r3, r1
 801404a:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801404c:	2302      	movs	r3, #2
 801404e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8014052:	2300      	movs	r3, #0
 8014054:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 8014058:	2300      	movs	r3, #0
 801405a:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 801405c:	2300      	movs	r3, #0
 801405e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 8014062:	2300      	movs	r3, #0
 8014064:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	2b00      	cmp	r3, #0
 801406c:	d101      	bne.n	8014072 <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801406e:	2303      	movs	r3, #3
 8014070:	e113      	b.n	801429a <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	2200      	movs	r2, #0
 8014076:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8014078:	f7fc f95a 	bl	8010330 <LoRaMacIsBusy>
 801407c:	4603      	mov	r3, r0
 801407e:	2b00      	cmp	r3, #0
 8014080:	d001      	beq.n	8014086 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8014082:	2301      	movs	r3, #1
 8014084:	e109      	b.n	801429a <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	f107 040c 	add.w	r4, r7, #12
 801408c:	461d      	mov	r5, r3
 801408e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014090:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014092:	682b      	ldr	r3, [r5, #0]
 8014094:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8014096:	2300      	movs	r3, #0
 8014098:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 801409c:	2214      	movs	r2, #20
 801409e:	2100      	movs	r1, #0
 80140a0:	4880      	ldr	r0, [pc, #512]	@ (80142a4 <LoRaMacMcpsRequest+0x264>)
 80140a2:	f004 fd39 	bl	8018b18 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80140a6:	4b80      	ldr	r3, [pc, #512]	@ (80142a8 <LoRaMacMcpsRequest+0x268>)
 80140a8:	2201      	movs	r2, #1
 80140aa:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 80140ae:	4b7f      	ldr	r3, [pc, #508]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80140b0:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80140b4:	2b02      	cmp	r3, #2
 80140b6:	d111      	bne.n	80140dc <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 80140b8:	4b7c      	ldr	r3, [pc, #496]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80140ba:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 80140be:	2b02      	cmp	r3, #2
 80140c0:	d10c      	bne.n	80140dc <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 80140c2:	4b7a      	ldr	r3, [pc, #488]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80140c4:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 80140c8:	f083 0301 	eor.w	r3, r3, #1
 80140cc:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d004      	beq.n	80140dc <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 80140d2:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d101      	bne.n	80140dc <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 80140d8:	2301      	movs	r3, #1
 80140da:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 80140dc:	7b3b      	ldrb	r3, [r7, #12]
 80140de:	2b03      	cmp	r3, #3
 80140e0:	d030      	beq.n	8014144 <LoRaMacMcpsRequest+0x104>
 80140e2:	2b03      	cmp	r3, #3
 80140e4:	dc3f      	bgt.n	8014166 <LoRaMacMcpsRequest+0x126>
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d002      	beq.n	80140f0 <LoRaMacMcpsRequest+0xb0>
 80140ea:	2b01      	cmp	r3, #1
 80140ec:	d015      	beq.n	801411a <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 80140ee:	e03a      	b.n	8014166 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 80140f0:	2301      	movs	r3, #1
 80140f2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 80140f6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80140fa:	2202      	movs	r2, #2
 80140fc:	f362 1347 	bfi	r3, r2, #5, #3
 8014100:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8014104:	7c3b      	ldrb	r3, [r7, #16]
 8014106:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 801410a:	697b      	ldr	r3, [r7, #20]
 801410c:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 801410e:	8b3b      	ldrh	r3, [r7, #24]
 8014110:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8014112:	7ebb      	ldrb	r3, [r7, #26]
 8014114:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8014118:	e026      	b.n	8014168 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 801411a:	2301      	movs	r3, #1
 801411c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8014120:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014124:	2204      	movs	r2, #4
 8014126:	f362 1347 	bfi	r3, r2, #5, #3
 801412a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 801412e:	7c3b      	ldrb	r3, [r7, #16]
 8014130:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8014134:	697b      	ldr	r3, [r7, #20]
 8014136:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8014138:	8b3b      	ldrh	r3, [r7, #24]
 801413a:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 801413c:	7ebb      	ldrb	r3, [r7, #26]
 801413e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8014142:	e011      	b.n	8014168 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8014144:	2301      	movs	r3, #1
 8014146:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 801414a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801414e:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8014152:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 8014156:	693b      	ldr	r3, [r7, #16]
 8014158:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 801415a:	8abb      	ldrh	r3, [r7, #20]
 801415c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 801415e:	7dbb      	ldrb	r3, [r7, #22]
 8014160:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8014164:	e000      	b.n	8014168 <LoRaMacMcpsRequest+0x128>
            break;
 8014166:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 8014168:	2302      	movs	r3, #2
 801416a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801416e:	4b4f      	ldr	r3, [pc, #316]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 8014170:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014174:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014178:	4b4c      	ldr	r3, [pc, #304]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 801417a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801417e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8014182:	4611      	mov	r1, r2
 8014184:	4618      	mov	r0, r3
 8014186:	f002 f961 	bl	801644c <RegionGetPhyParam>
 801418a:	4603      	mov	r3, r0
 801418c:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 801418e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014190:	b25b      	sxtb	r3, r3
 8014192:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 8014196:	4293      	cmp	r3, r2
 8014198:	bfb8      	it	lt
 801419a:	4613      	movlt	r3, r2
 801419c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 80141a0:	4b42      	ldr	r3, [pc, #264]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80141a2:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80141a6:	4a41      	ldr	r2, [pc, #260]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80141a8:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 80141ac:	4a3f      	ldr	r2, [pc, #252]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80141ae:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 80141b2:	4618      	mov	r0, r3
 80141b4:	f7fc fa58 	bl	8010668 <CheckForMinimumAbpDatarate>
 80141b8:	4603      	mov	r3, r0
 80141ba:	2b00      	cmp	r3, #0
 80141bc:	d002      	beq.n	80141c4 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 80141be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141c0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 80141c4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d05f      	beq.n	801428c <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 80141cc:	4b37      	ldr	r3, [pc, #220]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80141ce:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80141d2:	f083 0301 	eor.w	r3, r3, #1
 80141d6:	b2db      	uxtb	r3, r3
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d10e      	bne.n	80141fa <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 80141dc:	4b33      	ldr	r3, [pc, #204]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80141de:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80141e2:	4a32      	ldr	r2, [pc, #200]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80141e4:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 80141e8:	4a30      	ldr	r2, [pc, #192]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 80141ea:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 80141ee:	4618      	mov	r0, r3
 80141f0:	f7fc fa3a 	bl	8010668 <CheckForMinimumAbpDatarate>
 80141f4:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d01c      	beq.n	8014234 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 80141fa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80141fe:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8014202:	4b2a      	ldr	r3, [pc, #168]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 8014204:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 801420c:	4b27      	ldr	r3, [pc, #156]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 801420e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8014212:	f107 0120 	add.w	r1, r7, #32
 8014216:	2205      	movs	r2, #5
 8014218:	4618      	mov	r0, r3
 801421a:	f002 f952 	bl	80164c2 <RegionVerify>
 801421e:	4603      	mov	r3, r0
 8014220:	2b00      	cmp	r3, #0
 8014222:	d005      	beq.n	8014230 <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8014224:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8014228:	4b20      	ldr	r3, [pc, #128]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 801422a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 801422e:	e001      	b.n	8014234 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8014230:	2303      	movs	r3, #3
 8014232:	e032      	b.n	801429a <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8014234:	4b1d      	ldr	r3, [pc, #116]	@ (80142ac <LoRaMacMcpsRequest+0x26c>)
 8014236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801423a:	4a1b      	ldr	r2, [pc, #108]	@ (80142a8 <LoRaMacMcpsRequest+0x268>)
 801423c:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 8014240:	4611      	mov	r1, r2
 8014242:	4618      	mov	r0, r3
 8014244:	f7fc fafc 	bl	8010840 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8014248:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801424a:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 801424e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014252:	78fb      	ldrb	r3, [r7, #3]
 8014254:	9300      	str	r3, [sp, #0]
 8014256:	4613      	mov	r3, r2
 8014258:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801425a:	f7fd fab3 	bl	80117c4 <Send>
 801425e:	4603      	mov	r3, r0
 8014260:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 8014264:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014268:	2b00      	cmp	r3, #0
 801426a:	d10b      	bne.n	8014284 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 801426c:	7b3a      	ldrb	r2, [r7, #12]
 801426e:	4b0e      	ldr	r3, [pc, #56]	@ (80142a8 <LoRaMacMcpsRequest+0x268>)
 8014270:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8014274:	4a0c      	ldr	r2, [pc, #48]	@ (80142a8 <LoRaMacMcpsRequest+0x268>)
 8014276:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801427a:	f043 0301 	orr.w	r3, r3, #1
 801427e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8014282:	e003      	b.n	801428c <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8014284:	4b08      	ldr	r3, [pc, #32]	@ (80142a8 <LoRaMacMcpsRequest+0x268>)
 8014286:	2200      	movs	r2, #0
 8014288:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801428c:	4b06      	ldr	r3, [pc, #24]	@ (80142a8 <LoRaMacMcpsRequest+0x268>)
 801428e:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	611a      	str	r2, [r3, #16]

    return status;
 8014296:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801429a:	4618      	mov	r0, r3
 801429c:	3740      	adds	r7, #64	@ 0x40
 801429e:	46bd      	mov	sp, r7
 80142a0:	bdb0      	pop	{r4, r5, r7, pc}
 80142a2:	bf00      	nop
 80142a4:	20001040 	.word	0x20001040
 80142a8:	20000c00 	.word	0x20000c00
 80142ac:	20001140 	.word	0x20001140

080142b0 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 80142b0:	b580      	push	{r7, lr}
 80142b2:	b084      	sub	sp, #16
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	4603      	mov	r3, r0
 80142b8:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 80142ba:	79fb      	ldrb	r3, [r7, #7]
 80142bc:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 80142be:	4b0d      	ldr	r3, [pc, #52]	@ (80142f4 <LoRaMacTestSetDutyCycleOn+0x44>)
 80142c0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80142c4:	f107 010c 	add.w	r1, r7, #12
 80142c8:	220f      	movs	r2, #15
 80142ca:	4618      	mov	r0, r3
 80142cc:	f002 f8f9 	bl	80164c2 <RegionVerify>
 80142d0:	4603      	mov	r3, r0
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d00a      	beq.n	80142ec <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 80142d6:	4a07      	ldr	r2, [pc, #28]	@ (80142f4 <LoRaMacTestSetDutyCycleOn+0x44>)
 80142d8:	79fb      	ldrb	r3, [r7, #7]
 80142da:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80142de:	4a06      	ldr	r2, [pc, #24]	@ (80142f8 <LoRaMacTestSetDutyCycleOn+0x48>)
 80142e0:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80142e4:	f043 0320 	orr.w	r3, r3, #32
 80142e8:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 80142ec:	bf00      	nop
 80142ee:	3710      	adds	r7, #16
 80142f0:	46bd      	mov	sp, r7
 80142f2:	bd80      	pop	{r7, pc}
 80142f4:	20001140 	.word	0x20001140
 80142f8:	20000c00 	.word	0x20000c00

080142fc <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 80142fc:	b580      	push	{r7, lr}
 80142fe:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8014300:	f7fe fe30 	bl	8012f64 <LoRaMacStop>
 8014304:	4603      	mov	r3, r0
 8014306:	2b00      	cmp	r3, #0
 8014308:	d112      	bne.n	8014330 <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 801430a:	480b      	ldr	r0, [pc, #44]	@ (8014338 <LoRaMacDeInitialization+0x3c>)
 801430c:	f008 fd1c 	bl	801cd48 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 8014310:	480a      	ldr	r0, [pc, #40]	@ (801433c <LoRaMacDeInitialization+0x40>)
 8014312:	f008 fd19 	bl	801cd48 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8014316:	480a      	ldr	r0, [pc, #40]	@ (8014340 <LoRaMacDeInitialization+0x44>)
 8014318:	f008 fd16 	bl	801cd48 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 801431c:	f000 f94a 	bl	80145b4 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 8014320:	2000      	movs	r0, #0
 8014322:	f7fd fdc3 	bl	8011eac <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8014326:	4b07      	ldr	r3, [pc, #28]	@ (8014344 <LoRaMacDeInitialization+0x48>)
 8014328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801432a:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 801432c:	2300      	movs	r3, #0
 801432e:	e000      	b.n	8014332 <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 8014330:	2301      	movs	r3, #1
    }
}
 8014332:	4618      	mov	r0, r3
 8014334:	bd80      	pop	{r7, pc}
 8014336:	bf00      	nop
 8014338:	20000f68 	.word	0x20000f68
 801433c:	20000f80 	.word	0x20000f80
 8014340:	20000f98 	.word	0x20000f98
 8014344:	08021ab8 	.word	0x08021ab8

08014348 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 8014348:	b580      	push	{r7, lr}
 801434a:	b08c      	sub	sp, #48	@ 0x30
 801434c:	af00      	add	r7, sp, #0
 801434e:	60f8      	str	r0, [r7, #12]
 8014350:	60b9      	str	r1, [r7, #8]
 8014352:	607a      	str	r2, [r7, #4]
 8014354:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8014356:	2300      	movs	r3, #0
 8014358:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	7b1b      	ldrb	r3, [r3, #12]
 8014360:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	7b5b      	ldrb	r3, [r3, #13]
 8014368:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 801436c:	68fb      	ldr	r3, [r7, #12]
 801436e:	7b9b      	ldrb	r3, [r3, #14]
 8014370:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8014374:	68fb      	ldr	r3, [r7, #12]
 8014376:	685a      	ldr	r2, [r3, #4]
 8014378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801437a:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	785b      	ldrb	r3, [r3, #1]
 8014380:	2b00      	cmp	r3, #0
 8014382:	f000 8088 	beq.w	8014496 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8014386:	2302      	movs	r3, #2
 8014388:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801438c:	68fb      	ldr	r3, [r7, #12]
 801438e:	7bdb      	ldrb	r3, [r3, #15]
 8014390:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	7c1b      	ldrb	r3, [r3, #16]
 8014398:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801439c:	4611      	mov	r1, r2
 801439e:	4618      	mov	r0, r3
 80143a0:	f002 f854 	bl	801644c <RegionGetPhyParam>
 80143a4:	4603      	mov	r3, r0
 80143a6:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 80143a8:	6a3b      	ldr	r3, [r7, #32]
 80143aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 80143ae:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 80143b2:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 80143b6:	4293      	cmp	r3, r2
 80143b8:	bfb8      	it	lt
 80143ba:	4613      	movlt	r3, r2
 80143bc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	685b      	ldr	r3, [r3, #4]
 80143c4:	68fa      	ldr	r2, [r7, #12]
 80143c6:	8912      	ldrh	r2, [r2, #8]
 80143c8:	4293      	cmp	r3, r2
 80143ca:	d302      	bcc.n	80143d2 <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 80143cc:	2301      	movs	r3, #1
 80143ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	685b      	ldr	r3, [r3, #4]
 80143d6:	68fa      	ldr	r2, [r7, #12]
 80143d8:	8912      	ldrh	r2, [r2, #8]
 80143da:	4611      	mov	r1, r2
 80143dc:	68fa      	ldr	r2, [r7, #12]
 80143de:	8952      	ldrh	r2, [r2, #10]
 80143e0:	440a      	add	r2, r1
 80143e2:	4293      	cmp	r3, r2
 80143e4:	d30f      	bcc.n	8014406 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 80143e6:	230a      	movs	r3, #10
 80143e8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80143ec:	68fb      	ldr	r3, [r7, #12]
 80143ee:	7c1b      	ldrb	r3, [r3, #16]
 80143f0:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80143f4:	4611      	mov	r1, r2
 80143f6:	4618      	mov	r0, r3
 80143f8:	f002 f828 	bl	801644c <RegionGetPhyParam>
 80143fc:	4603      	mov	r3, r0
 80143fe:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8014400:	6a3b      	ldr	r3, [r7, #32]
 8014402:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8014406:	68fb      	ldr	r3, [r7, #12]
 8014408:	685b      	ldr	r3, [r3, #4]
 801440a:	68fa      	ldr	r2, [r7, #12]
 801440c:	8912      	ldrh	r2, [r2, #8]
 801440e:	4611      	mov	r1, r2
 8014410:	68fa      	ldr	r2, [r7, #12]
 8014412:	8952      	ldrh	r2, [r2, #10]
 8014414:	0052      	lsls	r2, r2, #1
 8014416:	440a      	add	r2, r1
 8014418:	4293      	cmp	r3, r2
 801441a:	d33c      	bcc.n	8014496 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	685b      	ldr	r3, [r3, #4]
 8014420:	68fa      	ldr	r2, [r7, #12]
 8014422:	8912      	ldrh	r2, [r2, #8]
 8014424:	1a9b      	subs	r3, r3, r2
 8014426:	68fa      	ldr	r2, [r7, #12]
 8014428:	8952      	ldrh	r2, [r2, #10]
 801442a:	fbb3 f1f2 	udiv	r1, r3, r2
 801442e:	fb01 f202 	mul.w	r2, r1, r2
 8014432:	1a9b      	subs	r3, r3, r2
 8014434:	2b00      	cmp	r3, #0
 8014436:	d12e      	bne.n	8014496 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 8014438:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 801443c:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8014440:	429a      	cmp	r2, r3
 8014442:	d110      	bne.n	8014466 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	781b      	ldrb	r3, [r3, #0]
 8014448:	2b00      	cmp	r3, #0
 801444a:	d009      	beq.n	8014460 <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 801444c:	2302      	movs	r3, #2
 801444e:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 8014450:	68fb      	ldr	r3, [r7, #12]
 8014452:	7c1b      	ldrb	r3, [r3, #16]
 8014454:	f107 0210 	add.w	r2, r7, #16
 8014458:	4611      	mov	r1, r2
 801445a:	4618      	mov	r0, r3
 801445c:	f002 f81f 	bl	801649e <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 8014460:	2301      	movs	r3, #1
 8014462:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8014466:	2321      	movs	r3, #33	@ 0x21
 8014468:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 801446c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014470:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	7bdb      	ldrb	r3, [r3, #15]
 8014478:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801447c:	68fb      	ldr	r3, [r7, #12]
 801447e:	7c1b      	ldrb	r3, [r3, #16]
 8014480:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8014484:	4611      	mov	r1, r2
 8014486:	4618      	mov	r0, r3
 8014488:	f001 ffe0 	bl	801644c <RegionGetPhyParam>
 801448c:	4603      	mov	r3, r0
 801448e:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8014490:	6a3b      	ldr	r3, [r7, #32]
 8014492:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8014496:	68bb      	ldr	r3, [r7, #8]
 8014498:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 801449c:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80144a4:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 80144a6:	683b      	ldr	r3, [r7, #0]
 80144a8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80144ac:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 80144ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80144b2:	4618      	mov	r0, r3
 80144b4:	3730      	adds	r7, #48	@ 0x30
 80144b6:	46bd      	mov	sp, r7
 80144b8:	bd80      	pop	{r7, pc}

080144ba <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 80144ba:	b480      	push	{r7}
 80144bc:	b085      	sub	sp, #20
 80144be:	af00      	add	r7, sp, #0
 80144c0:	60f8      	str	r0, [r7, #12]
 80144c2:	60b9      	str	r1, [r7, #8]
 80144c4:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144c6:	bf00      	nop
 80144c8:	3714      	adds	r7, #20
 80144ca:	46bd      	mov	sp, r7
 80144cc:	bc80      	pop	{r7}
 80144ce:	4770      	bx	lr

080144d0 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 80144d0:	b480      	push	{r7}
 80144d2:	b083      	sub	sp, #12
 80144d4:	af00      	add	r7, sp, #0
 80144d6:	4603      	mov	r3, r0
 80144d8:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144da:	bf00      	nop
 80144dc:	370c      	adds	r7, #12
 80144de:	46bd      	mov	sp, r7
 80144e0:	bc80      	pop	{r7}
 80144e2:	4770      	bx	lr

080144e4 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80144e4:	b480      	push	{r7}
 80144e6:	b083      	sub	sp, #12
 80144e8:	af00      	add	r7, sp, #0
 80144ea:	4603      	mov	r3, r0
 80144ec:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80144ee:	bf00      	nop
 80144f0:	370c      	adds	r7, #12
 80144f2:	46bd      	mov	sp, r7
 80144f4:	bc80      	pop	{r7}
 80144f6:	4770      	bx	lr

080144f8 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80144f8:	b480      	push	{r7}
 80144fa:	b083      	sub	sp, #12
 80144fc:	af00      	add	r7, sp, #0
 80144fe:	4603      	mov	r3, r0
 8014500:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014502:	bf00      	nop
 8014504:	370c      	adds	r7, #12
 8014506:	46bd      	mov	sp, r7
 8014508:	bc80      	pop	{r7}
 801450a:	4770      	bx	lr

0801450c <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 801450c:	b480      	push	{r7}
 801450e:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8014510:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014512:	4618      	mov	r0, r3
 8014514:	46bd      	mov	sp, r7
 8014516:	bc80      	pop	{r7}
 8014518:	4770      	bx	lr

0801451a <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 801451a:	b480      	push	{r7}
 801451c:	b083      	sub	sp, #12
 801451e:	af00      	add	r7, sp, #0
 8014520:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014522:	bf00      	nop
 8014524:	370c      	adds	r7, #12
 8014526:	46bd      	mov	sp, r7
 8014528:	bc80      	pop	{r7}
 801452a:	4770      	bx	lr

0801452c <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 801452c:	b480      	push	{r7}
 801452e:	b083      	sub	sp, #12
 8014530:	af00      	add	r7, sp, #0
 8014532:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014534:	bf00      	nop
 8014536:	370c      	adds	r7, #12
 8014538:	46bd      	mov	sp, r7
 801453a:	bc80      	pop	{r7}
 801453c:	4770      	bx	lr

0801453e <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 801453e:	b480      	push	{r7}
 8014540:	b083      	sub	sp, #12
 8014542:	af00      	add	r7, sp, #0
 8014544:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014546:	bf00      	nop
 8014548:	370c      	adds	r7, #12
 801454a:	46bd      	mov	sp, r7
 801454c:	bc80      	pop	{r7}
 801454e:	4770      	bx	lr

08014550 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8014550:	b480      	push	{r7}
 8014552:	b083      	sub	sp, #12
 8014554:	af00      	add	r7, sp, #0
 8014556:	6078      	str	r0, [r7, #4]
 8014558:	460b      	mov	r3, r1
 801455a:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 801455c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801455e:	4618      	mov	r0, r3
 8014560:	370c      	adds	r7, #12
 8014562:	46bd      	mov	sp, r7
 8014564:	bc80      	pop	{r7}
 8014566:	4770      	bx	lr

08014568 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8014568:	b480      	push	{r7}
 801456a:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801456c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801456e:	4618      	mov	r0, r3
 8014570:	46bd      	mov	sp, r7
 8014572:	bc80      	pop	{r7}
 8014574:	4770      	bx	lr

08014576 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8014576:	b480      	push	{r7}
 8014578:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801457a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801457c:	4618      	mov	r0, r3
 801457e:	46bd      	mov	sp, r7
 8014580:	bc80      	pop	{r7}
 8014582:	4770      	bx	lr

08014584 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8014584:	b480      	push	{r7}
 8014586:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014588:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801458a:	4618      	mov	r0, r3
 801458c:	46bd      	mov	sp, r7
 801458e:	bc80      	pop	{r7}
 8014590:	4770      	bx	lr

08014592 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8014592:	b480      	push	{r7}
 8014594:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014596:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014598:	4618      	mov	r0, r3
 801459a:	46bd      	mov	sp, r7
 801459c:	bc80      	pop	{r7}
 801459e:	4770      	bx	lr

080145a0 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 80145a0:	b480      	push	{r7}
 80145a2:	b083      	sub	sp, #12
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	4603      	mov	r3, r0
 80145a8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145aa:	bf00      	nop
 80145ac:	370c      	adds	r7, #12
 80145ae:	46bd      	mov	sp, r7
 80145b0:	bc80      	pop	{r7}
 80145b2:	4770      	bx	lr

080145b4 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 80145b4:	b480      	push	{r7}
 80145b6:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145b8:	bf00      	nop
 80145ba:	46bd      	mov	sp, r7
 80145bc:	bc80      	pop	{r7}
 80145be:	4770      	bx	lr

080145c0 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 80145c0:	b480      	push	{r7}
 80145c2:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145c4:	bf00      	nop
 80145c6:	46bd      	mov	sp, r7
 80145c8:	bc80      	pop	{r7}
 80145ca:	4770      	bx	lr

080145cc <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 80145cc:	b480      	push	{r7}
 80145ce:	b083      	sub	sp, #12
 80145d0:	af00      	add	r7, sp, #0
 80145d2:	4603      	mov	r3, r0
 80145d4:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80145d6:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145d8:	4618      	mov	r0, r3
 80145da:	370c      	adds	r7, #12
 80145dc:	46bd      	mov	sp, r7
 80145de:	bc80      	pop	{r7}
 80145e0:	4770      	bx	lr

080145e2 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80145e2:	b480      	push	{r7}
 80145e4:	b083      	sub	sp, #12
 80145e6:	af00      	add	r7, sp, #0
 80145e8:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80145ea:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80145ec:	4618      	mov	r0, r3
 80145ee:	370c      	adds	r7, #12
 80145f0:	46bd      	mov	sp, r7
 80145f2:	bc80      	pop	{r7}
 80145f4:	4770      	bx	lr

080145f6 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80145f6:	b480      	push	{r7}
 80145f8:	b083      	sub	sp, #12
 80145fa:	af00      	add	r7, sp, #0
 80145fc:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80145fe:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014600:	4618      	mov	r0, r3
 8014602:	370c      	adds	r7, #12
 8014604:	46bd      	mov	sp, r7
 8014606:	bc80      	pop	{r7}
 8014608:	4770      	bx	lr

0801460a <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 801460a:	b480      	push	{r7}
 801460c:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801460e:	bf00      	nop
 8014610:	46bd      	mov	sp, r7
 8014612:	bc80      	pop	{r7}
 8014614:	4770      	bx	lr

08014616 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8014616:	b480      	push	{r7}
 8014618:	b083      	sub	sp, #12
 801461a:	af00      	add	r7, sp, #0
 801461c:	4603      	mov	r3, r0
 801461e:	6039      	str	r1, [r7, #0]
 8014620:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 8014622:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014624:	4618      	mov	r0, r3
 8014626:	370c      	adds	r7, #12
 8014628:	46bd      	mov	sp, r7
 801462a:	bc80      	pop	{r7}
 801462c:	4770      	bx	lr

0801462e <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 801462e:	b480      	push	{r7}
 8014630:	b083      	sub	sp, #12
 8014632:	af00      	add	r7, sp, #0
 8014634:	4603      	mov	r3, r0
 8014636:	603a      	str	r2, [r7, #0]
 8014638:	80fb      	strh	r3, [r7, #6]
 801463a:	460b      	mov	r3, r1
 801463c:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801463e:	bf00      	nop
 8014640:	370c      	adds	r7, #12
 8014642:	46bd      	mov	sp, r7
 8014644:	bc80      	pop	{r7}
 8014646:	4770      	bx	lr

08014648 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8014648:	b480      	push	{r7}
 801464a:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801464c:	bf00      	nop
 801464e:	46bd      	mov	sp, r7
 8014650:	bc80      	pop	{r7}
 8014652:	4770      	bx	lr

08014654 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8014654:	b480      	push	{r7}
 8014656:	b083      	sub	sp, #12
 8014658:	af00      	add	r7, sp, #0
 801465a:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 801465c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801465e:	4618      	mov	r0, r3
 8014660:	370c      	adds	r7, #12
 8014662:	46bd      	mov	sp, r7
 8014664:	bc80      	pop	{r7}
 8014666:	4770      	bx	lr

08014668 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8014668:	b480      	push	{r7}
 801466a:	b083      	sub	sp, #12
 801466c:	af00      	add	r7, sp, #0
 801466e:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8014670:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014672:	4618      	mov	r0, r3
 8014674:	370c      	adds	r7, #12
 8014676:	46bd      	mov	sp, r7
 8014678:	bc80      	pop	{r7}
 801467a:	4770      	bx	lr

0801467c <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 801467c:	b480      	push	{r7}
 801467e:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014680:	bf00      	nop
 8014682:	46bd      	mov	sp, r7
 8014684:	bc80      	pop	{r7}
 8014686:	4770      	bx	lr

08014688 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8014688:	b480      	push	{r7}
 801468a:	b083      	sub	sp, #12
 801468c:	af00      	add	r7, sp, #0
 801468e:	6078      	str	r0, [r7, #4]
 8014690:	460b      	mov	r3, r1
 8014692:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014694:	bf00      	nop
 8014696:	370c      	adds	r7, #12
 8014698:	46bd      	mov	sp, r7
 801469a:	bc80      	pop	{r7}
 801469c:	4770      	bx	lr

0801469e <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 801469e:	b480      	push	{r7}
 80146a0:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80146a2:	bf00      	nop
 80146a4:	46bd      	mov	sp, r7
 80146a6:	bc80      	pop	{r7}
 80146a8:	4770      	bx	lr

080146aa <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 80146aa:	b480      	push	{r7}
 80146ac:	b085      	sub	sp, #20
 80146ae:	af00      	add	r7, sp, #0
 80146b0:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80146b6:	2300      	movs	r3, #0
 80146b8:	81fb      	strh	r3, [r7, #14]
 80146ba:	e00a      	b.n	80146d2 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 80146bc:	89fb      	ldrh	r3, [r7, #14]
 80146be:	68ba      	ldr	r2, [r7, #8]
 80146c0:	4413      	add	r3, r2
 80146c2:	781b      	ldrb	r3, [r3, #0]
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d001      	beq.n	80146cc <IsSlotFree+0x22>
        {
            return false;
 80146c8:	2300      	movs	r3, #0
 80146ca:	e006      	b.n	80146da <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80146cc:	89fb      	ldrh	r3, [r7, #14]
 80146ce:	3301      	adds	r3, #1
 80146d0:	81fb      	strh	r3, [r7, #14]
 80146d2:	89fb      	ldrh	r3, [r7, #14]
 80146d4:	2b0f      	cmp	r3, #15
 80146d6:	d9f1      	bls.n	80146bc <IsSlotFree+0x12>
        }
    }
    return true;
 80146d8:	2301      	movs	r3, #1
}
 80146da:	4618      	mov	r0, r3
 80146dc:	3714      	adds	r7, #20
 80146de:	46bd      	mov	sp, r7
 80146e0:	bc80      	pop	{r7}
 80146e2:	4770      	bx	lr

080146e4 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80146e4:	b580      	push	{r7, lr}
 80146e6:	b082      	sub	sp, #8
 80146e8:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80146ea:	2300      	movs	r3, #0
 80146ec:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80146ee:	e007      	b.n	8014700 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80146f0:	79fb      	ldrb	r3, [r7, #7]
 80146f2:	3301      	adds	r3, #1
 80146f4:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80146f6:	79fb      	ldrb	r3, [r7, #7]
 80146f8:	2b20      	cmp	r3, #32
 80146fa:	d101      	bne.n	8014700 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80146fc:	2300      	movs	r3, #0
 80146fe:	e012      	b.n	8014726 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8014700:	79fb      	ldrb	r3, [r7, #7]
 8014702:	011b      	lsls	r3, r3, #4
 8014704:	3308      	adds	r3, #8
 8014706:	4a0a      	ldr	r2, [pc, #40]	@ (8014730 <MallocNewMacCommandSlot+0x4c>)
 8014708:	4413      	add	r3, r2
 801470a:	4618      	mov	r0, r3
 801470c:	f7ff ffcd 	bl	80146aa <IsSlotFree>
 8014710:	4603      	mov	r3, r0
 8014712:	f083 0301 	eor.w	r3, r3, #1
 8014716:	b2db      	uxtb	r3, r3
 8014718:	2b00      	cmp	r3, #0
 801471a:	d1e9      	bne.n	80146f0 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 801471c:	79fb      	ldrb	r3, [r7, #7]
 801471e:	011b      	lsls	r3, r3, #4
 8014720:	3308      	adds	r3, #8
 8014722:	4a03      	ldr	r2, [pc, #12]	@ (8014730 <MallocNewMacCommandSlot+0x4c>)
 8014724:	4413      	add	r3, r2
}
 8014726:	4618      	mov	r0, r3
 8014728:	3708      	adds	r7, #8
 801472a:	46bd      	mov	sp, r7
 801472c:	bd80      	pop	{r7, pc}
 801472e:	bf00      	nop
 8014730:	20001d84 	.word	0x20001d84

08014734 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8014734:	b580      	push	{r7, lr}
 8014736:	b082      	sub	sp, #8
 8014738:	af00      	add	r7, sp, #0
 801473a:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	2b00      	cmp	r3, #0
 8014740:	d101      	bne.n	8014746 <FreeMacCommandSlot+0x12>
    {
        return false;
 8014742:	2300      	movs	r3, #0
 8014744:	e005      	b.n	8014752 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8014746:	2210      	movs	r2, #16
 8014748:	2100      	movs	r1, #0
 801474a:	6878      	ldr	r0, [r7, #4]
 801474c:	f004 f9e4 	bl	8018b18 <memset1>

    return true;
 8014750:	2301      	movs	r3, #1
}
 8014752:	4618      	mov	r0, r3
 8014754:	3708      	adds	r7, #8
 8014756:	46bd      	mov	sp, r7
 8014758:	bd80      	pop	{r7, pc}

0801475a <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 801475a:	b480      	push	{r7}
 801475c:	b083      	sub	sp, #12
 801475e:	af00      	add	r7, sp, #0
 8014760:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	2b00      	cmp	r3, #0
 8014766:	d101      	bne.n	801476c <LinkedListInit+0x12>
    {
        return false;
 8014768:	2300      	movs	r3, #0
 801476a:	e006      	b.n	801477a <LinkedListInit+0x20>
    }

    list->First = NULL;
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	2200      	movs	r2, #0
 8014770:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	2200      	movs	r2, #0
 8014776:	605a      	str	r2, [r3, #4]

    return true;
 8014778:	2301      	movs	r3, #1
}
 801477a:	4618      	mov	r0, r3
 801477c:	370c      	adds	r7, #12
 801477e:	46bd      	mov	sp, r7
 8014780:	bc80      	pop	{r7}
 8014782:	4770      	bx	lr

08014784 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8014784:	b480      	push	{r7}
 8014786:	b083      	sub	sp, #12
 8014788:	af00      	add	r7, sp, #0
 801478a:	6078      	str	r0, [r7, #4]
 801478c:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	2b00      	cmp	r3, #0
 8014792:	d002      	beq.n	801479a <LinkedListAdd+0x16>
 8014794:	683b      	ldr	r3, [r7, #0]
 8014796:	2b00      	cmp	r3, #0
 8014798:	d101      	bne.n	801479e <LinkedListAdd+0x1a>
    {
        return false;
 801479a:	2300      	movs	r3, #0
 801479c:	e015      	b.n	80147ca <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	681b      	ldr	r3, [r3, #0]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d102      	bne.n	80147ac <LinkedListAdd+0x28>
    {
        list->First = element;
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	683a      	ldr	r2, [r7, #0]
 80147aa:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	685b      	ldr	r3, [r3, #4]
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d003      	beq.n	80147bc <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	685b      	ldr	r3, [r3, #4]
 80147b8:	683a      	ldr	r2, [r7, #0]
 80147ba:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 80147bc:	683b      	ldr	r3, [r7, #0]
 80147be:	2200      	movs	r2, #0
 80147c0:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	683a      	ldr	r2, [r7, #0]
 80147c6:	605a      	str	r2, [r3, #4]

    return true;
 80147c8:	2301      	movs	r3, #1
}
 80147ca:	4618      	mov	r0, r3
 80147cc:	370c      	adds	r7, #12
 80147ce:	46bd      	mov	sp, r7
 80147d0:	bc80      	pop	{r7}
 80147d2:	4770      	bx	lr

080147d4 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 80147d4:	b480      	push	{r7}
 80147d6:	b085      	sub	sp, #20
 80147d8:	af00      	add	r7, sp, #0
 80147da:	6078      	str	r0, [r7, #4]
 80147dc:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d002      	beq.n	80147ea <LinkedListGetPrevious+0x16>
 80147e4:	683b      	ldr	r3, [r7, #0]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d101      	bne.n	80147ee <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 80147ea:	2300      	movs	r3, #0
 80147ec:	e016      	b.n	801481c <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 80147f4:	683a      	ldr	r2, [r7, #0]
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	429a      	cmp	r2, r3
 80147fa:	d00c      	beq.n	8014816 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80147fc:	e002      	b.n	8014804 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	2b00      	cmp	r3, #0
 8014808:	d007      	beq.n	801481a <LinkedListGetPrevious+0x46>
 801480a:	68fb      	ldr	r3, [r7, #12]
 801480c:	681b      	ldr	r3, [r3, #0]
 801480e:	683a      	ldr	r2, [r7, #0]
 8014810:	429a      	cmp	r2, r3
 8014812:	d1f4      	bne.n	80147fe <LinkedListGetPrevious+0x2a>
 8014814:	e001      	b.n	801481a <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8014816:	2300      	movs	r3, #0
 8014818:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 801481a:	68fb      	ldr	r3, [r7, #12]
}
 801481c:	4618      	mov	r0, r3
 801481e:	3714      	adds	r7, #20
 8014820:	46bd      	mov	sp, r7
 8014822:	bc80      	pop	{r7}
 8014824:	4770      	bx	lr

08014826 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8014826:	b580      	push	{r7, lr}
 8014828:	b084      	sub	sp, #16
 801482a:	af00      	add	r7, sp, #0
 801482c:	6078      	str	r0, [r7, #4]
 801482e:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	2b00      	cmp	r3, #0
 8014834:	d002      	beq.n	801483c <LinkedListRemove+0x16>
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	2b00      	cmp	r3, #0
 801483a:	d101      	bne.n	8014840 <LinkedListRemove+0x1a>
    {
        return false;
 801483c:	2300      	movs	r3, #0
 801483e:	e020      	b.n	8014882 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8014840:	6839      	ldr	r1, [r7, #0]
 8014842:	6878      	ldr	r0, [r7, #4]
 8014844:	f7ff ffc6 	bl	80147d4 <LinkedListGetPrevious>
 8014848:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	681b      	ldr	r3, [r3, #0]
 801484e:	683a      	ldr	r2, [r7, #0]
 8014850:	429a      	cmp	r2, r3
 8014852:	d103      	bne.n	801485c <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8014854:	683b      	ldr	r3, [r7, #0]
 8014856:	681a      	ldr	r2, [r3, #0]
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	685b      	ldr	r3, [r3, #4]
 8014860:	683a      	ldr	r2, [r7, #0]
 8014862:	429a      	cmp	r2, r3
 8014864:	d102      	bne.n	801486c <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	68fa      	ldr	r2, [r7, #12]
 801486a:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 801486c:	68fb      	ldr	r3, [r7, #12]
 801486e:	2b00      	cmp	r3, #0
 8014870:	d003      	beq.n	801487a <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8014872:	683b      	ldr	r3, [r7, #0]
 8014874:	681a      	ldr	r2, [r3, #0]
 8014876:	68fb      	ldr	r3, [r7, #12]
 8014878:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 801487a:	683b      	ldr	r3, [r7, #0]
 801487c:	2200      	movs	r2, #0
 801487e:	601a      	str	r2, [r3, #0]

    return true;
 8014880:	2301      	movs	r3, #1
}
 8014882:	4618      	mov	r0, r3
 8014884:	3710      	adds	r7, #16
 8014886:	46bd      	mov	sp, r7
 8014888:	bd80      	pop	{r7, pc}
	...

0801488c <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 801488c:	b480      	push	{r7}
 801488e:	b083      	sub	sp, #12
 8014890:	af00      	add	r7, sp, #0
 8014892:	4603      	mov	r3, r0
 8014894:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8014896:	79fb      	ldrb	r3, [r7, #7]
 8014898:	2b11      	cmp	r3, #17
 801489a:	bf8c      	ite	hi
 801489c:	2201      	movhi	r2, #1
 801489e:	2200      	movls	r2, #0
 80148a0:	b2d2      	uxtb	r2, r2
 80148a2:	2a00      	cmp	r2, #0
 80148a4:	d10d      	bne.n	80148c2 <IsSticky+0x36>
 80148a6:	4a0a      	ldr	r2, [pc, #40]	@ (80148d0 <IsSticky+0x44>)
 80148a8:	fa22 f303 	lsr.w	r3, r2, r3
 80148ac:	f003 0301 	and.w	r3, r3, #1
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	bf14      	ite	ne
 80148b4:	2301      	movne	r3, #1
 80148b6:	2300      	moveq	r3, #0
 80148b8:	b2db      	uxtb	r3, r3
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d001      	beq.n	80148c2 <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 80148be:	2301      	movs	r3, #1
 80148c0:	e000      	b.n	80148c4 <IsSticky+0x38>
        default:
            return false;
 80148c2:	2300      	movs	r3, #0
    }
}
 80148c4:	4618      	mov	r0, r3
 80148c6:	370c      	adds	r7, #12
 80148c8:	46bd      	mov	sp, r7
 80148ca:	bc80      	pop	{r7}
 80148cc:	4770      	bx	lr
 80148ce:	bf00      	nop
 80148d0:	00020720 	.word	0x00020720

080148d4 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 80148d4:	b480      	push	{r7}
 80148d6:	b083      	sub	sp, #12
 80148d8:	af00      	add	r7, sp, #0
 80148da:	4603      	mov	r3, r0
 80148dc:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 80148de:	2300      	movs	r3, #0
    }
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	370c      	adds	r7, #12
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bc80      	pop	{r7}
 80148e8:	4770      	bx	lr
	...

080148ec <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 80148f0:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 80148f4:	2100      	movs	r1, #0
 80148f6:	4804      	ldr	r0, [pc, #16]	@ (8014908 <LoRaMacCommandsInit+0x1c>)
 80148f8:	f004 f90e 	bl	8018b18 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 80148fc:	4802      	ldr	r0, [pc, #8]	@ (8014908 <LoRaMacCommandsInit+0x1c>)
 80148fe:	f7ff ff2c 	bl	801475a <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8014902:	2300      	movs	r3, #0
}
 8014904:	4618      	mov	r0, r3
 8014906:	bd80      	pop	{r7, pc}
 8014908:	20001d84 	.word	0x20001d84

0801490c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 801490c:	b580      	push	{r7, lr}
 801490e:	b086      	sub	sp, #24
 8014910:	af00      	add	r7, sp, #0
 8014912:	4603      	mov	r3, r0
 8014914:	60b9      	str	r1, [r7, #8]
 8014916:	607a      	str	r2, [r7, #4]
 8014918:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801491a:	68bb      	ldr	r3, [r7, #8]
 801491c:	2b00      	cmp	r3, #0
 801491e:	d101      	bne.n	8014924 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014920:	2301      	movs	r3, #1
 8014922:	e03b      	b.n	801499c <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8014924:	f7ff fede 	bl	80146e4 <MallocNewMacCommandSlot>
 8014928:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 801492a:	697b      	ldr	r3, [r7, #20]
 801492c:	2b00      	cmp	r3, #0
 801492e:	d101      	bne.n	8014934 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8014930:	2302      	movs	r3, #2
 8014932:	e033      	b.n	801499c <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8014934:	6979      	ldr	r1, [r7, #20]
 8014936:	481b      	ldr	r0, [pc, #108]	@ (80149a4 <LoRaMacCommandsAddCmd+0x98>)
 8014938:	f7ff ff24 	bl	8014784 <LinkedListAdd>
 801493c:	4603      	mov	r3, r0
 801493e:	f083 0301 	eor.w	r3, r3, #1
 8014942:	b2db      	uxtb	r3, r3
 8014944:	2b00      	cmp	r3, #0
 8014946:	d001      	beq.n	801494c <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8014948:	2305      	movs	r3, #5
 801494a:	e027      	b.n	801499c <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 801494c:	697b      	ldr	r3, [r7, #20]
 801494e:	7bfa      	ldrb	r2, [r7, #15]
 8014950:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8014952:	697b      	ldr	r3, [r7, #20]
 8014954:	687a      	ldr	r2, [r7, #4]
 8014956:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8014958:	697b      	ldr	r3, [r7, #20]
 801495a:	3305      	adds	r3, #5
 801495c:	687a      	ldr	r2, [r7, #4]
 801495e:	b292      	uxth	r2, r2
 8014960:	68b9      	ldr	r1, [r7, #8]
 8014962:	4618      	mov	r0, r3
 8014964:	f004 f89d 	bl	8018aa2 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8014968:	7bfb      	ldrb	r3, [r7, #15]
 801496a:	4618      	mov	r0, r3
 801496c:	f7ff ff8e 	bl	801488c <IsSticky>
 8014970:	4603      	mov	r3, r0
 8014972:	461a      	mov	r2, r3
 8014974:	697b      	ldr	r3, [r7, #20]
 8014976:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8014978:	7bfb      	ldrb	r3, [r7, #15]
 801497a:	4618      	mov	r0, r3
 801497c:	f7ff ffaa 	bl	80148d4 <IsConfirmationRequired>
 8014980:	4603      	mov	r3, r0
 8014982:	461a      	mov	r2, r3
 8014984:	697b      	ldr	r3, [r7, #20]
 8014986:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8014988:	4b06      	ldr	r3, [pc, #24]	@ (80149a4 <LoRaMacCommandsAddCmd+0x98>)
 801498a:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	4413      	add	r3, r2
 8014992:	3301      	adds	r3, #1
 8014994:	4a03      	ldr	r2, [pc, #12]	@ (80149a4 <LoRaMacCommandsAddCmd+0x98>)
 8014996:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 801499a:	2300      	movs	r3, #0
}
 801499c:	4618      	mov	r0, r3
 801499e:	3718      	adds	r7, #24
 80149a0:	46bd      	mov	sp, r7
 80149a2:	bd80      	pop	{r7, pc}
 80149a4:	20001d84 	.word	0x20001d84

080149a8 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 80149a8:	b580      	push	{r7, lr}
 80149aa:	b082      	sub	sp, #8
 80149ac:	af00      	add	r7, sp, #0
 80149ae:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d101      	bne.n	80149ba <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80149b6:	2301      	movs	r3, #1
 80149b8:	e021      	b.n	80149fe <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 80149ba:	6879      	ldr	r1, [r7, #4]
 80149bc:	4812      	ldr	r0, [pc, #72]	@ (8014a08 <LoRaMacCommandsRemoveCmd+0x60>)
 80149be:	f7ff ff32 	bl	8014826 <LinkedListRemove>
 80149c2:	4603      	mov	r3, r0
 80149c4:	f083 0301 	eor.w	r3, r3, #1
 80149c8:	b2db      	uxtb	r3, r3
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d001      	beq.n	80149d2 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80149ce:	2303      	movs	r3, #3
 80149d0:	e015      	b.n	80149fe <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 80149d2:	4b0d      	ldr	r3, [pc, #52]	@ (8014a08 <LoRaMacCommandsRemoveCmd+0x60>)
 80149d4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	689b      	ldr	r3, [r3, #8]
 80149dc:	1ad3      	subs	r3, r2, r3
 80149de:	3b01      	subs	r3, #1
 80149e0:	4a09      	ldr	r2, [pc, #36]	@ (8014a08 <LoRaMacCommandsRemoveCmd+0x60>)
 80149e2:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 80149e6:	6878      	ldr	r0, [r7, #4]
 80149e8:	f7ff fea4 	bl	8014734 <FreeMacCommandSlot>
 80149ec:	4603      	mov	r3, r0
 80149ee:	f083 0301 	eor.w	r3, r3, #1
 80149f2:	b2db      	uxtb	r3, r3
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d001      	beq.n	80149fc <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 80149f8:	2305      	movs	r3, #5
 80149fa:	e000      	b.n	80149fe <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80149fc:	2300      	movs	r3, #0
}
 80149fe:	4618      	mov	r0, r3
 8014a00:	3708      	adds	r7, #8
 8014a02:	46bd      	mov	sp, r7
 8014a04:	bd80      	pop	{r7, pc}
 8014a06:	bf00      	nop
 8014a08:	20001d84 	.word	0x20001d84

08014a0c <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8014a0c:	b480      	push	{r7}
 8014a0e:	b085      	sub	sp, #20
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	4603      	mov	r3, r0
 8014a14:	6039      	str	r1, [r7, #0]
 8014a16:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014a18:	4b0e      	ldr	r3, [pc, #56]	@ (8014a54 <LoRaMacCommandsGetCmd+0x48>)
 8014a1a:	681b      	ldr	r3, [r3, #0]
 8014a1c:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8014a1e:	e002      	b.n	8014a26 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 8014a20:	68fb      	ldr	r3, [r7, #12]
 8014a22:	681b      	ldr	r3, [r3, #0]
 8014a24:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d004      	beq.n	8014a36 <LoRaMacCommandsGetCmd+0x2a>
 8014a2c:	68fb      	ldr	r3, [r7, #12]
 8014a2e:	791b      	ldrb	r3, [r3, #4]
 8014a30:	79fa      	ldrb	r2, [r7, #7]
 8014a32:	429a      	cmp	r2, r3
 8014a34:	d1f4      	bne.n	8014a20 <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8014a36:	683b      	ldr	r3, [r7, #0]
 8014a38:	68fa      	ldr	r2, [r7, #12]
 8014a3a:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8014a3c:	68fb      	ldr	r3, [r7, #12]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d101      	bne.n	8014a46 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8014a42:	2303      	movs	r3, #3
 8014a44:	e000      	b.n	8014a48 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 8014a46:	2300      	movs	r3, #0
}
 8014a48:	4618      	mov	r0, r3
 8014a4a:	3714      	adds	r7, #20
 8014a4c:	46bd      	mov	sp, r7
 8014a4e:	bc80      	pop	{r7}
 8014a50:	4770      	bx	lr
 8014a52:	bf00      	nop
 8014a54:	20001d84 	.word	0x20001d84

08014a58 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8014a58:	b580      	push	{r7, lr}
 8014a5a:	b082      	sub	sp, #8
 8014a5c:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8014a9c <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8014a60:	681b      	ldr	r3, [r3, #0]
 8014a62:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014a64:	e012      	b.n	8014a8c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	7b1b      	ldrb	r3, [r3, #12]
 8014a6a:	f083 0301 	eor.w	r3, r3, #1
 8014a6e:	b2db      	uxtb	r3, r3
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d008      	beq.n	8014a86 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	681b      	ldr	r3, [r3, #0]
 8014a78:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8014a7a:	6878      	ldr	r0, [r7, #4]
 8014a7c:	f7ff ff94 	bl	80149a8 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8014a80:	683b      	ldr	r3, [r7, #0]
 8014a82:	607b      	str	r3, [r7, #4]
 8014a84:	e002      	b.n	8014a8c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	681b      	ldr	r3, [r3, #0]
 8014a8a:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d1e9      	bne.n	8014a66 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014a92:	2300      	movs	r3, #0
}
 8014a94:	4618      	mov	r0, r3
 8014a96:	3708      	adds	r7, #8
 8014a98:	46bd      	mov	sp, r7
 8014a9a:	bd80      	pop	{r7, pc}
 8014a9c:	20001d84 	.word	0x20001d84

08014aa0 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8014aa0:	b580      	push	{r7, lr}
 8014aa2:	b082      	sub	sp, #8
 8014aa4:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014aa6:	4b13      	ldr	r3, [pc, #76]	@ (8014af4 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014aac:	e01a      	b.n	8014ae4 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	681b      	ldr	r3, [r3, #0]
 8014ab2:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	791b      	ldrb	r3, [r3, #4]
 8014ab8:	4618      	mov	r0, r3
 8014aba:	f7ff fee7 	bl	801488c <IsSticky>
 8014abe:	4603      	mov	r3, r0
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d00d      	beq.n	8014ae0 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	791b      	ldrb	r3, [r3, #4]
 8014ac8:	4618      	mov	r0, r3
 8014aca:	f7ff ff03 	bl	80148d4 <IsConfirmationRequired>
 8014ace:	4603      	mov	r3, r0
 8014ad0:	f083 0301 	eor.w	r3, r3, #1
 8014ad4:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	d002      	beq.n	8014ae0 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8014ada:	6878      	ldr	r0, [r7, #4]
 8014adc:	f7ff ff64 	bl	80149a8 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8014ae0:	683b      	ldr	r3, [r7, #0]
 8014ae2:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d1e1      	bne.n	8014aae <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014aea:	2300      	movs	r3, #0
}
 8014aec:	4618      	mov	r0, r3
 8014aee:	3708      	adds	r7, #8
 8014af0:	46bd      	mov	sp, r7
 8014af2:	bd80      	pop	{r7, pc}
 8014af4:	20001d84 	.word	0x20001d84

08014af8 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8014af8:	b480      	push	{r7}
 8014afa:	b083      	sub	sp, #12
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d101      	bne.n	8014b0a <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014b06:	2301      	movs	r3, #1
 8014b08:	e005      	b.n	8014b16 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8014b0a:	4b05      	ldr	r3, [pc, #20]	@ (8014b20 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8014b0c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8014b14:	2300      	movs	r3, #0
}
 8014b16:	4618      	mov	r0, r3
 8014b18:	370c      	adds	r7, #12
 8014b1a:	46bd      	mov	sp, r7
 8014b1c:	bc80      	pop	{r7}
 8014b1e:	4770      	bx	lr
 8014b20:	20001d84 	.word	0x20001d84

08014b24 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8014b24:	b580      	push	{r7, lr}
 8014b26:	b088      	sub	sp, #32
 8014b28:	af00      	add	r7, sp, #0
 8014b2a:	60f8      	str	r0, [r7, #12]
 8014b2c:	60b9      	str	r1, [r7, #8]
 8014b2e:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8014b30:	4b25      	ldr	r3, [pc, #148]	@ (8014bc8 <LoRaMacCommandsSerializeCmds+0xa4>)
 8014b32:	681b      	ldr	r3, [r3, #0]
 8014b34:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8014b36:	2300      	movs	r3, #0
 8014b38:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d002      	beq.n	8014b46 <LoRaMacCommandsSerializeCmds+0x22>
 8014b40:	68bb      	ldr	r3, [r7, #8]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d126      	bne.n	8014b94 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014b46:	2301      	movs	r3, #1
 8014b48:	e039      	b.n	8014bbe <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8014b4a:	7efb      	ldrb	r3, [r7, #27]
 8014b4c:	68fa      	ldr	r2, [r7, #12]
 8014b4e:	1ad2      	subs	r2, r2, r3
 8014b50:	69fb      	ldr	r3, [r7, #28]
 8014b52:	689b      	ldr	r3, [r3, #8]
 8014b54:	3301      	adds	r3, #1
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d320      	bcc.n	8014b9c <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8014b5a:	7efb      	ldrb	r3, [r7, #27]
 8014b5c:	1c5a      	adds	r2, r3, #1
 8014b5e:	76fa      	strb	r2, [r7, #27]
 8014b60:	461a      	mov	r2, r3
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	4413      	add	r3, r2
 8014b66:	69fa      	ldr	r2, [r7, #28]
 8014b68:	7912      	ldrb	r2, [r2, #4]
 8014b6a:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8014b6c:	7efb      	ldrb	r3, [r7, #27]
 8014b6e:	687a      	ldr	r2, [r7, #4]
 8014b70:	18d0      	adds	r0, r2, r3
 8014b72:	69fb      	ldr	r3, [r7, #28]
 8014b74:	1d59      	adds	r1, r3, #5
 8014b76:	69fb      	ldr	r3, [r7, #28]
 8014b78:	689b      	ldr	r3, [r3, #8]
 8014b7a:	b29b      	uxth	r3, r3
 8014b7c:	461a      	mov	r2, r3
 8014b7e:	f003 ff90 	bl	8018aa2 <memcpy1>
            itr += curElement->PayloadSize;
 8014b82:	69fb      	ldr	r3, [r7, #28]
 8014b84:	689b      	ldr	r3, [r3, #8]
 8014b86:	b2da      	uxtb	r2, r3
 8014b88:	7efb      	ldrb	r3, [r7, #27]
 8014b8a:	4413      	add	r3, r2
 8014b8c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8014b8e:	69fb      	ldr	r3, [r7, #28]
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014b94:	69fb      	ldr	r3, [r7, #28]
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d1d7      	bne.n	8014b4a <LoRaMacCommandsSerializeCmds+0x26>
 8014b9a:	e009      	b.n	8014bb0 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8014b9c:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8014b9e:	e007      	b.n	8014bb0 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8014ba0:	69fb      	ldr	r3, [r7, #28]
 8014ba2:	681b      	ldr	r3, [r3, #0]
 8014ba4:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8014ba6:	69f8      	ldr	r0, [r7, #28]
 8014ba8:	f7ff fefe 	bl	80149a8 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8014bac:	697b      	ldr	r3, [r7, #20]
 8014bae:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014bb0:	69fb      	ldr	r3, [r7, #28]
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	d1f4      	bne.n	8014ba0 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8014bb6:	68b8      	ldr	r0, [r7, #8]
 8014bb8:	f7ff ff9e 	bl	8014af8 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8014bbc:	2300      	movs	r3, #0
}
 8014bbe:	4618      	mov	r0, r3
 8014bc0:	3720      	adds	r7, #32
 8014bc2:	46bd      	mov	sp, r7
 8014bc4:	bd80      	pop	{r7, pc}
 8014bc6:	bf00      	nop
 8014bc8:	20001d84 	.word	0x20001d84

08014bcc <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8014bcc:	b480      	push	{r7}
 8014bce:	b085      	sub	sp, #20
 8014bd0:	af00      	add	r7, sp, #0
 8014bd2:	4603      	mov	r3, r0
 8014bd4:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8014bda:	79fb      	ldrb	r3, [r7, #7]
 8014bdc:	3b02      	subs	r3, #2
 8014bde:	2b11      	cmp	r3, #17
 8014be0:	d850      	bhi.n	8014c84 <LoRaMacCommandsGetCmdSize+0xb8>
 8014be2:	a201      	add	r2, pc, #4	@ (adr r2, 8014be8 <LoRaMacCommandsGetCmdSize+0x1c>)
 8014be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014be8:	08014c31 	.word	0x08014c31
 8014bec:	08014c37 	.word	0x08014c37
 8014bf0:	08014c3d 	.word	0x08014c3d
 8014bf4:	08014c43 	.word	0x08014c43
 8014bf8:	08014c49 	.word	0x08014c49
 8014bfc:	08014c4f 	.word	0x08014c4f
 8014c00:	08014c55 	.word	0x08014c55
 8014c04:	08014c5b 	.word	0x08014c5b
 8014c08:	08014c61 	.word	0x08014c61
 8014c0c:	08014c85 	.word	0x08014c85
 8014c10:	08014c85 	.word	0x08014c85
 8014c14:	08014c67 	.word	0x08014c67
 8014c18:	08014c85 	.word	0x08014c85
 8014c1c:	08014c85 	.word	0x08014c85
 8014c20:	08014c6d 	.word	0x08014c6d
 8014c24:	08014c73 	.word	0x08014c73
 8014c28:	08014c79 	.word	0x08014c79
 8014c2c:	08014c7f 	.word	0x08014c7f
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8014c30:	2303      	movs	r3, #3
 8014c32:	73fb      	strb	r3, [r7, #15]
            break;
 8014c34:	e027      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8014c36:	2305      	movs	r3, #5
 8014c38:	73fb      	strb	r3, [r7, #15]
            break;
 8014c3a:	e024      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8014c3c:	2302      	movs	r3, #2
 8014c3e:	73fb      	strb	r3, [r7, #15]
            break;
 8014c40:	e021      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8014c42:	2305      	movs	r3, #5
 8014c44:	73fb      	strb	r3, [r7, #15]
            break;
 8014c46:	e01e      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8014c48:	2301      	movs	r3, #1
 8014c4a:	73fb      	strb	r3, [r7, #15]
            break;
 8014c4c:	e01b      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8014c4e:	2306      	movs	r3, #6
 8014c50:	73fb      	strb	r3, [r7, #15]
            break;
 8014c52:	e018      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8014c54:	2302      	movs	r3, #2
 8014c56:	73fb      	strb	r3, [r7, #15]
            break;
 8014c58:	e015      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8014c5a:	2302      	movs	r3, #2
 8014c5c:	73fb      	strb	r3, [r7, #15]
            break;
 8014c5e:	e012      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8014c60:	2305      	movs	r3, #5
 8014c62:	73fb      	strb	r3, [r7, #15]
            break;
 8014c64:	e00f      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8014c66:	2306      	movs	r3, #6
 8014c68:	73fb      	strb	r3, [r7, #15]
            break;
 8014c6a:	e00c      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8014c6c:	2301      	movs	r3, #1
 8014c6e:	73fb      	strb	r3, [r7, #15]
            break;
 8014c70:	e009      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8014c72:	2305      	movs	r3, #5
 8014c74:	73fb      	strb	r3, [r7, #15]
            break;
 8014c76:	e006      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8014c78:	2304      	movs	r3, #4
 8014c7a:	73fb      	strb	r3, [r7, #15]
            break;
 8014c7c:	e003      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8014c7e:	2304      	movs	r3, #4
 8014c80:	73fb      	strb	r3, [r7, #15]
            break;
 8014c82:	e000      	b.n	8014c86 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8014c84:	bf00      	nop
        }
    }
    return cidSize;
 8014c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c88:	4618      	mov	r0, r3
 8014c8a:	3714      	adds	r7, #20
 8014c8c:	46bd      	mov	sp, r7
 8014c8e:	bc80      	pop	{r7}
 8014c90:	4770      	bx	lr
 8014c92:	bf00      	nop

08014c94 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8014c94:	b480      	push	{r7}
 8014c96:	b083      	sub	sp, #12
 8014c98:	af00      	add	r7, sp, #0
 8014c9a:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	4a07      	ldr	r2, [pc, #28]	@ (8014cbc <IncreaseBufferPointer+0x28>)
 8014ca0:	4293      	cmp	r3, r2
 8014ca2:	d102      	bne.n	8014caa <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014ca4:	4b06      	ldr	r3, [pc, #24]	@ (8014cc0 <IncreaseBufferPointer+0x2c>)
 8014ca6:	607b      	str	r3, [r7, #4]
 8014ca8:	e002      	b.n	8014cb0 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	3304      	adds	r3, #4
 8014cae:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8014cb0:	687b      	ldr	r3, [r7, #4]
}
 8014cb2:	4618      	mov	r0, r3
 8014cb4:	370c      	adds	r7, #12
 8014cb6:	46bd      	mov	sp, r7
 8014cb8:	bc80      	pop	{r7}
 8014cba:	4770      	bx	lr
 8014cbc:	20001fac 	.word	0x20001fac
 8014cc0:	20001f9c 	.word	0x20001f9c

08014cc4 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8014cc4:	b480      	push	{r7}
 8014cc6:	b083      	sub	sp, #12
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	4603      	mov	r3, r0
 8014ccc:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8014cce:	79fb      	ldrb	r3, [r7, #7]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d101      	bne.n	8014cd8 <IsListEmpty+0x14>
    {
        return true;
 8014cd4:	2301      	movs	r3, #1
 8014cd6:	e000      	b.n	8014cda <IsListEmpty+0x16>
    }
    return false;
 8014cd8:	2300      	movs	r3, #0
}
 8014cda:	4618      	mov	r0, r3
 8014cdc:	370c      	adds	r7, #12
 8014cde:	46bd      	mov	sp, r7
 8014ce0:	bc80      	pop	{r7}
 8014ce2:	4770      	bx	lr

08014ce4 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8014ce4:	b480      	push	{r7}
 8014ce6:	b083      	sub	sp, #12
 8014ce8:	af00      	add	r7, sp, #0
 8014cea:	4603      	mov	r3, r0
 8014cec:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8014cee:	79fb      	ldrb	r3, [r7, #7]
 8014cf0:	2b04      	cmp	r3, #4
 8014cf2:	d901      	bls.n	8014cf8 <IsListFull+0x14>
    {
        return true;
 8014cf4:	2301      	movs	r3, #1
 8014cf6:	e000      	b.n	8014cfa <IsListFull+0x16>
    }
    return false;
 8014cf8:	2300      	movs	r3, #0
}
 8014cfa:	4618      	mov	r0, r3
 8014cfc:	370c      	adds	r7, #12
 8014cfe:	46bd      	mov	sp, r7
 8014d00:	bc80      	pop	{r7}
 8014d02:	4770      	bx	lr

08014d04 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8014d04:	b580      	push	{r7, lr}
 8014d06:	b086      	sub	sp, #24
 8014d08:	af00      	add	r7, sp, #0
 8014d0a:	4603      	mov	r3, r0
 8014d0c:	60b9      	str	r1, [r7, #8]
 8014d0e:	607a      	str	r2, [r7, #4]
 8014d10:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8014d12:	68bb      	ldr	r3, [r7, #8]
 8014d14:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014d16:	4b13      	ldr	r3, [pc, #76]	@ (8014d64 <GetElement+0x60>)
 8014d18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d1c:	4618      	mov	r0, r3
 8014d1e:	f7ff ffd1 	bl	8014cc4 <IsListEmpty>
 8014d22:	4603      	mov	r3, r0
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d001      	beq.n	8014d2c <GetElement+0x28>
    {
        return NULL;
 8014d28:	2300      	movs	r3, #0
 8014d2a:	e017      	b.n	8014d5c <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014d2c:	2300      	movs	r3, #0
 8014d2e:	74fb      	strb	r3, [r7, #19]
 8014d30:	e00d      	b.n	8014d4e <GetElement+0x4a>
    {
        if( element->Request == request )
 8014d32:	697b      	ldr	r3, [r7, #20]
 8014d34:	781b      	ldrb	r3, [r3, #0]
 8014d36:	7bfa      	ldrb	r2, [r7, #15]
 8014d38:	429a      	cmp	r2, r3
 8014d3a:	d101      	bne.n	8014d40 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8014d3c:	697b      	ldr	r3, [r7, #20]
 8014d3e:	e00d      	b.n	8014d5c <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8014d40:	6978      	ldr	r0, [r7, #20]
 8014d42:	f7ff ffa7 	bl	8014c94 <IncreaseBufferPointer>
 8014d46:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014d48:	7cfb      	ldrb	r3, [r7, #19]
 8014d4a:	3301      	adds	r3, #1
 8014d4c:	74fb      	strb	r3, [r7, #19]
 8014d4e:	4b05      	ldr	r3, [pc, #20]	@ (8014d64 <GetElement+0x60>)
 8014d50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014d54:	7cfa      	ldrb	r2, [r7, #19]
 8014d56:	429a      	cmp	r2, r3
 8014d58:	d3eb      	bcc.n	8014d32 <GetElement+0x2e>
    }

    return NULL;
 8014d5a:	2300      	movs	r3, #0
}
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	3718      	adds	r7, #24
 8014d60:	46bd      	mov	sp, r7
 8014d62:	bd80      	pop	{r7, pc}
 8014d64:	20001f90 	.word	0x20001f90

08014d68 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8014d68:	b580      	push	{r7, lr}
 8014d6a:	b082      	sub	sp, #8
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8014d70:	4a0c      	ldr	r2, [pc, #48]	@ (8014da4 <LoRaMacConfirmQueueInit+0x3c>)
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8014d76:	4b0b      	ldr	r3, [pc, #44]	@ (8014da4 <LoRaMacConfirmQueueInit+0x3c>)
 8014d78:	2200      	movs	r2, #0
 8014d7a:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014d7e:	4b09      	ldr	r3, [pc, #36]	@ (8014da4 <LoRaMacConfirmQueueInit+0x3c>)
 8014d80:	4a09      	ldr	r2, [pc, #36]	@ (8014da8 <LoRaMacConfirmQueueInit+0x40>)
 8014d82:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014d84:	4b07      	ldr	r3, [pc, #28]	@ (8014da4 <LoRaMacConfirmQueueInit+0x3c>)
 8014d86:	4a08      	ldr	r2, [pc, #32]	@ (8014da8 <LoRaMacConfirmQueueInit+0x40>)
 8014d88:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8014d8a:	2214      	movs	r2, #20
 8014d8c:	21ff      	movs	r1, #255	@ 0xff
 8014d8e:	4806      	ldr	r0, [pc, #24]	@ (8014da8 <LoRaMacConfirmQueueInit+0x40>)
 8014d90:	f003 fec2 	bl	8018b18 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014d94:	4b03      	ldr	r3, [pc, #12]	@ (8014da4 <LoRaMacConfirmQueueInit+0x3c>)
 8014d96:	2201      	movs	r2, #1
 8014d98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8014d9c:	bf00      	nop
 8014d9e:	3708      	adds	r7, #8
 8014da0:	46bd      	mov	sp, r7
 8014da2:	bd80      	pop	{r7, pc}
 8014da4:	20001f90 	.word	0x20001f90
 8014da8:	20001f9c 	.word	0x20001f9c

08014dac <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8014dac:	b580      	push	{r7, lr}
 8014dae:	b082      	sub	sp, #8
 8014db0:	af00      	add	r7, sp, #0
 8014db2:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014db4:	4b19      	ldr	r3, [pc, #100]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014dba:	4618      	mov	r0, r3
 8014dbc:	f7ff ff92 	bl	8014ce4 <IsListFull>
 8014dc0:	4603      	mov	r3, r0
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d001      	beq.n	8014dca <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8014dc6:	2300      	movs	r3, #0
 8014dc8:	e024      	b.n	8014e14 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8014dca:	4b14      	ldr	r3, [pc, #80]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014dcc:	689b      	ldr	r3, [r3, #8]
 8014dce:	687a      	ldr	r2, [r7, #4]
 8014dd0:	7812      	ldrb	r2, [r2, #0]
 8014dd2:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8014dd4:	4b11      	ldr	r3, [pc, #68]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014dd6:	689b      	ldr	r3, [r3, #8]
 8014dd8:	687a      	ldr	r2, [r7, #4]
 8014dda:	7852      	ldrb	r2, [r2, #1]
 8014ddc:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8014dde:	4b0f      	ldr	r3, [pc, #60]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014de0:	689b      	ldr	r3, [r3, #8]
 8014de2:	687a      	ldr	r2, [r7, #4]
 8014de4:	78d2      	ldrb	r2, [r2, #3]
 8014de6:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8014de8:	4b0c      	ldr	r3, [pc, #48]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014dea:	689b      	ldr	r3, [r3, #8]
 8014dec:	687a      	ldr	r2, [r7, #4]
 8014dee:	7892      	ldrb	r2, [r2, #2]
 8014df0:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8014df2:	4b0a      	ldr	r3, [pc, #40]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014df4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014df8:	3301      	adds	r3, #1
 8014dfa:	b2da      	uxtb	r2, r3
 8014dfc:	4b07      	ldr	r3, [pc, #28]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014dfe:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8014e02:	4b06      	ldr	r3, [pc, #24]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014e04:	689b      	ldr	r3, [r3, #8]
 8014e06:	4618      	mov	r0, r3
 8014e08:	f7ff ff44 	bl	8014c94 <IncreaseBufferPointer>
 8014e0c:	4603      	mov	r3, r0
 8014e0e:	4a03      	ldr	r2, [pc, #12]	@ (8014e1c <LoRaMacConfirmQueueAdd+0x70>)
 8014e10:	6093      	str	r3, [r2, #8]

    return true;
 8014e12:	2301      	movs	r3, #1
}
 8014e14:	4618      	mov	r0, r3
 8014e16:	3708      	adds	r7, #8
 8014e18:	46bd      	mov	sp, r7
 8014e1a:	bd80      	pop	{r7, pc}
 8014e1c:	20001f90 	.word	0x20001f90

08014e20 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8014e20:	b580      	push	{r7, lr}
 8014e22:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014e24:	4b0e      	ldr	r3, [pc, #56]	@ (8014e60 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014e26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e2a:	4618      	mov	r0, r3
 8014e2c:	f7ff ff4a 	bl	8014cc4 <IsListEmpty>
 8014e30:	4603      	mov	r3, r0
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	d001      	beq.n	8014e3a <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8014e36:	2300      	movs	r3, #0
 8014e38:	e010      	b.n	8014e5c <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8014e3a:	4b09      	ldr	r3, [pc, #36]	@ (8014e60 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e40:	3b01      	subs	r3, #1
 8014e42:	b2da      	uxtb	r2, r3
 8014e44:	4b06      	ldr	r3, [pc, #24]	@ (8014e60 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014e46:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8014e4a:	4b05      	ldr	r3, [pc, #20]	@ (8014e60 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014e4c:	685b      	ldr	r3, [r3, #4]
 8014e4e:	4618      	mov	r0, r3
 8014e50:	f7ff ff20 	bl	8014c94 <IncreaseBufferPointer>
 8014e54:	4603      	mov	r3, r0
 8014e56:	4a02      	ldr	r2, [pc, #8]	@ (8014e60 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014e58:	6053      	str	r3, [r2, #4]

    return true;
 8014e5a:	2301      	movs	r3, #1
}
 8014e5c:	4618      	mov	r0, r3
 8014e5e:	bd80      	pop	{r7, pc}
 8014e60:	20001f90 	.word	0x20001f90

08014e64 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8014e64:	b580      	push	{r7, lr}
 8014e66:	b084      	sub	sp, #16
 8014e68:	af00      	add	r7, sp, #0
 8014e6a:	4603      	mov	r3, r0
 8014e6c:	460a      	mov	r2, r1
 8014e6e:	71fb      	strb	r3, [r7, #7]
 8014e70:	4613      	mov	r3, r2
 8014e72:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8014e74:	2300      	movs	r3, #0
 8014e76:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014e78:	4b10      	ldr	r3, [pc, #64]	@ (8014ebc <LoRaMacConfirmQueueSetStatus+0x58>)
 8014e7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e7e:	4618      	mov	r0, r3
 8014e80:	f7ff ff20 	bl	8014cc4 <IsListEmpty>
 8014e84:	4603      	mov	r3, r0
 8014e86:	f083 0301 	eor.w	r3, r3, #1
 8014e8a:	b2db      	uxtb	r3, r3
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d011      	beq.n	8014eb4 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014e90:	4b0a      	ldr	r3, [pc, #40]	@ (8014ebc <LoRaMacConfirmQueueSetStatus+0x58>)
 8014e92:	6859      	ldr	r1, [r3, #4]
 8014e94:	4b09      	ldr	r3, [pc, #36]	@ (8014ebc <LoRaMacConfirmQueueSetStatus+0x58>)
 8014e96:	689a      	ldr	r2, [r3, #8]
 8014e98:	79bb      	ldrb	r3, [r7, #6]
 8014e9a:	4618      	mov	r0, r3
 8014e9c:	f7ff ff32 	bl	8014d04 <GetElement>
 8014ea0:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014ea2:	68fb      	ldr	r3, [r7, #12]
 8014ea4:	2b00      	cmp	r3, #0
 8014ea6:	d005      	beq.n	8014eb4 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8014ea8:	68fb      	ldr	r3, [r7, #12]
 8014eaa:	79fa      	ldrb	r2, [r7, #7]
 8014eac:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8014eae:	68fb      	ldr	r3, [r7, #12]
 8014eb0:	2201      	movs	r2, #1
 8014eb2:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8014eb4:	bf00      	nop
 8014eb6:	3710      	adds	r7, #16
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	bd80      	pop	{r7, pc}
 8014ebc:	20001f90 	.word	0x20001f90

08014ec0 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8014ec0:	b580      	push	{r7, lr}
 8014ec2:	b084      	sub	sp, #16
 8014ec4:	af00      	add	r7, sp, #0
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8014eca:	2300      	movs	r3, #0
 8014ecc:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014ece:	4b10      	ldr	r3, [pc, #64]	@ (8014f10 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014ed0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014ed4:	4618      	mov	r0, r3
 8014ed6:	f7ff fef5 	bl	8014cc4 <IsListEmpty>
 8014eda:	4603      	mov	r3, r0
 8014edc:	f083 0301 	eor.w	r3, r3, #1
 8014ee0:	b2db      	uxtb	r3, r3
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d00e      	beq.n	8014f04 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8014f10 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014ee8:	6859      	ldr	r1, [r3, #4]
 8014eea:	4b09      	ldr	r3, [pc, #36]	@ (8014f10 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014eec:	689a      	ldr	r2, [r3, #8]
 8014eee:	79fb      	ldrb	r3, [r7, #7]
 8014ef0:	4618      	mov	r0, r3
 8014ef2:	f7ff ff07 	bl	8014d04 <GetElement>
 8014ef6:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d002      	beq.n	8014f04 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	785b      	ldrb	r3, [r3, #1]
 8014f02:	e000      	b.n	8014f06 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014f04:	2301      	movs	r3, #1
}
 8014f06:	4618      	mov	r0, r3
 8014f08:	3710      	adds	r7, #16
 8014f0a:	46bd      	mov	sp, r7
 8014f0c:	bd80      	pop	{r7, pc}
 8014f0e:	bf00      	nop
 8014f10:	20001f90 	.word	0x20001f90

08014f14 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8014f14:	b580      	push	{r7, lr}
 8014f16:	b084      	sub	sp, #16
 8014f18:	af00      	add	r7, sp, #0
 8014f1a:	4603      	mov	r3, r0
 8014f1c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8014f1e:	4b16      	ldr	r3, [pc, #88]	@ (8014f78 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014f20:	685b      	ldr	r3, [r3, #4]
 8014f22:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8014f24:	4a14      	ldr	r2, [pc, #80]	@ (8014f78 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014f26:	79fb      	ldrb	r3, [r7, #7]
 8014f28:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014f2c:	4b12      	ldr	r3, [pc, #72]	@ (8014f78 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014f2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f32:	4618      	mov	r0, r3
 8014f34:	f7ff fec6 	bl	8014cc4 <IsListEmpty>
 8014f38:	4603      	mov	r3, r0
 8014f3a:	f083 0301 	eor.w	r3, r3, #1
 8014f3e:	b2db      	uxtb	r3, r3
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d015      	beq.n	8014f70 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8014f44:	68fb      	ldr	r3, [r7, #12]
 8014f46:	79fa      	ldrb	r2, [r7, #7]
 8014f48:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	78db      	ldrb	r3, [r3, #3]
 8014f4e:	f083 0301 	eor.w	r3, r3, #1
 8014f52:	b2db      	uxtb	r3, r3
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d002      	beq.n	8014f5e <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	2201      	movs	r2, #1
 8014f5c:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8014f5e:	68f8      	ldr	r0, [r7, #12]
 8014f60:	f7ff fe98 	bl	8014c94 <IncreaseBufferPointer>
 8014f64:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8014f66:	4b04      	ldr	r3, [pc, #16]	@ (8014f78 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014f68:	689b      	ldr	r3, [r3, #8]
 8014f6a:	68fa      	ldr	r2, [r7, #12]
 8014f6c:	429a      	cmp	r2, r3
 8014f6e:	d1e9      	bne.n	8014f44 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8014f70:	bf00      	nop
 8014f72:	3710      	adds	r7, #16
 8014f74:	46bd      	mov	sp, r7
 8014f76:	bd80      	pop	{r7, pc}
 8014f78:	20001f90 	.word	0x20001f90

08014f7c <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8014f7c:	b580      	push	{r7, lr}
 8014f7e:	b082      	sub	sp, #8
 8014f80:	af00      	add	r7, sp, #0
 8014f82:	4603      	mov	r3, r0
 8014f84:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8014f86:	4b09      	ldr	r3, [pc, #36]	@ (8014fac <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014f88:	6859      	ldr	r1, [r3, #4]
 8014f8a:	4b08      	ldr	r3, [pc, #32]	@ (8014fac <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014f8c:	689a      	ldr	r2, [r3, #8]
 8014f8e:	79fb      	ldrb	r3, [r7, #7]
 8014f90:	4618      	mov	r0, r3
 8014f92:	f7ff feb7 	bl	8014d04 <GetElement>
 8014f96:	4603      	mov	r3, r0
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d001      	beq.n	8014fa0 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8014f9c:	2301      	movs	r3, #1
 8014f9e:	e000      	b.n	8014fa2 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8014fa0:	2300      	movs	r3, #0
}
 8014fa2:	4618      	mov	r0, r3
 8014fa4:	3708      	adds	r7, #8
 8014fa6:	46bd      	mov	sp, r7
 8014fa8:	bd80      	pop	{r7, pc}
 8014faa:	bf00      	nop
 8014fac:	20001f90 	.word	0x20001f90

08014fb0 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8014fb0:	b580      	push	{r7, lr}
 8014fb2:	b084      	sub	sp, #16
 8014fb4:	af00      	add	r7, sp, #0
 8014fb6:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014fb8:	4b25      	ldr	r3, [pc, #148]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014fba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014fbe:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8014fc0:	2300      	movs	r3, #0
 8014fc2:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8014fc4:	f107 0308 	add.w	r3, r7, #8
 8014fc8:	2204      	movs	r2, #4
 8014fca:	2100      	movs	r1, #0
 8014fcc:	4618      	mov	r0, r3
 8014fce:	f003 fda3 	bl	8018b18 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8014fd2:	2300      	movs	r3, #0
 8014fd4:	73fb      	strb	r3, [r7, #15]
 8014fd6:	e032      	b.n	801503e <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8014fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014fda:	685b      	ldr	r3, [r3, #4]
 8014fdc:	781a      	ldrb	r2, [r3, #0]
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8014fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014fe4:	685b      	ldr	r3, [r3, #4]
 8014fe6:	785a      	ldrb	r2, [r3, #1]
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8014fec:	4b18      	ldr	r3, [pc, #96]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014fee:	685b      	ldr	r3, [r3, #4]
 8014ff0:	789b      	ldrb	r3, [r3, #2]
 8014ff2:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8014ff4:	7b7b      	ldrb	r3, [r7, #13]
 8014ff6:	2b00      	cmp	r3, #0
 8014ff8:	d005      	beq.n	8015006 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8014ffa:	4b15      	ldr	r3, [pc, #84]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014ffc:	681b      	ldr	r3, [r3, #0]
 8014ffe:	689b      	ldr	r3, [r3, #8]
 8015000:	6878      	ldr	r0, [r7, #4]
 8015002:	4798      	blx	r3
 8015004:	e00b      	b.n	801501e <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8015006:	4b12      	ldr	r3, [pc, #72]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015008:	685b      	ldr	r3, [r3, #4]
 801500a:	781b      	ldrb	r3, [r3, #0]
 801500c:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801500e:	4b10      	ldr	r3, [pc, #64]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015010:	685b      	ldr	r3, [r3, #4]
 8015012:	785b      	ldrb	r3, [r3, #1]
 8015014:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8015016:	4b0e      	ldr	r3, [pc, #56]	@ (8015050 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015018:	685b      	ldr	r3, [r3, #4]
 801501a:	78db      	ldrb	r3, [r3, #3]
 801501c:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801501e:	f7ff feff 	bl	8014e20 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8015022:	7b7b      	ldrb	r3, [r7, #13]
 8015024:	f083 0301 	eor.w	r3, r3, #1
 8015028:	b2db      	uxtb	r3, r3
 801502a:	2b00      	cmp	r3, #0
 801502c:	d004      	beq.n	8015038 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 801502e:	f107 0308 	add.w	r3, r7, #8
 8015032:	4618      	mov	r0, r3
 8015034:	f7ff feba 	bl	8014dac <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8015038:	7bfb      	ldrb	r3, [r7, #15]
 801503a:	3301      	adds	r3, #1
 801503c:	73fb      	strb	r3, [r7, #15]
 801503e:	7bfa      	ldrb	r2, [r7, #15]
 8015040:	7bbb      	ldrb	r3, [r7, #14]
 8015042:	429a      	cmp	r2, r3
 8015044:	d3c8      	bcc.n	8014fd8 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 8015046:	bf00      	nop
 8015048:	bf00      	nop
 801504a:	3710      	adds	r7, #16
 801504c:	46bd      	mov	sp, r7
 801504e:	bd80      	pop	{r7, pc}
 8015050:	20001f90 	.word	0x20001f90

08015054 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8015054:	b480      	push	{r7}
 8015056:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8015058:	4b03      	ldr	r3, [pc, #12]	@ (8015068 <LoRaMacConfirmQueueGetCnt+0x14>)
 801505a:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 801505e:	4618      	mov	r0, r3
 8015060:	46bd      	mov	sp, r7
 8015062:	bc80      	pop	{r7}
 8015064:	4770      	bx	lr
 8015066:	bf00      	nop
 8015068:	20001f90 	.word	0x20001f90

0801506c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 801506c:	b580      	push	{r7, lr}
 801506e:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8015070:	4b06      	ldr	r3, [pc, #24]	@ (801508c <LoRaMacConfirmQueueIsFull+0x20>)
 8015072:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015076:	4618      	mov	r0, r3
 8015078:	f7ff fe34 	bl	8014ce4 <IsListFull>
 801507c:	4603      	mov	r3, r0
 801507e:	2b00      	cmp	r3, #0
 8015080:	d001      	beq.n	8015086 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8015082:	2301      	movs	r3, #1
 8015084:	e000      	b.n	8015088 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8015086:	2300      	movs	r3, #0
    }
}
 8015088:	4618      	mov	r0, r3
 801508a:	bd80      	pop	{r7, pc}
 801508c:	20001f90 	.word	0x20001f90

08015090 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8015090:	b580      	push	{r7, lr}
 8015092:	b08e      	sub	sp, #56	@ 0x38
 8015094:	af00      	add	r7, sp, #0
 8015096:	60f8      	str	r0, [r7, #12]
 8015098:	607b      	str	r3, [r7, #4]
 801509a:	460b      	mov	r3, r1
 801509c:	817b      	strh	r3, [r7, #10]
 801509e:	4613      	mov	r3, r2
 80150a0:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80150a2:	68fb      	ldr	r3, [r7, #12]
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d101      	bne.n	80150ac <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80150a8:	2309      	movs	r3, #9
 80150aa:	e084      	b.n	80151b6 <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 80150ac:	2300      	movs	r3, #0
 80150ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 80150b2:	2301      	movs	r3, #1
 80150b4:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 80150b6:	f107 0320 	add.w	r3, r7, #32
 80150ba:	2200      	movs	r2, #0
 80150bc:	601a      	str	r2, [r3, #0]
 80150be:	605a      	str	r2, [r3, #4]
 80150c0:	609a      	str	r2, [r3, #8]
 80150c2:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 80150c4:	f107 0310 	add.w	r3, r7, #16
 80150c8:	2200      	movs	r2, #0
 80150ca:	601a      	str	r2, [r3, #0]
 80150cc:	605a      	str	r2, [r3, #4]
 80150ce:	609a      	str	r2, [r3, #8]
 80150d0:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 80150d2:	2301      	movs	r3, #1
 80150d4:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 80150d6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80150da:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	b2db      	uxtb	r3, r3
 80150e0:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	0a1b      	lsrs	r3, r3, #8
 80150e6:	b2db      	uxtb	r3, r3
 80150e8:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	0c1b      	lsrs	r3, r3, #16
 80150ee:	b2db      	uxtb	r3, r3
 80150f0:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	0e1b      	lsrs	r3, r3, #24
 80150f6:	b2db      	uxtb	r3, r3
 80150f8:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 80150fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80150fc:	b2db      	uxtb	r3, r3
 80150fe:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8015100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015102:	0a1b      	lsrs	r3, r3, #8
 8015104:	b2db      	uxtb	r3, r3
 8015106:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8015108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801510a:	0c1b      	lsrs	r3, r3, #16
 801510c:	b2db      	uxtb	r3, r3
 801510e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8015110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015112:	0e1b      	lsrs	r3, r3, #24
 8015114:	b2db      	uxtb	r3, r3
 8015116:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8015118:	e048      	b.n	80151ac <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 801511a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801511c:	b2db      	uxtb	r3, r3
 801511e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8015120:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8015122:	3301      	adds	r3, #1
 8015124:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8015126:	f107 0320 	add.w	r3, r7, #32
 801512a:	7a7a      	ldrb	r2, [r7, #9]
 801512c:	f107 0010 	add.w	r0, r7, #16
 8015130:	2110      	movs	r1, #16
 8015132:	f7f8 f9cd 	bl	800d4d0 <SecureElementAesEncrypt>
 8015136:	4603      	mov	r3, r0
 8015138:	2b00      	cmp	r3, #0
 801513a:	d001      	beq.n	8015140 <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801513c:	230e      	movs	r3, #14
 801513e:	e03a      	b.n	80151b6 <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8015140:	2300      	movs	r3, #0
 8015142:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8015146:	e01e      	b.n	8015186 <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8015148:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801514c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015150:	4413      	add	r3, r2
 8015152:	461a      	mov	r2, r3
 8015154:	68fb      	ldr	r3, [r7, #12]
 8015156:	4413      	add	r3, r2
 8015158:	7819      	ldrb	r1, [r3, #0]
 801515a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801515e:	3338      	adds	r3, #56	@ 0x38
 8015160:	443b      	add	r3, r7
 8015162:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8015166:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 801516a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801516e:	4403      	add	r3, r0
 8015170:	4618      	mov	r0, r3
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	4403      	add	r3, r0
 8015176:	404a      	eors	r2, r1
 8015178:	b2d2      	uxtb	r2, r2
 801517a:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801517c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015180:	3301      	adds	r3, #1
 8015182:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8015186:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801518a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 801518e:	2a10      	cmp	r2, #16
 8015190:	bfa8      	it	ge
 8015192:	2210      	movge	r2, #16
 8015194:	b212      	sxth	r2, r2
 8015196:	4293      	cmp	r3, r2
 8015198:	dbd6      	blt.n	8015148 <PayloadEncrypt+0xb8>
        }
        size -= 16;
 801519a:	897b      	ldrh	r3, [r7, #10]
 801519c:	3b10      	subs	r3, #16
 801519e:	b29b      	uxth	r3, r3
 80151a0:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80151a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80151a6:	3310      	adds	r3, #16
 80151a8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 80151ac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	dcb2      	bgt.n	801511a <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80151b4:	2300      	movs	r3, #0
}
 80151b6:	4618      	mov	r0, r3
 80151b8:	3738      	adds	r7, #56	@ 0x38
 80151ba:	46bd      	mov	sp, r7
 80151bc:	bd80      	pop	{r7, pc}

080151be <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 80151be:	b490      	push	{r4, r7}
 80151c0:	b082      	sub	sp, #8
 80151c2:	af00      	add	r7, sp, #0
 80151c4:	4604      	mov	r4, r0
 80151c6:	4608      	mov	r0, r1
 80151c8:	4611      	mov	r1, r2
 80151ca:	461a      	mov	r2, r3
 80151cc:	4623      	mov	r3, r4
 80151ce:	80fb      	strh	r3, [r7, #6]
 80151d0:	4603      	mov	r3, r0
 80151d2:	717b      	strb	r3, [r7, #5]
 80151d4:	460b      	mov	r3, r1
 80151d6:	713b      	strb	r3, [r7, #4]
 80151d8:	4613      	mov	r3, r2
 80151da:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 80151dc:	69bb      	ldr	r3, [r7, #24]
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d101      	bne.n	80151e6 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80151e2:	2309      	movs	r3, #9
 80151e4:	e04e      	b.n	8015284 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 80151e6:	69bb      	ldr	r3, [r7, #24]
 80151e8:	2249      	movs	r2, #73	@ 0x49
 80151ea:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 80151ec:	69bb      	ldr	r3, [r7, #24]
 80151ee:	3301      	adds	r3, #1
 80151f0:	2200      	movs	r2, #0
 80151f2:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 80151f4:	69bb      	ldr	r3, [r7, #24]
 80151f6:	3302      	adds	r3, #2
 80151f8:	2200      	movs	r2, #0
 80151fa:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 80151fc:	69bb      	ldr	r3, [r7, #24]
 80151fe:	3303      	adds	r3, #3
 8015200:	2200      	movs	r2, #0
 8015202:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8015204:	69bb      	ldr	r3, [r7, #24]
 8015206:	3304      	adds	r3, #4
 8015208:	2200      	movs	r2, #0
 801520a:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801520c:	69bb      	ldr	r3, [r7, #24]
 801520e:	3305      	adds	r3, #5
 8015210:	78fa      	ldrb	r2, [r7, #3]
 8015212:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8015214:	69bb      	ldr	r3, [r7, #24]
 8015216:	3306      	adds	r3, #6
 8015218:	693a      	ldr	r2, [r7, #16]
 801521a:	b2d2      	uxtb	r2, r2
 801521c:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801521e:	693b      	ldr	r3, [r7, #16]
 8015220:	0a1a      	lsrs	r2, r3, #8
 8015222:	69bb      	ldr	r3, [r7, #24]
 8015224:	3307      	adds	r3, #7
 8015226:	b2d2      	uxtb	r2, r2
 8015228:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801522a:	693b      	ldr	r3, [r7, #16]
 801522c:	0c1a      	lsrs	r2, r3, #16
 801522e:	69bb      	ldr	r3, [r7, #24]
 8015230:	3308      	adds	r3, #8
 8015232:	b2d2      	uxtb	r2, r2
 8015234:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8015236:	693b      	ldr	r3, [r7, #16]
 8015238:	0e1a      	lsrs	r2, r3, #24
 801523a:	69bb      	ldr	r3, [r7, #24]
 801523c:	3309      	adds	r3, #9
 801523e:	b2d2      	uxtb	r2, r2
 8015240:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8015242:	69bb      	ldr	r3, [r7, #24]
 8015244:	330a      	adds	r3, #10
 8015246:	697a      	ldr	r2, [r7, #20]
 8015248:	b2d2      	uxtb	r2, r2
 801524a:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 801524c:	697b      	ldr	r3, [r7, #20]
 801524e:	0a1a      	lsrs	r2, r3, #8
 8015250:	69bb      	ldr	r3, [r7, #24]
 8015252:	330b      	adds	r3, #11
 8015254:	b2d2      	uxtb	r2, r2
 8015256:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8015258:	697b      	ldr	r3, [r7, #20]
 801525a:	0c1a      	lsrs	r2, r3, #16
 801525c:	69bb      	ldr	r3, [r7, #24]
 801525e:	330c      	adds	r3, #12
 8015260:	b2d2      	uxtb	r2, r2
 8015262:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8015264:	697b      	ldr	r3, [r7, #20]
 8015266:	0e1a      	lsrs	r2, r3, #24
 8015268:	69bb      	ldr	r3, [r7, #24]
 801526a:	330d      	adds	r3, #13
 801526c:	b2d2      	uxtb	r2, r2
 801526e:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8015270:	69bb      	ldr	r3, [r7, #24]
 8015272:	330e      	adds	r3, #14
 8015274:	2200      	movs	r2, #0
 8015276:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8015278:	69bb      	ldr	r3, [r7, #24]
 801527a:	330f      	adds	r3, #15
 801527c:	88fa      	ldrh	r2, [r7, #6]
 801527e:	b2d2      	uxtb	r2, r2
 8015280:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8015282:	2300      	movs	r3, #0
}
 8015284:	4618      	mov	r0, r3
 8015286:	3708      	adds	r7, #8
 8015288:	46bd      	mov	sp, r7
 801528a:	bc90      	pop	{r4, r7}
 801528c:	4770      	bx	lr

0801528e <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 801528e:	b590      	push	{r4, r7, lr}
 8015290:	b08b      	sub	sp, #44	@ 0x2c
 8015292:	af04      	add	r7, sp, #16
 8015294:	6078      	str	r0, [r7, #4]
 8015296:	4608      	mov	r0, r1
 8015298:	4611      	mov	r1, r2
 801529a:	461a      	mov	r2, r3
 801529c:	4603      	mov	r3, r0
 801529e:	807b      	strh	r3, [r7, #2]
 80152a0:	460b      	mov	r3, r1
 80152a2:	707b      	strb	r3, [r7, #1]
 80152a4:	4613      	mov	r3, r2
 80152a6:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d002      	beq.n	80152b4 <ComputeCmacB0+0x26>
 80152ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d101      	bne.n	80152b8 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80152b4:	2309      	movs	r3, #9
 80152b6:	e024      	b.n	8015302 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80152b8:	887b      	ldrh	r3, [r7, #2]
 80152ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80152be:	d901      	bls.n	80152c4 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80152c0:	230d      	movs	r3, #13
 80152c2:	e01e      	b.n	8015302 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80152c4:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 80152c8:	783a      	ldrb	r2, [r7, #0]
 80152ca:	7879      	ldrb	r1, [r7, #1]
 80152cc:	8878      	ldrh	r0, [r7, #2]
 80152ce:	f107 0308 	add.w	r3, r7, #8
 80152d2:	9302      	str	r3, [sp, #8]
 80152d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152d6:	9301      	str	r3, [sp, #4]
 80152d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152da:	9300      	str	r3, [sp, #0]
 80152dc:	4623      	mov	r3, r4
 80152de:	f7ff ff6e 	bl	80151be <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80152e2:	887a      	ldrh	r2, [r7, #2]
 80152e4:	7879      	ldrb	r1, [r7, #1]
 80152e6:	f107 0008 	add.w	r0, r7, #8
 80152ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152ec:	9300      	str	r3, [sp, #0]
 80152ee:	460b      	mov	r3, r1
 80152f0:	6879      	ldr	r1, [r7, #4]
 80152f2:	f7f8 f8a7 	bl	800d444 <SecureElementComputeAesCmac>
 80152f6:	4603      	mov	r3, r0
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	d001      	beq.n	8015300 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80152fc:	230e      	movs	r3, #14
 80152fe:	e000      	b.n	8015302 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015300:	2300      	movs	r3, #0
}
 8015302:	4618      	mov	r0, r3
 8015304:	371c      	adds	r7, #28
 8015306:	46bd      	mov	sp, r7
 8015308:	bd90      	pop	{r4, r7, pc}

0801530a <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801530a:	b590      	push	{r4, r7, lr}
 801530c:	b0cd      	sub	sp, #308	@ 0x134
 801530e:	af04      	add	r7, sp, #16
 8015310:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8015314:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8015318:	6020      	str	r0, [r4, #0]
 801531a:	460c      	mov	r4, r1
 801531c:	4610      	mov	r0, r2
 801531e:	4619      	mov	r1, r3
 8015320:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015324:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015328:	4622      	mov	r2, r4
 801532a:	801a      	strh	r2, [r3, #0]
 801532c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015330:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015334:	4602      	mov	r2, r0
 8015336:	701a      	strb	r2, [r3, #0]
 8015338:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801533c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8015340:	460a      	mov	r2, r1
 8015342:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8015344:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015348:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	2b00      	cmp	r3, #0
 8015350:	d101      	bne.n	8015356 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015352:	2309      	movs	r3, #9
 8015354:	e063      	b.n	801541e <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8015356:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801535a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801535e:	881b      	ldrh	r3, [r3, #0]
 8015360:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015364:	d901      	bls.n	801536a <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8015366:	230d      	movs	r3, #13
 8015368:	e059      	b.n	801541e <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 801536a:	f107 030c 	add.w	r3, r7, #12
 801536e:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8015372:	2100      	movs	r1, #0
 8015374:	4618      	mov	r0, r3
 8015376:	f003 fbcf 	bl	8018b18 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801537a:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 801537e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015382:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8015386:	781a      	ldrb	r2, [r3, #0]
 8015388:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801538c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015390:	7819      	ldrb	r1, [r3, #0]
 8015392:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015396:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801539a:	8818      	ldrh	r0, [r3, #0]
 801539c:	f107 030c 	add.w	r3, r7, #12
 80153a0:	9302      	str	r3, [sp, #8]
 80153a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80153a6:	9301      	str	r3, [sp, #4]
 80153a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80153ac:	9300      	str	r3, [sp, #0]
 80153ae:	4623      	mov	r3, r4
 80153b0:	f7ff ff05 	bl	80151be <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80153b4:	f107 030c 	add.w	r3, r7, #12
 80153b8:	3310      	adds	r3, #16
 80153ba:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80153be:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 80153c2:	8812      	ldrh	r2, [r2, #0]
 80153c4:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80153c8:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 80153cc:	6809      	ldr	r1, [r1, #0]
 80153ce:	4618      	mov	r0, r3
 80153d0:	f003 fb67 	bl	8018aa2 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80153d4:	2306      	movs	r3, #6
 80153d6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 80153da:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80153de:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80153e2:	881b      	ldrh	r3, [r3, #0]
 80153e4:	3310      	adds	r3, #16
 80153e6:	4619      	mov	r1, r3
 80153e8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80153ec:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80153f0:	781b      	ldrb	r3, [r3, #0]
 80153f2:	f107 000c 	add.w	r0, r7, #12
 80153f6:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80153fa:	f7f8 f83d 	bl	800d478 <SecureElementVerifyAesCmac>
 80153fe:	4603      	mov	r3, r0
 8015400:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8015404:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015408:	2b00      	cmp	r3, #0
 801540a:	d101      	bne.n	8015410 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 801540c:	2300      	movs	r3, #0
 801540e:	e006      	b.n	801541e <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8015410:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015414:	2b01      	cmp	r3, #1
 8015416:	d101      	bne.n	801541c <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8015418:	2301      	movs	r3, #1
 801541a:	e000      	b.n	801541e <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801541c:	230e      	movs	r3, #14
}
 801541e:	4618      	mov	r0, r3
 8015420:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8015424:	46bd      	mov	sp, r7
 8015426:	bd90      	pop	{r4, r7, pc}

08015428 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8015428:	b480      	push	{r7}
 801542a:	b085      	sub	sp, #20
 801542c:	af00      	add	r7, sp, #0
 801542e:	4603      	mov	r3, r0
 8015430:	6039      	str	r1, [r7, #0]
 8015432:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8015434:	2300      	movs	r3, #0
 8015436:	73fb      	strb	r3, [r7, #15]
 8015438:	e011      	b.n	801545e <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 801543a:	7bfb      	ldrb	r3, [r7, #15]
 801543c:	4a0c      	ldr	r2, [pc, #48]	@ (8015470 <GetKeyAddrItem+0x48>)
 801543e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8015442:	79fa      	ldrb	r2, [r7, #7]
 8015444:	429a      	cmp	r2, r3
 8015446:	d107      	bne.n	8015458 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8015448:	7bfb      	ldrb	r3, [r7, #15]
 801544a:	009b      	lsls	r3, r3, #2
 801544c:	4a08      	ldr	r2, [pc, #32]	@ (8015470 <GetKeyAddrItem+0x48>)
 801544e:	441a      	add	r2, r3
 8015450:	683b      	ldr	r3, [r7, #0]
 8015452:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8015454:	2300      	movs	r3, #0
 8015456:	e006      	b.n	8015466 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8015458:	7bfb      	ldrb	r3, [r7, #15]
 801545a:	3301      	adds	r3, #1
 801545c:	73fb      	strb	r3, [r7, #15]
 801545e:	7bfb      	ldrb	r3, [r7, #15]
 8015460:	2b01      	cmp	r3, #1
 8015462:	d9ea      	bls.n	801543a <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8015464:	230b      	movs	r3, #11
}
 8015466:	4618      	mov	r0, r3
 8015468:	3714      	adds	r7, #20
 801546a:	46bd      	mov	sp, r7
 801546c:	bc80      	pop	{r7}
 801546e:	4770      	bx	lr
 8015470:	20000124 	.word	0x20000124

08015474 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8015474:	b580      	push	{r7, lr}
 8015476:	b088      	sub	sp, #32
 8015478:	af00      	add	r7, sp, #0
 801547a:	60b9      	str	r1, [r7, #8]
 801547c:	607a      	str	r2, [r7, #4]
 801547e:	461a      	mov	r2, r3
 8015480:	4603      	mov	r3, r0
 8015482:	73fb      	strb	r3, [r7, #15]
 8015484:	4613      	mov	r3, r2
 8015486:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8015488:	f107 0310 	add.w	r3, r7, #16
 801548c:	2200      	movs	r2, #0
 801548e:	601a      	str	r2, [r3, #0]
 8015490:	605a      	str	r2, [r3, #4]
 8015492:	609a      	str	r2, [r3, #8]
 8015494:	60da      	str	r2, [r3, #12]

    switch( keyID )
 8015496:	7bfb      	ldrb	r3, [r7, #15]
 8015498:	2b08      	cmp	r3, #8
 801549a:	d002      	beq.n	80154a2 <DeriveSessionKey10x+0x2e>
 801549c:	2b09      	cmp	r3, #9
 801549e:	d003      	beq.n	80154a8 <DeriveSessionKey10x+0x34>
 80154a0:	e005      	b.n	80154ae <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 80154a2:	2301      	movs	r3, #1
 80154a4:	743b      	strb	r3, [r7, #16]
            break;
 80154a6:	e004      	b.n	80154b2 <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80154a8:	2302      	movs	r3, #2
 80154aa:	743b      	strb	r3, [r7, #16]
            break;
 80154ac:	e001      	b.n	80154b2 <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80154ae:	230a      	movs	r3, #10
 80154b0:	e02a      	b.n	8015508 <DeriveSessionKey10x+0x94>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 80154b2:	68bb      	ldr	r3, [r7, #8]
 80154b4:	b2db      	uxtb	r3, r3
 80154b6:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 80154b8:	68bb      	ldr	r3, [r7, #8]
 80154ba:	0a1b      	lsrs	r3, r3, #8
 80154bc:	b2db      	uxtb	r3, r3
 80154be:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 80154c0:	68bb      	ldr	r3, [r7, #8]
 80154c2:	0c1b      	lsrs	r3, r3, #16
 80154c4:	b2db      	uxtb	r3, r3
 80154c6:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	b2db      	uxtb	r3, r3
 80154cc:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	0a1b      	lsrs	r3, r3, #8
 80154d2:	b2db      	uxtb	r3, r3
 80154d4:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	0c1b      	lsrs	r3, r3, #16
 80154da:	b2db      	uxtb	r3, r3
 80154dc:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 80154de:	89bb      	ldrh	r3, [r7, #12]
 80154e0:	b2db      	uxtb	r3, r3
 80154e2:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 80154e4:	89bb      	ldrh	r3, [r7, #12]
 80154e6:	0a1b      	lsrs	r3, r3, #8
 80154e8:	b29b      	uxth	r3, r3
 80154ea:	b2db      	uxtb	r3, r3
 80154ec:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 80154ee:	7bfa      	ldrb	r2, [r7, #15]
 80154f0:	f107 0310 	add.w	r3, r7, #16
 80154f4:	2101      	movs	r1, #1
 80154f6:	4618      	mov	r0, r3
 80154f8:	f7f8 f86a 	bl	800d5d0 <SecureElementDeriveAndStoreKey>
 80154fc:	4603      	mov	r3, r0
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d001      	beq.n	8015506 <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015502:	230e      	movs	r3, #14
 8015504:	e000      	b.n	8015508 <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015506:	2300      	movs	r3, #0
}
 8015508:	4618      	mov	r0, r3
 801550a:	3720      	adds	r7, #32
 801550c:	46bd      	mov	sp, r7
 801550e:	bd80      	pop	{r7, pc}

08015510 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8015510:	b480      	push	{r7}
 8015512:	b083      	sub	sp, #12
 8015514:	af00      	add	r7, sp, #0
 8015516:	4603      	mov	r3, r0
 8015518:	6039      	str	r1, [r7, #0]
 801551a:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 801551c:	683b      	ldr	r3, [r7, #0]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d101      	bne.n	8015526 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015522:	2309      	movs	r3, #9
 8015524:	e029      	b.n	801557a <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 8015526:	79fb      	ldrb	r3, [r7, #7]
 8015528:	3b01      	subs	r3, #1
 801552a:	2b03      	cmp	r3, #3
 801552c:	d822      	bhi.n	8015574 <GetLastFcntDown+0x64>
 801552e:	a201      	add	r2, pc, #4	@ (adr r2, 8015534 <GetLastFcntDown+0x24>)
 8015530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015534:	08015545 	.word	0x08015545
 8015538:	08015551 	.word	0x08015551
 801553c:	0801555d 	.word	0x0801555d
 8015540:	08015569 	.word	0x08015569
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8015544:	4b0f      	ldr	r3, [pc, #60]	@ (8015584 <GetLastFcntDown+0x74>)
 8015546:	681b      	ldr	r3, [r3, #0]
 8015548:	691a      	ldr	r2, [r3, #16]
 801554a:	683b      	ldr	r3, [r7, #0]
 801554c:	601a      	str	r2, [r3, #0]
            break;
 801554e:	e013      	b.n	8015578 <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8015550:	4b0c      	ldr	r3, [pc, #48]	@ (8015584 <GetLastFcntDown+0x74>)
 8015552:	681b      	ldr	r3, [r3, #0]
 8015554:	695a      	ldr	r2, [r3, #20]
 8015556:	683b      	ldr	r3, [r7, #0]
 8015558:	601a      	str	r2, [r3, #0]
            break;
 801555a:	e00d      	b.n	8015578 <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 801555c:	4b09      	ldr	r3, [pc, #36]	@ (8015584 <GetLastFcntDown+0x74>)
 801555e:	681b      	ldr	r3, [r3, #0]
 8015560:	699a      	ldr	r2, [r3, #24]
 8015562:	683b      	ldr	r3, [r7, #0]
 8015564:	601a      	str	r2, [r3, #0]
            break;
 8015566:	e007      	b.n	8015578 <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8015568:	4b06      	ldr	r3, [pc, #24]	@ (8015584 <GetLastFcntDown+0x74>)
 801556a:	681b      	ldr	r3, [r3, #0]
 801556c:	69da      	ldr	r2, [r3, #28]
 801556e:	683b      	ldr	r3, [r7, #0]
 8015570:	601a      	str	r2, [r3, #0]
            break;
 8015572:	e001      	b.n	8015578 <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8015574:	2305      	movs	r3, #5
 8015576:	e000      	b.n	801557a <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015578:	2300      	movs	r3, #0
}
 801557a:	4618      	mov	r0, r3
 801557c:	370c      	adds	r7, #12
 801557e:	46bd      	mov	sp, r7
 8015580:	bc80      	pop	{r7}
 8015582:	4770      	bx	lr
 8015584:	20001fb4 	.word	0x20001fb4

08015588 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8015588:	b580      	push	{r7, lr}
 801558a:	b084      	sub	sp, #16
 801558c:	af00      	add	r7, sp, #0
 801558e:	4603      	mov	r3, r0
 8015590:	6039      	str	r1, [r7, #0]
 8015592:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8015594:	2300      	movs	r3, #0
 8015596:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8015598:	f107 020c 	add.w	r2, r7, #12
 801559c:	79fb      	ldrb	r3, [r7, #7]
 801559e:	4611      	mov	r1, r2
 80155a0:	4618      	mov	r0, r3
 80155a2:	f7ff ffb5 	bl	8015510 <GetLastFcntDown>
 80155a6:	4603      	mov	r3, r0
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d001      	beq.n	80155b0 <CheckFCntDown+0x28>
    {
        return false;
 80155ac:	2300      	movs	r3, #0
 80155ae:	e00a      	b.n	80155c6 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	683a      	ldr	r2, [r7, #0]
 80155b4:	429a      	cmp	r2, r3
 80155b6:	d803      	bhi.n	80155c0 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 80155b8:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 80155ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80155be:	d101      	bne.n	80155c4 <CheckFCntDown+0x3c>
    {
        return true;
 80155c0:	2301      	movs	r3, #1
 80155c2:	e000      	b.n	80155c6 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 80155c4:	2300      	movs	r3, #0
    }
}
 80155c6:	4618      	mov	r0, r3
 80155c8:	3710      	adds	r7, #16
 80155ca:	46bd      	mov	sp, r7
 80155cc:	bd80      	pop	{r7, pc}
	...

080155d0 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80155d0:	b480      	push	{r7}
 80155d2:	b083      	sub	sp, #12
 80155d4:	af00      	add	r7, sp, #0
 80155d6:	4603      	mov	r3, r0
 80155d8:	6039      	str	r1, [r7, #0]
 80155da:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 80155dc:	79fb      	ldrb	r3, [r7, #7]
 80155de:	3b01      	subs	r3, #1
 80155e0:	2b03      	cmp	r3, #3
 80155e2:	d82b      	bhi.n	801563c <UpdateFCntDown+0x6c>
 80155e4:	a201      	add	r2, pc, #4	@ (adr r2, 80155ec <UpdateFCntDown+0x1c>)
 80155e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80155ea:	bf00      	nop
 80155ec:	080155fd 	.word	0x080155fd
 80155f0:	0801560f 	.word	0x0801560f
 80155f4:	08015621 	.word	0x08015621
 80155f8:	08015633 	.word	0x08015633
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 80155fc:	4b12      	ldr	r3, [pc, #72]	@ (8015648 <UpdateFCntDown+0x78>)
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	683a      	ldr	r2, [r7, #0]
 8015602:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8015604:	4b10      	ldr	r3, [pc, #64]	@ (8015648 <UpdateFCntDown+0x78>)
 8015606:	681b      	ldr	r3, [r3, #0]
 8015608:	683a      	ldr	r2, [r7, #0]
 801560a:	621a      	str	r2, [r3, #32]
            break;
 801560c:	e017      	b.n	801563e <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 801560e:	4b0e      	ldr	r3, [pc, #56]	@ (8015648 <UpdateFCntDown+0x78>)
 8015610:	681b      	ldr	r3, [r3, #0]
 8015612:	683a      	ldr	r2, [r7, #0]
 8015614:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 8015616:	4b0c      	ldr	r3, [pc, #48]	@ (8015648 <UpdateFCntDown+0x78>)
 8015618:	681b      	ldr	r3, [r3, #0]
 801561a:	683a      	ldr	r2, [r7, #0]
 801561c:	621a      	str	r2, [r3, #32]
            break;
 801561e:	e00e      	b.n	801563e <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8015620:	4b09      	ldr	r3, [pc, #36]	@ (8015648 <UpdateFCntDown+0x78>)
 8015622:	681b      	ldr	r3, [r3, #0]
 8015624:	683a      	ldr	r2, [r7, #0]
 8015626:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 8015628:	4b07      	ldr	r3, [pc, #28]	@ (8015648 <UpdateFCntDown+0x78>)
 801562a:	681b      	ldr	r3, [r3, #0]
 801562c:	683a      	ldr	r2, [r7, #0]
 801562e:	621a      	str	r2, [r3, #32]
            break;
 8015630:	e005      	b.n	801563e <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8015632:	4b05      	ldr	r3, [pc, #20]	@ (8015648 <UpdateFCntDown+0x78>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	683a      	ldr	r2, [r7, #0]
 8015638:	61da      	str	r2, [r3, #28]
            break;
 801563a:	e000      	b.n	801563e <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 801563c:	bf00      	nop
    }
}
 801563e:	bf00      	nop
 8015640:	370c      	adds	r7, #12
 8015642:	46bd      	mov	sp, r7
 8015644:	bc80      	pop	{r7}
 8015646:	4770      	bx	lr
 8015648:	20001fb4 	.word	0x20001fb4

0801564c <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 801564c:	b480      	push	{r7}
 801564e:	b083      	sub	sp, #12
 8015650:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8015652:	4b18      	ldr	r3, [pc, #96]	@ (80156b4 <ResetFCnts+0x68>)
 8015654:	681b      	ldr	r3, [r3, #0]
 8015656:	2200      	movs	r2, #0
 8015658:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 801565a:	4b16      	ldr	r3, [pc, #88]	@ (80156b4 <ResetFCnts+0x68>)
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	f04f 32ff 	mov.w	r2, #4294967295
 8015662:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015664:	4b13      	ldr	r3, [pc, #76]	@ (80156b4 <ResetFCnts+0x68>)
 8015666:	681b      	ldr	r3, [r3, #0]
 8015668:	f04f 32ff 	mov.w	r2, #4294967295
 801566c:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 801566e:	4b11      	ldr	r3, [pc, #68]	@ (80156b4 <ResetFCnts+0x68>)
 8015670:	681b      	ldr	r3, [r3, #0]
 8015672:	f04f 32ff 	mov.w	r2, #4294967295
 8015676:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8015678:	4b0e      	ldr	r3, [pc, #56]	@ (80156b4 <ResetFCnts+0x68>)
 801567a:	681a      	ldr	r2, [r3, #0]
 801567c:	4b0d      	ldr	r3, [pc, #52]	@ (80156b4 <ResetFCnts+0x68>)
 801567e:	681b      	ldr	r3, [r3, #0]
 8015680:	6992      	ldr	r2, [r2, #24]
 8015682:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015684:	2300      	movs	r3, #0
 8015686:	607b      	str	r3, [r7, #4]
 8015688:	e00b      	b.n	80156a2 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 801568a:	4b0a      	ldr	r3, [pc, #40]	@ (80156b4 <ResetFCnts+0x68>)
 801568c:	681a      	ldr	r2, [r3, #0]
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	3306      	adds	r3, #6
 8015692:	009b      	lsls	r3, r3, #2
 8015694:	4413      	add	r3, r2
 8015696:	f04f 32ff 	mov.w	r2, #4294967295
 801569a:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	3301      	adds	r3, #1
 80156a0:	607b      	str	r3, [r7, #4]
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	ddf0      	ble.n	801568a <ResetFCnts+0x3e>
    }
}
 80156a8:	bf00      	nop
 80156aa:	bf00      	nop
 80156ac:	370c      	adds	r7, #12
 80156ae:	46bd      	mov	sp, r7
 80156b0:	bc80      	pop	{r7}
 80156b2:	4770      	bx	lr
 80156b4:	20001fb4 	.word	0x20001fb4

080156b8 <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 80156b8:	b480      	push	{r7}
 80156ba:	b083      	sub	sp, #12
 80156bc:	af00      	add	r7, sp, #0
 80156be:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 80156c0:	4b06      	ldr	r3, [pc, #24]	@ (80156dc <IsJoinNonce10xOk+0x24>)
 80156c2:	681b      	ldr	r3, [r3, #0]
 80156c4:	689b      	ldr	r3, [r3, #8]
 80156c6:	687a      	ldr	r2, [r7, #4]
 80156c8:	429a      	cmp	r2, r3
 80156ca:	bf8c      	ite	hi
 80156cc:	2301      	movhi	r3, #1
 80156ce:	2300      	movls	r3, #0
 80156d0:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 80156d2:	4618      	mov	r0, r3
 80156d4:	370c      	adds	r7, #12
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bc80      	pop	{r7}
 80156da:	4770      	bx	lr
 80156dc:	20001fb4 	.word	0x20001fb4

080156e0 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 80156e0:	b580      	push	{r7, lr}
 80156e2:	b082      	sub	sp, #8
 80156e4:	af00      	add	r7, sp, #0
 80156e6:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d101      	bne.n	80156f2 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 80156ee:	2308      	movs	r3, #8
 80156f0:	e01c      	b.n	801572c <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 80156f2:	4a10      	ldr	r2, [pc, #64]	@ (8015734 <LoRaMacCryptoInit+0x54>)
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 80156f8:	4b0e      	ldr	r3, [pc, #56]	@ (8015734 <LoRaMacCryptoInit+0x54>)
 80156fa:	681b      	ldr	r3, [r3, #0]
 80156fc:	2228      	movs	r2, #40	@ 0x28
 80156fe:	2100      	movs	r1, #0
 8015700:	4618      	mov	r0, r3
 8015702:	f003 fa09 	bl	8018b18 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8015706:	4b0b      	ldr	r3, [pc, #44]	@ (8015734 <LoRaMacCryptoInit+0x54>)
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	2201      	movs	r2, #1
 801570c:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 801570e:	4b09      	ldr	r3, [pc, #36]	@ (8015734 <LoRaMacCryptoInit+0x54>)
 8015710:	681b      	ldr	r3, [r3, #0]
 8015712:	2201      	movs	r2, #1
 8015714:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8015716:	4b07      	ldr	r3, [pc, #28]	@ (8015734 <LoRaMacCryptoInit+0x54>)
 8015718:	681b      	ldr	r3, [r3, #0]
 801571a:	2201      	movs	r2, #1
 801571c:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 801571e:	4b05      	ldr	r3, [pc, #20]	@ (8015734 <LoRaMacCryptoInit+0x54>)
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	2200      	movs	r2, #0
 8015724:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8015726:	f7ff ff91 	bl	801564c <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 801572a:	2300      	movs	r3, #0
}
 801572c:	4618      	mov	r0, r3
 801572e:	3708      	adds	r7, #8
 8015730:	46bd      	mov	sp, r7
 8015732:	bd80      	pop	{r7, pc}
 8015734:	20001fb4 	.word	0x20001fb4

08015738 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8015738:	b480      	push	{r7}
 801573a:	b083      	sub	sp, #12
 801573c:	af00      	add	r7, sp, #0
 801573e:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8015740:	4b04      	ldr	r3, [pc, #16]	@ (8015754 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8015742:	681b      	ldr	r3, [r3, #0]
 8015744:	687a      	ldr	r2, [r7, #4]
 8015746:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8015748:	2300      	movs	r3, #0
}
 801574a:	4618      	mov	r0, r3
 801574c:	370c      	adds	r7, #12
 801574e:	46bd      	mov	sp, r7
 8015750:	bc80      	pop	{r7}
 8015752:	4770      	bx	lr
 8015754:	20001fb4 	.word	0x20001fb4

08015758 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8015758:	b480      	push	{r7}
 801575a:	b083      	sub	sp, #12
 801575c:	af00      	add	r7, sp, #0
 801575e:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d101      	bne.n	801576a <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015766:	2309      	movs	r3, #9
 8015768:	e006      	b.n	8015778 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 801576a:	4b06      	ldr	r3, [pc, #24]	@ (8015784 <LoRaMacCryptoGetFCntUp+0x2c>)
 801576c:	681b      	ldr	r3, [r3, #0]
 801576e:	68db      	ldr	r3, [r3, #12]
 8015770:	1c5a      	adds	r2, r3, #1
 8015772:	687b      	ldr	r3, [r7, #4]
 8015774:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8015776:	2300      	movs	r3, #0
}
 8015778:	4618      	mov	r0, r3
 801577a:	370c      	adds	r7, #12
 801577c:	46bd      	mov	sp, r7
 801577e:	bc80      	pop	{r7}
 8015780:	4770      	bx	lr
 8015782:	bf00      	nop
 8015784:	20001fb4 	.word	0x20001fb4

08015788 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8015788:	b580      	push	{r7, lr}
 801578a:	b088      	sub	sp, #32
 801578c:	af00      	add	r7, sp, #0
 801578e:	4603      	mov	r3, r0
 8015790:	60b9      	str	r1, [r7, #8]
 8015792:	607a      	str	r2, [r7, #4]
 8015794:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8015796:	2300      	movs	r3, #0
 8015798:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 801579a:	2300      	movs	r3, #0
 801579c:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801579e:	2312      	movs	r3, #18
 80157a0:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d101      	bne.n	80157ac <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80157a8:	2309      	movs	r3, #9
 80157aa:	e035      	b.n	8015818 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 80157ac:	f107 0214 	add.w	r2, r7, #20
 80157b0:	7bfb      	ldrb	r3, [r7, #15]
 80157b2:	4611      	mov	r1, r2
 80157b4:	4618      	mov	r0, r3
 80157b6:	f7ff feab 	bl	8015510 <GetLastFcntDown>
 80157ba:	4603      	mov	r3, r0
 80157bc:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80157be:	7efb      	ldrb	r3, [r7, #27]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d001      	beq.n	80157c8 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 80157c4:	7efb      	ldrb	r3, [r7, #27]
 80157c6:	e027      	b.n	8015818 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 80157c8:	697b      	ldr	r3, [r7, #20]
 80157ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157ce:	d103      	bne.n	80157d8 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	68ba      	ldr	r2, [r7, #8]
 80157d4:	601a      	str	r2, [r3, #0]
 80157d6:	e01e      	b.n	8015816 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 80157d8:	697b      	ldr	r3, [r7, #20]
 80157da:	b29b      	uxth	r3, r3
 80157dc:	68ba      	ldr	r2, [r7, #8]
 80157de:	1ad3      	subs	r3, r2, r3
 80157e0:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 80157e2:	69fb      	ldr	r3, [r7, #28]
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	dd05      	ble.n	80157f4 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80157e8:	697a      	ldr	r2, [r7, #20]
 80157ea:	69fb      	ldr	r3, [r7, #28]
 80157ec:	441a      	add	r2, r3
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	601a      	str	r2, [r3, #0]
 80157f2:	e010      	b.n	8015816 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 80157f4:	69fb      	ldr	r3, [r7, #28]
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d104      	bne.n	8015804 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 80157fa:	697a      	ldr	r2, [r7, #20]
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8015800:	2307      	movs	r3, #7
 8015802:	e009      	b.n	8015818 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8015804:	697b      	ldr	r3, [r7, #20]
 8015806:	0c1b      	lsrs	r3, r3, #16
 8015808:	041b      	lsls	r3, r3, #16
 801580a:	68ba      	ldr	r2, [r7, #8]
 801580c:	4413      	add	r3, r2
 801580e:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015816:	2300      	movs	r3, #0
}
 8015818:	4618      	mov	r0, r3
 801581a:	3720      	adds	r7, #32
 801581c:	46bd      	mov	sp, r7
 801581e:	bd80      	pop	{r7, pc}

08015820 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8015820:	b480      	push	{r7}
 8015822:	b085      	sub	sp, #20
 8015824:	af00      	add	r7, sp, #0
 8015826:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8015828:	687b      	ldr	r3, [r7, #4]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d101      	bne.n	8015832 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801582e:	2309      	movs	r3, #9
 8015830:	e019      	b.n	8015866 <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015832:	2300      	movs	r3, #0
 8015834:	60fb      	str	r3, [r7, #12]
 8015836:	e012      	b.n	801585e <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8015838:	4b0d      	ldr	r3, [pc, #52]	@ (8015870 <LoRaMacCryptoSetMulticastReference+0x50>)
 801583a:	6819      	ldr	r1, [r3, #0]
 801583c:	68fa      	ldr	r2, [r7, #12]
 801583e:	4613      	mov	r3, r2
 8015840:	005b      	lsls	r3, r3, #1
 8015842:	4413      	add	r3, r2
 8015844:	011b      	lsls	r3, r3, #4
 8015846:	461a      	mov	r2, r3
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	4413      	add	r3, r2
 801584c:	68fa      	ldr	r2, [r7, #12]
 801584e:	3206      	adds	r2, #6
 8015850:	0092      	lsls	r2, r2, #2
 8015852:	440a      	add	r2, r1
 8015854:	3204      	adds	r2, #4
 8015856:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015858:	68fb      	ldr	r3, [r7, #12]
 801585a:	3301      	adds	r3, #1
 801585c:	60fb      	str	r3, [r7, #12]
 801585e:	68fb      	ldr	r3, [r7, #12]
 8015860:	2b00      	cmp	r3, #0
 8015862:	dde9      	ble.n	8015838 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015864:	2300      	movs	r3, #0
}
 8015866:	4618      	mov	r0, r3
 8015868:	3714      	adds	r7, #20
 801586a:	46bd      	mov	sp, r7
 801586c:	bc80      	pop	{r7}
 801586e:	4770      	bx	lr
 8015870:	20001fb4 	.word	0x20001fb4

08015874 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8015874:	b580      	push	{r7, lr}
 8015876:	b082      	sub	sp, #8
 8015878:	af00      	add	r7, sp, #0
 801587a:	4603      	mov	r3, r0
 801587c:	6039      	str	r1, [r7, #0]
 801587e:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8015880:	79fb      	ldrb	r3, [r7, #7]
 8015882:	6839      	ldr	r1, [r7, #0]
 8015884:	4618      	mov	r0, r3
 8015886:	f7f7 fd7f 	bl	800d388 <SecureElementSetKey>
 801588a:	4603      	mov	r3, r0
 801588c:	2b00      	cmp	r3, #0
 801588e:	d001      	beq.n	8015894 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015890:	230e      	movs	r3, #14
 8015892:	e021      	b.n	80158d8 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8015894:	79fb      	ldrb	r3, [r7, #7]
 8015896:	2b00      	cmp	r3, #0
 8015898:	d11d      	bne.n	80158d6 <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801589a:	4b11      	ldr	r3, [pc, #68]	@ (80158e0 <LoRaMacCryptoSetKey+0x6c>)
 801589c:	681b      	ldr	r3, [r3, #0]
 801589e:	789b      	ldrb	r3, [r3, #2]
 80158a0:	210b      	movs	r1, #11
 80158a2:	4618      	mov	r0, r3
 80158a4:	f000 fa54 	bl	8015d50 <LoRaMacCryptoDeriveLifeTimeKey>
 80158a8:	4603      	mov	r3, r0
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	d001      	beq.n	80158b2 <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80158ae:	230e      	movs	r3, #14
 80158b0:	e012      	b.n	80158d8 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80158b2:	210c      	movs	r1, #12
 80158b4:	2000      	movs	r0, #0
 80158b6:	f000 fa4b 	bl	8015d50 <LoRaMacCryptoDeriveLifeTimeKey>
 80158ba:	4603      	mov	r3, r0
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d001      	beq.n	80158c4 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80158c0:	230e      	movs	r3, #14
 80158c2:	e009      	b.n	80158d8 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80158c4:	210a      	movs	r1, #10
 80158c6:	2000      	movs	r0, #0
 80158c8:	f000 fa42 	bl	8015d50 <LoRaMacCryptoDeriveLifeTimeKey>
 80158cc:	4603      	mov	r3, r0
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d001      	beq.n	80158d6 <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80158d2:	230e      	movs	r3, #14
 80158d4:	e000      	b.n	80158d8 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80158d6:	2300      	movs	r3, #0
}
 80158d8:	4618      	mov	r0, r3
 80158da:	3708      	adds	r7, #8
 80158dc:	46bd      	mov	sp, r7
 80158de:	bd80      	pop	{r7, pc}
 80158e0:	20001fb4 	.word	0x20001fb4

080158e4 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80158e4:	b580      	push	{r7, lr}
 80158e6:	b086      	sub	sp, #24
 80158e8:	af02      	add	r7, sp, #8
 80158ea:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d101      	bne.n	80158f6 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80158f2:	2309      	movs	r3, #9
 80158f4:	e02d      	b.n	8015952 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80158f6:	2301      	movs	r3, #1
 80158f8:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 80158fa:	4b18      	ldr	r3, [pc, #96]	@ (801595c <LoRaMacCryptoPrepareJoinRequest+0x78>)
 80158fc:	681b      	ldr	r3, [r3, #0]
 80158fe:	889a      	ldrh	r2, [r3, #4]
 8015900:	3201      	adds	r2, #1
 8015902:	b292      	uxth	r2, r2
 8015904:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8015906:	4b15      	ldr	r3, [pc, #84]	@ (801595c <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8015908:	681b      	ldr	r3, [r3, #0]
 801590a:	889a      	ldrh	r2, [r3, #4]
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015910:	6878      	ldr	r0, [r7, #4]
 8015912:	f000 fc14 	bl	801613e <LoRaMacSerializerJoinRequest>
 8015916:	4603      	mov	r3, r0
 8015918:	2b00      	cmp	r3, #0
 801591a:	d001      	beq.n	8015920 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801591c:	2310      	movs	r3, #16
 801591e:	e018      	b.n	8015952 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	6819      	ldr	r1, [r3, #0]
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	3318      	adds	r3, #24
 8015928:	7bfa      	ldrb	r2, [r7, #15]
 801592a:	9300      	str	r3, [sp, #0]
 801592c:	4613      	mov	r3, r2
 801592e:	2213      	movs	r2, #19
 8015930:	2000      	movs	r0, #0
 8015932:	f7f7 fd87 	bl	800d444 <SecureElementComputeAesCmac>
 8015936:	4603      	mov	r3, r0
 8015938:	2b00      	cmp	r3, #0
 801593a:	d001      	beq.n	8015940 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801593c:	230e      	movs	r3, #14
 801593e:	e008      	b.n	8015952 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015940:	6878      	ldr	r0, [r7, #4]
 8015942:	f000 fbfc 	bl	801613e <LoRaMacSerializerJoinRequest>
 8015946:	4603      	mov	r3, r0
 8015948:	2b00      	cmp	r3, #0
 801594a:	d001      	beq.n	8015950 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801594c:	2310      	movs	r3, #16
 801594e:	e000      	b.n	8015952 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015950:	2300      	movs	r3, #0
}
 8015952:	4618      	mov	r0, r3
 8015954:	3710      	adds	r7, #16
 8015956:	46bd      	mov	sp, r7
 8015958:	bd80      	pop	{r7, pc}
 801595a:	bf00      	nop
 801595c:	20001fb4 	.word	0x20001fb4

08015960 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8015960:	b590      	push	{r4, r7, lr}
 8015962:	b097      	sub	sp, #92	@ 0x5c
 8015964:	af04      	add	r7, sp, #16
 8015966:	4603      	mov	r3, r0
 8015968:	60b9      	str	r1, [r7, #8]
 801596a:	607a      	str	r2, [r7, #4]
 801596c:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	2b00      	cmp	r3, #0
 8015972:	d002      	beq.n	801597a <LoRaMacCryptoHandleJoinAccept+0x1a>
 8015974:	68bb      	ldr	r3, [r7, #8]
 8015976:	2b00      	cmp	r3, #0
 8015978:	d101      	bne.n	801597e <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801597a:	2309      	movs	r3, #9
 801597c:	e0d1      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801597e:	2312      	movs	r3, #18
 8015980:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8015984:	f107 0314 	add.w	r3, r7, #20
 8015988:	2221      	movs	r2, #33	@ 0x21
 801598a:	2100      	movs	r1, #0
 801598c:	4618      	mov	r0, r3
 801598e:	f008 fe26 	bl	801e5de <memset>
    uint8_t versionMinor         = 0;
 8015992:	2300      	movs	r3, #0
 8015994:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8015996:	4b65      	ldr	r3, [pc, #404]	@ (8015b2c <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015998:	681b      	ldr	r3, [r3, #0]
 801599a:	889b      	ldrh	r3, [r3, #4]
 801599c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	681c      	ldr	r4, [r3, #0]
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	791b      	ldrb	r3, [r3, #4]
 80159a8:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 80159ac:	7bf8      	ldrb	r0, [r7, #15]
 80159ae:	f107 0213 	add.w	r2, r7, #19
 80159b2:	9202      	str	r2, [sp, #8]
 80159b4:	f107 0214 	add.w	r2, r7, #20
 80159b8:	9201      	str	r2, [sp, #4]
 80159ba:	9300      	str	r3, [sp, #0]
 80159bc:	4623      	mov	r3, r4
 80159be:	460a      	mov	r2, r1
 80159c0:	68b9      	ldr	r1, [r7, #8]
 80159c2:	f7f7 fe44 	bl	800d64e <SecureElementProcessJoinAccept>
 80159c6:	4603      	mov	r3, r0
 80159c8:	2b00      	cmp	r3, #0
 80159ca:	d001      	beq.n	80159d0 <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80159cc:	230e      	movs	r3, #14
 80159ce:	e0a8      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	6818      	ldr	r0, [r3, #0]
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	791b      	ldrb	r3, [r3, #4]
 80159d8:	461a      	mov	r2, r3
 80159da:	f107 0314 	add.w	r3, r7, #20
 80159de:	4619      	mov	r1, r3
 80159e0:	f003 f85f 	bl	8018aa2 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80159e4:	6878      	ldr	r0, [r7, #4]
 80159e6:	f000 f9ed 	bl	8015dc4 <LoRaMacParserJoinAccept>
 80159ea:	4603      	mov	r3, r0
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d001      	beq.n	80159f4 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80159f0:	230f      	movs	r3, #15
 80159f2:	e096      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 80159f4:	2300      	movs	r3, #0
 80159f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 80159fa:	687b      	ldr	r3, [r7, #4]
 80159fc:	799b      	ldrb	r3, [r3, #6]
 80159fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	79db      	ldrb	r3, [r3, #7]
 8015a04:	021b      	lsls	r3, r3, #8
 8015a06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015a08:	4313      	orrs	r3, r2
 8015a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	7a1b      	ldrb	r3, [r3, #8]
 8015a10:	041b      	lsls	r3, r3, #16
 8015a12:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015a14:	4313      	orrs	r3, r2
 8015a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8015a18:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8015a1a:	f7ff fe4d 	bl	80156b8 <IsJoinNonce10xOk>
 8015a1e:	4603      	mov	r3, r0
 8015a20:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 8015a24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d010      	beq.n	8015a4e <LoRaMacCryptoHandleJoinAccept+0xee>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8015a2c:	4b3f      	ldr	r3, [pc, #252]	@ (8015b2c <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015a2e:	681b      	ldr	r3, [r3, #0]
 8015a30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015a32:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 8015a34:	7cfb      	ldrb	r3, [r7, #19]
 8015a36:	210b      	movs	r1, #11
 8015a38:	4618      	mov	r0, r3
 8015a3a:	f000 f989 	bl	8015d50 <LoRaMacCryptoDeriveLifeTimeKey>
 8015a3e:	4603      	mov	r3, r0
 8015a40:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015a44:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d005      	beq.n	8015a58 <LoRaMacCryptoHandleJoinAccept+0xf8>
 8015a4c:	e001      	b.n	8015a52 <LoRaMacCryptoHandleJoinAccept+0xf2>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8015a4e:	2303      	movs	r3, #3
 8015a50:	e067      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        return retval;
 8015a52:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a56:	e064      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8015a58:	210c      	movs	r1, #12
 8015a5a:	2000      	movs	r0, #0
 8015a5c:	f000 f978 	bl	8015d50 <LoRaMacCryptoDeriveLifeTimeKey>
 8015a60:	4603      	mov	r3, r0
 8015a62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015a66:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d002      	beq.n	8015a74 <LoRaMacCryptoHandleJoinAccept+0x114>
    {
        return retval;
 8015a6e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a72:	e056      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 8015a74:	210a      	movs	r1, #10
 8015a76:	2000      	movs	r0, #0
 8015a78:	f000 f96a 	bl	8015d50 <LoRaMacCryptoDeriveLifeTimeKey>
 8015a7c:	4603      	mov	r3, r0
 8015a7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015a82:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a86:	2b00      	cmp	r3, #0
 8015a88:	d002      	beq.n	8015a90 <LoRaMacCryptoHandleJoinAccept+0x130>
    {
        return retval;
 8015a8a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a8e:	e048      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	7a5b      	ldrb	r3, [r3, #9]
 8015a94:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8015a96:	687b      	ldr	r3, [r7, #4]
 8015a98:	7a9b      	ldrb	r3, [r3, #10]
 8015a9a:	021b      	lsls	r3, r3, #8
 8015a9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015a9e:	4313      	orrs	r3, r2
 8015aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	7adb      	ldrb	r3, [r3, #11]
 8015aa6:	041b      	lsls	r3, r3, #16
 8015aa8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015aaa:	4313      	orrs	r3, r2
 8015aac:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8015aae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015ab2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015ab4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015ab6:	2009      	movs	r0, #9
 8015ab8:	f7ff fcdc 	bl	8015474 <DeriveSessionKey10x>
 8015abc:	4603      	mov	r3, r0
 8015abe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015ac2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d002      	beq.n	8015ad0 <LoRaMacCryptoHandleJoinAccept+0x170>
        {
            return retval;
 8015aca:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015ace:	e028      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8015ad0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015ad4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015ad6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015ad8:	2008      	movs	r0, #8
 8015ada:	f7ff fccb 	bl	8015474 <DeriveSessionKey10x>
 8015ade:	4603      	mov	r3, r0
 8015ae0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015ae4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d002      	beq.n	8015af2 <LoRaMacCryptoHandleJoinAccept+0x192>
        {
            return retval;
 8015aec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015af0:	e017      	b.n	8015b22 <LoRaMacCryptoHandleJoinAccept+0x1c2>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8015af2:	4b0e      	ldr	r3, [pc, #56]	@ (8015b2c <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015af4:	681b      	ldr	r3, [r3, #0]
 8015af6:	7cfa      	ldrb	r2, [r7, #19]
 8015af8:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8015afa:	4b0c      	ldr	r3, [pc, #48]	@ (8015b2c <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015afc:	681b      	ldr	r3, [r3, #0]
 8015afe:	2200      	movs	r2, #0
 8015b00:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015b02:	4b0a      	ldr	r3, [pc, #40]	@ (8015b2c <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	f04f 32ff 	mov.w	r2, #4294967295
 8015b0a:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015b0c:	4b07      	ldr	r3, [pc, #28]	@ (8015b2c <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015b0e:	681b      	ldr	r3, [r3, #0]
 8015b10:	f04f 32ff 	mov.w	r2, #4294967295
 8015b14:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015b16:	4b05      	ldr	r3, [pc, #20]	@ (8015b2c <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8015b1e:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8015b20:	2300      	movs	r3, #0
}
 8015b22:	4618      	mov	r0, r3
 8015b24:	374c      	adds	r7, #76	@ 0x4c
 8015b26:	46bd      	mov	sp, r7
 8015b28:	bd90      	pop	{r4, r7, pc}
 8015b2a:	bf00      	nop
 8015b2c:	20001fb4 	.word	0x20001fb4

08015b30 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8015b30:	b590      	push	{r4, r7, lr}
 8015b32:	b08b      	sub	sp, #44	@ 0x2c
 8015b34:	af04      	add	r7, sp, #16
 8015b36:	60f8      	str	r0, [r7, #12]
 8015b38:	607b      	str	r3, [r7, #4]
 8015b3a:	460b      	mov	r3, r1
 8015b3c:	72fb      	strb	r3, [r7, #11]
 8015b3e:	4613      	mov	r3, r2
 8015b40:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015b42:	2312      	movs	r3, #18
 8015b44:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015b46:	2309      	movs	r3, #9
 8015b48:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d101      	bne.n	8015b54 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015b50:	2309      	movs	r3, #9
 8015b52:	e05e      	b.n	8015c12 <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8015b54:	4b31      	ldr	r3, [pc, #196]	@ (8015c1c <LoRaMacCryptoSecureMessage+0xec>)
 8015b56:	681b      	ldr	r3, [r3, #0]
 8015b58:	68db      	ldr	r3, [r3, #12]
 8015b5a:	68fa      	ldr	r2, [r7, #12]
 8015b5c:	429a      	cmp	r2, r3
 8015b5e:	d201      	bcs.n	8015b64 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015b60:	2306      	movs	r3, #6
 8015b62:	e056      	b.n	8015c12 <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d101      	bne.n	8015b72 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015b6e:	2308      	movs	r3, #8
 8015b70:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8015b72:	4b2a      	ldr	r3, [pc, #168]	@ (8015c1c <LoRaMacCryptoSecureMessage+0xec>)
 8015b74:	681b      	ldr	r3, [r3, #0]
 8015b76:	68db      	ldr	r3, [r3, #12]
 8015b78:	68fa      	ldr	r2, [r7, #12]
 8015b7a:	429a      	cmp	r2, r3
 8015b7c:	d916      	bls.n	8015bac <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015b88:	b219      	sxth	r1, r3
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	689c      	ldr	r4, [r3, #8]
 8015b8e:	7dfa      	ldrb	r2, [r7, #23]
 8015b90:	68fb      	ldr	r3, [r7, #12]
 8015b92:	9301      	str	r3, [sp, #4]
 8015b94:	2300      	movs	r3, #0
 8015b96:	9300      	str	r3, [sp, #0]
 8015b98:	4623      	mov	r3, r4
 8015b9a:	f7ff fa79 	bl	8015090 <PayloadEncrypt>
 8015b9e:	4603      	mov	r3, r0
 8015ba0:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015ba2:	7dbb      	ldrb	r3, [r7, #22]
 8015ba4:	2b00      	cmp	r3, #0
 8015ba6:	d001      	beq.n	8015bac <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8015ba8:	7dbb      	ldrb	r3, [r7, #22]
 8015baa:	e032      	b.n	8015c12 <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015bac:	6878      	ldr	r0, [r7, #4]
 8015bae:	f000 fb48 	bl	8016242 <LoRaMacSerializerData>
 8015bb2:	4603      	mov	r3, r0
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	d001      	beq.n	8015bbc <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015bb8:	2310      	movs	r3, #16
 8015bba:	e02a      	b.n	8015c12 <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015bbc:	2308      	movs	r3, #8
 8015bbe:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	6818      	ldr	r0, [r3, #0]
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	791b      	ldrb	r3, [r3, #4]
 8015bc8:	3b04      	subs	r3, #4
 8015bca:	b299      	uxth	r1, r3
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	689b      	ldr	r3, [r3, #8]
 8015bd0:	687a      	ldr	r2, [r7, #4]
 8015bd2:	322c      	adds	r2, #44	@ 0x2c
 8015bd4:	7dfc      	ldrb	r4, [r7, #23]
 8015bd6:	9203      	str	r2, [sp, #12]
 8015bd8:	68fa      	ldr	r2, [r7, #12]
 8015bda:	9202      	str	r2, [sp, #8]
 8015bdc:	9301      	str	r3, [sp, #4]
 8015bde:	2300      	movs	r3, #0
 8015be0:	9300      	str	r3, [sp, #0]
 8015be2:	2300      	movs	r3, #0
 8015be4:	4622      	mov	r2, r4
 8015be6:	f7ff fb52 	bl	801528e <ComputeCmacB0>
 8015bea:	4603      	mov	r3, r0
 8015bec:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015bee:	7dbb      	ldrb	r3, [r7, #22]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d001      	beq.n	8015bf8 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 8015bf4:	7dbb      	ldrb	r3, [r7, #22]
 8015bf6:	e00c      	b.n	8015c12 <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015bf8:	6878      	ldr	r0, [r7, #4]
 8015bfa:	f000 fb22 	bl	8016242 <LoRaMacSerializerData>
 8015bfe:	4603      	mov	r3, r0
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	d001      	beq.n	8015c08 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015c04:	2310      	movs	r3, #16
 8015c06:	e004      	b.n	8015c12 <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8015c08:	4b04      	ldr	r3, [pc, #16]	@ (8015c1c <LoRaMacCryptoSecureMessage+0xec>)
 8015c0a:	681b      	ldr	r3, [r3, #0]
 8015c0c:	68fa      	ldr	r2, [r7, #12]
 8015c0e:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8015c10:	2300      	movs	r3, #0
}
 8015c12:	4618      	mov	r0, r3
 8015c14:	371c      	adds	r7, #28
 8015c16:	46bd      	mov	sp, r7
 8015c18:	bd90      	pop	{r4, r7, pc}
 8015c1a:	bf00      	nop
 8015c1c:	20001fb4 	.word	0x20001fb4

08015c20 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8015c20:	b590      	push	{r4, r7, lr}
 8015c22:	b08b      	sub	sp, #44	@ 0x2c
 8015c24:	af04      	add	r7, sp, #16
 8015c26:	60b9      	str	r1, [r7, #8]
 8015c28:	607b      	str	r3, [r7, #4]
 8015c2a:	4603      	mov	r3, r0
 8015c2c:	73fb      	strb	r3, [r7, #15]
 8015c2e:	4613      	mov	r3, r2
 8015c30:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8015c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d101      	bne.n	8015c3c <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015c38:	2309      	movs	r3, #9
 8015c3a:	e083      	b.n	8015d44 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8015c3c:	7bbb      	ldrb	r3, [r7, #14]
 8015c3e:	6879      	ldr	r1, [r7, #4]
 8015c40:	4618      	mov	r0, r3
 8015c42:	f7ff fca1 	bl	8015588 <CheckFCntDown>
 8015c46:	4603      	mov	r3, r0
 8015c48:	f083 0301 	eor.w	r3, r3, #1
 8015c4c:	b2db      	uxtb	r3, r3
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d001      	beq.n	8015c56 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015c52:	2306      	movs	r3, #6
 8015c54:	e076      	b.n	8015d44 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015c56:	2312      	movs	r3, #18
 8015c58:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015c5a:	2309      	movs	r3, #9
 8015c5c:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8015c5e:	2308      	movs	r3, #8
 8015c60:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8015c62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015c64:	f000 f979 	bl	8015f5a <LoRaMacParserData>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d001      	beq.n	8015c72 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8015c6e:	230f      	movs	r3, #15
 8015c70:	e068      	b.n	8015d44 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8015c72:	f107 0210 	add.w	r2, r7, #16
 8015c76:	7bfb      	ldrb	r3, [r7, #15]
 8015c78:	4611      	mov	r1, r2
 8015c7a:	4618      	mov	r0, r3
 8015c7c:	f7ff fbd4 	bl	8015428 <GetKeyAddrItem>
 8015c80:	4603      	mov	r3, r0
 8015c82:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015c84:	7d7b      	ldrb	r3, [r7, #21]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d001      	beq.n	8015c8e <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8015c8a:	7d7b      	ldrb	r3, [r7, #21]
 8015c8c:	e05a      	b.n	8015d44 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8015c8e:	693b      	ldr	r3, [r7, #16]
 8015c90:	785b      	ldrb	r3, [r3, #1]
 8015c92:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8015c94:	693b      	ldr	r3, [r7, #16]
 8015c96:	789b      	ldrb	r3, [r3, #2]
 8015c98:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8015c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c9c:	689b      	ldr	r3, [r3, #8]
 8015c9e:	68ba      	ldr	r2, [r7, #8]
 8015ca0:	429a      	cmp	r2, r3
 8015ca2:	d001      	beq.n	8015ca8 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8015ca4:	2302      	movs	r3, #2
 8015ca6:	e04d      	b.n	8015d44 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8015ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015caa:	7b1b      	ldrb	r3, [r3, #12]
 8015cac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8015cb0:	b2db      	uxtb	r3, r3
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	bf14      	ite	ne
 8015cb6:	2301      	movne	r3, #1
 8015cb8:	2300      	moveq	r3, #0
 8015cba:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8015cbc:	4b23      	ldr	r3, [pc, #140]	@ (8015d4c <LoRaMacCryptoUnsecureMessage+0x12c>)
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	789b      	ldrb	r3, [r3, #2]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d101      	bne.n	8015cca <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8015cc6:	2300      	movs	r3, #0
 8015cc8:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8015cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ccc:	6818      	ldr	r0, [r3, #0]
 8015cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cd0:	791b      	ldrb	r3, [r3, #4]
 8015cd2:	3b04      	subs	r3, #4
 8015cd4:	b299      	uxth	r1, r3
 8015cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015cda:	7dbc      	ldrb	r4, [r7, #22]
 8015cdc:	7d3a      	ldrb	r2, [r7, #20]
 8015cde:	9303      	str	r3, [sp, #12]
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	9302      	str	r3, [sp, #8]
 8015ce4:	68bb      	ldr	r3, [r7, #8]
 8015ce6:	9301      	str	r3, [sp, #4]
 8015ce8:	2301      	movs	r3, #1
 8015cea:	9300      	str	r3, [sp, #0]
 8015cec:	4623      	mov	r3, r4
 8015cee:	f7ff fb0c 	bl	801530a <VerifyCmacB0>
 8015cf2:	4603      	mov	r3, r0
 8015cf4:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015cf6:	7d7b      	ldrb	r3, [r7, #21]
 8015cf8:	2b00      	cmp	r3, #0
 8015cfa:	d001      	beq.n	8015d00 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8015cfc:	7d7b      	ldrb	r3, [r7, #21]
 8015cfe:	e021      	b.n	8015d44 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8015d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d101      	bne.n	8015d0e <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015d0a:	2308      	movs	r3, #8
 8015d0c:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8015d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d10:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015d18:	b219      	sxth	r1, r3
 8015d1a:	7dfa      	ldrb	r2, [r7, #23]
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	9301      	str	r3, [sp, #4]
 8015d20:	2301      	movs	r3, #1
 8015d22:	9300      	str	r3, [sp, #0]
 8015d24:	68bb      	ldr	r3, [r7, #8]
 8015d26:	f7ff f9b3 	bl	8015090 <PayloadEncrypt>
 8015d2a:	4603      	mov	r3, r0
 8015d2c:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015d2e:	7d7b      	ldrb	r3, [r7, #21]
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d001      	beq.n	8015d38 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 8015d34:	7d7b      	ldrb	r3, [r7, #21]
 8015d36:	e005      	b.n	8015d44 <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8015d38:	7bbb      	ldrb	r3, [r7, #14]
 8015d3a:	6879      	ldr	r1, [r7, #4]
 8015d3c:	4618      	mov	r0, r3
 8015d3e:	f7ff fc47 	bl	80155d0 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8015d42:	2300      	movs	r3, #0
}
 8015d44:	4618      	mov	r0, r3
 8015d46:	371c      	adds	r7, #28
 8015d48:	46bd      	mov	sp, r7
 8015d4a:	bd90      	pop	{r4, r7, pc}
 8015d4c:	20001fb4 	.word	0x20001fb4

08015d50 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8015d50:	b580      	push	{r7, lr}
 8015d52:	b088      	sub	sp, #32
 8015d54:	af00      	add	r7, sp, #0
 8015d56:	4603      	mov	r3, r0
 8015d58:	460a      	mov	r2, r1
 8015d5a:	71fb      	strb	r3, [r7, #7]
 8015d5c:	4613      	mov	r3, r2
 8015d5e:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8015d60:	f107 030c 	add.w	r3, r7, #12
 8015d64:	2200      	movs	r2, #0
 8015d66:	601a      	str	r2, [r3, #0]
 8015d68:	605a      	str	r2, [r3, #4]
 8015d6a:	609a      	str	r2, [r3, #8]
 8015d6c:	60da      	str	r2, [r3, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8015d6e:	2300      	movs	r3, #0
 8015d70:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 8015d72:	79bb      	ldrb	r3, [r7, #6]
 8015d74:	2b0c      	cmp	r3, #12
 8015d76:	d00b      	beq.n	8015d90 <LoRaMacCryptoDeriveLifeTimeKey+0x40>
 8015d78:	2b0c      	cmp	r3, #12
 8015d7a:	dc0f      	bgt.n	8015d9c <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
 8015d7c:	2b0a      	cmp	r3, #10
 8015d7e:	d00a      	beq.n	8015d96 <LoRaMacCryptoDeriveLifeTimeKey+0x46>
 8015d80:	2b0b      	cmp	r3, #11
 8015d82:	d10b      	bne.n	8015d9c <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 8015d84:	79fb      	ldrb	r3, [r7, #7]
 8015d86:	2b01      	cmp	r3, #1
 8015d88:	d10a      	bne.n	8015da0 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
            {
                compBase[0] = 0x20;
 8015d8a:	2320      	movs	r3, #32
 8015d8c:	733b      	strb	r3, [r7, #12]
            }
            break;
 8015d8e:	e007      	b.n	8015da0 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 8015d90:	230b      	movs	r3, #11
 8015d92:	77fb      	strb	r3, [r7, #31]
            break;
 8015d94:	e005      	b.n	8015da2 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8015d96:	2330      	movs	r3, #48	@ 0x30
 8015d98:	733b      	strb	r3, [r7, #12]
            break;
 8015d9a:	e002      	b.n	8015da2 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8015d9c:	230a      	movs	r3, #10
 8015d9e:	e00d      	b.n	8015dbc <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
            break;
 8015da0:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 8015da2:	79ba      	ldrb	r2, [r7, #6]
 8015da4:	7ff9      	ldrb	r1, [r7, #31]
 8015da6:	f107 030c 	add.w	r3, r7, #12
 8015daa:	4618      	mov	r0, r3
 8015dac:	f7f7 fc10 	bl	800d5d0 <SecureElementDeriveAndStoreKey>
 8015db0:	4603      	mov	r3, r0
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d001      	beq.n	8015dba <LoRaMacCryptoDeriveLifeTimeKey+0x6a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015db6:	230e      	movs	r3, #14
 8015db8:	e000      	b.n	8015dbc <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015dba:	2300      	movs	r3, #0
}
 8015dbc:	4618      	mov	r0, r3
 8015dbe:	3720      	adds	r7, #32
 8015dc0:	46bd      	mov	sp, r7
 8015dc2:	bd80      	pop	{r7, pc}

08015dc4 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8015dc4:	b580      	push	{r7, lr}
 8015dc6:	b084      	sub	sp, #16
 8015dc8:	af00      	add	r7, sp, #0
 8015dca:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d003      	beq.n	8015dda <LoRaMacParserJoinAccept+0x16>
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	681b      	ldr	r3, [r3, #0]
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d101      	bne.n	8015dde <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015dda:	2302      	movs	r3, #2
 8015ddc:	e0b9      	b.n	8015f52 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8015dde:	2300      	movs	r3, #0
 8015de0:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	681a      	ldr	r2, [r3, #0]
 8015de6:	89fb      	ldrh	r3, [r7, #14]
 8015de8:	1c59      	adds	r1, r3, #1
 8015dea:	81f9      	strh	r1, [r7, #14]
 8015dec:	4413      	add	r3, r2
 8015dee:	781a      	ldrb	r2, [r3, #0]
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	1d98      	adds	r0, r3, #6
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	681a      	ldr	r2, [r3, #0]
 8015dfc:	89fb      	ldrh	r3, [r7, #14]
 8015dfe:	4413      	add	r3, r2
 8015e00:	2203      	movs	r2, #3
 8015e02:	4619      	mov	r1, r3
 8015e04:	f002 fe4d 	bl	8018aa2 <memcpy1>
    bufItr = bufItr + 3;
 8015e08:	89fb      	ldrh	r3, [r7, #14]
 8015e0a:	3303      	adds	r3, #3
 8015e0c:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	f103 0009 	add.w	r0, r3, #9
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	681a      	ldr	r2, [r3, #0]
 8015e18:	89fb      	ldrh	r3, [r7, #14]
 8015e1a:	4413      	add	r3, r2
 8015e1c:	2203      	movs	r2, #3
 8015e1e:	4619      	mov	r1, r3
 8015e20:	f002 fe3f 	bl	8018aa2 <memcpy1>
    bufItr = bufItr + 3;
 8015e24:	89fb      	ldrh	r3, [r7, #14]
 8015e26:	3303      	adds	r3, #3
 8015e28:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	681a      	ldr	r2, [r3, #0]
 8015e2e:	89fb      	ldrh	r3, [r7, #14]
 8015e30:	1c59      	adds	r1, r3, #1
 8015e32:	81f9      	strh	r1, [r7, #14]
 8015e34:	4413      	add	r3, r2
 8015e36:	781b      	ldrb	r3, [r3, #0]
 8015e38:	461a      	mov	r2, r3
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	681a      	ldr	r2, [r3, #0]
 8015e42:	89fb      	ldrh	r3, [r7, #14]
 8015e44:	1c59      	adds	r1, r3, #1
 8015e46:	81f9      	strh	r1, [r7, #14]
 8015e48:	4413      	add	r3, r2
 8015e4a:	781b      	ldrb	r3, [r3, #0]
 8015e4c:	021a      	lsls	r2, r3, #8
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	68db      	ldr	r3, [r3, #12]
 8015e52:	431a      	orrs	r2, r3
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	681a      	ldr	r2, [r3, #0]
 8015e5c:	89fb      	ldrh	r3, [r7, #14]
 8015e5e:	1c59      	adds	r1, r3, #1
 8015e60:	81f9      	strh	r1, [r7, #14]
 8015e62:	4413      	add	r3, r2
 8015e64:	781b      	ldrb	r3, [r3, #0]
 8015e66:	041a      	lsls	r2, r3, #16
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	68db      	ldr	r3, [r3, #12]
 8015e6c:	431a      	orrs	r2, r3
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	681a      	ldr	r2, [r3, #0]
 8015e76:	89fb      	ldrh	r3, [r7, #14]
 8015e78:	1c59      	adds	r1, r3, #1
 8015e7a:	81f9      	strh	r1, [r7, #14]
 8015e7c:	4413      	add	r3, r2
 8015e7e:	781b      	ldrb	r3, [r3, #0]
 8015e80:	061a      	lsls	r2, r3, #24
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	68db      	ldr	r3, [r3, #12]
 8015e86:	431a      	orrs	r2, r3
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	681a      	ldr	r2, [r3, #0]
 8015e90:	89fb      	ldrh	r3, [r7, #14]
 8015e92:	1c59      	adds	r1, r3, #1
 8015e94:	81f9      	strh	r1, [r7, #14]
 8015e96:	4413      	add	r3, r2
 8015e98:	781a      	ldrb	r2, [r3, #0]
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	681a      	ldr	r2, [r3, #0]
 8015ea2:	89fb      	ldrh	r3, [r7, #14]
 8015ea4:	1c59      	adds	r1, r3, #1
 8015ea6:	81f9      	strh	r1, [r7, #14]
 8015ea8:	4413      	add	r3, r2
 8015eaa:	781a      	ldrb	r2, [r3, #0]
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	791b      	ldrb	r3, [r3, #4]
 8015eb4:	1f1a      	subs	r2, r3, #4
 8015eb6:	89fb      	ldrh	r3, [r7, #14]
 8015eb8:	1ad3      	subs	r3, r2, r3
 8015eba:	2b10      	cmp	r3, #16
 8015ebc:	d10e      	bne.n	8015edc <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	f103 0012 	add.w	r0, r3, #18
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	681a      	ldr	r2, [r3, #0]
 8015ec8:	89fb      	ldrh	r3, [r7, #14]
 8015eca:	4413      	add	r3, r2
 8015ecc:	2210      	movs	r2, #16
 8015ece:	4619      	mov	r1, r3
 8015ed0:	f002 fde7 	bl	8018aa2 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8015ed4:	89fb      	ldrh	r3, [r7, #14]
 8015ed6:	3310      	adds	r3, #16
 8015ed8:	81fb      	strh	r3, [r7, #14]
 8015eda:	e008      	b.n	8015eee <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	791b      	ldrb	r3, [r3, #4]
 8015ee0:	1f1a      	subs	r2, r3, #4
 8015ee2:	89fb      	ldrh	r3, [r7, #14]
 8015ee4:	1ad3      	subs	r3, r2, r3
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	dd01      	ble.n	8015eee <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8015eea:	2301      	movs	r3, #1
 8015eec:	e031      	b.n	8015f52 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	681a      	ldr	r2, [r3, #0]
 8015ef2:	89fb      	ldrh	r3, [r7, #14]
 8015ef4:	1c59      	adds	r1, r3, #1
 8015ef6:	81f9      	strh	r1, [r7, #14]
 8015ef8:	4413      	add	r3, r2
 8015efa:	781b      	ldrb	r3, [r3, #0]
 8015efc:	461a      	mov	r2, r3
 8015efe:	687b      	ldr	r3, [r7, #4]
 8015f00:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	681a      	ldr	r2, [r3, #0]
 8015f06:	89fb      	ldrh	r3, [r7, #14]
 8015f08:	1c59      	adds	r1, r3, #1
 8015f0a:	81f9      	strh	r1, [r7, #14]
 8015f0c:	4413      	add	r3, r2
 8015f0e:	781b      	ldrb	r3, [r3, #0]
 8015f10:	021a      	lsls	r2, r3, #8
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015f16:	431a      	orrs	r2, r3
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	681a      	ldr	r2, [r3, #0]
 8015f20:	89fb      	ldrh	r3, [r7, #14]
 8015f22:	1c59      	adds	r1, r3, #1
 8015f24:	81f9      	strh	r1, [r7, #14]
 8015f26:	4413      	add	r3, r2
 8015f28:	781b      	ldrb	r3, [r3, #0]
 8015f2a:	041a      	lsls	r2, r3, #16
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015f30:	431a      	orrs	r2, r3
 8015f32:	687b      	ldr	r3, [r7, #4]
 8015f34:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	681a      	ldr	r2, [r3, #0]
 8015f3a:	89fb      	ldrh	r3, [r7, #14]
 8015f3c:	1c59      	adds	r1, r3, #1
 8015f3e:	81f9      	strh	r1, [r7, #14]
 8015f40:	4413      	add	r3, r2
 8015f42:	781b      	ldrb	r3, [r3, #0]
 8015f44:	061a      	lsls	r2, r3, #24
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015f4a:	431a      	orrs	r2, r3
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 8015f50:	2300      	movs	r3, #0
}
 8015f52:	4618      	mov	r0, r3
 8015f54:	3710      	adds	r7, #16
 8015f56:	46bd      	mov	sp, r7
 8015f58:	bd80      	pop	{r7, pc}

08015f5a <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8015f5a:	b580      	push	{r7, lr}
 8015f5c:	b084      	sub	sp, #16
 8015f5e:	af00      	add	r7, sp, #0
 8015f60:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d003      	beq.n	8015f70 <LoRaMacParserData+0x16>
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	d101      	bne.n	8015f74 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015f70:	2302      	movs	r3, #2
 8015f72:	e0e0      	b.n	8016136 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8015f74:	2300      	movs	r3, #0
 8015f76:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	681a      	ldr	r2, [r3, #0]
 8015f7c:	89fb      	ldrh	r3, [r7, #14]
 8015f7e:	1c59      	adds	r1, r3, #1
 8015f80:	81f9      	strh	r1, [r7, #14]
 8015f82:	4413      	add	r3, r2
 8015f84:	781a      	ldrb	r2, [r3, #0]
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	681a      	ldr	r2, [r3, #0]
 8015f8e:	89fb      	ldrh	r3, [r7, #14]
 8015f90:	1c59      	adds	r1, r3, #1
 8015f92:	81f9      	strh	r1, [r7, #14]
 8015f94:	4413      	add	r3, r2
 8015f96:	781b      	ldrb	r3, [r3, #0]
 8015f98:	461a      	mov	r2, r3
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	681a      	ldr	r2, [r3, #0]
 8015fa2:	89fb      	ldrh	r3, [r7, #14]
 8015fa4:	1c59      	adds	r1, r3, #1
 8015fa6:	81f9      	strh	r1, [r7, #14]
 8015fa8:	4413      	add	r3, r2
 8015faa:	781b      	ldrb	r3, [r3, #0]
 8015fac:	021a      	lsls	r2, r3, #8
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	689b      	ldr	r3, [r3, #8]
 8015fb2:	431a      	orrs	r2, r3
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	681a      	ldr	r2, [r3, #0]
 8015fbc:	89fb      	ldrh	r3, [r7, #14]
 8015fbe:	1c59      	adds	r1, r3, #1
 8015fc0:	81f9      	strh	r1, [r7, #14]
 8015fc2:	4413      	add	r3, r2
 8015fc4:	781b      	ldrb	r3, [r3, #0]
 8015fc6:	041a      	lsls	r2, r3, #16
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	689b      	ldr	r3, [r3, #8]
 8015fcc:	431a      	orrs	r2, r3
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	681a      	ldr	r2, [r3, #0]
 8015fd6:	89fb      	ldrh	r3, [r7, #14]
 8015fd8:	1c59      	adds	r1, r3, #1
 8015fda:	81f9      	strh	r1, [r7, #14]
 8015fdc:	4413      	add	r3, r2
 8015fde:	781b      	ldrb	r3, [r3, #0]
 8015fe0:	061a      	lsls	r2, r3, #24
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	689b      	ldr	r3, [r3, #8]
 8015fe6:	431a      	orrs	r2, r3
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	681a      	ldr	r2, [r3, #0]
 8015ff0:	89fb      	ldrh	r3, [r7, #14]
 8015ff2:	1c59      	adds	r1, r3, #1
 8015ff4:	81f9      	strh	r1, [r7, #14]
 8015ff6:	4413      	add	r3, r2
 8015ff8:	781a      	ldrb	r2, [r3, #0]
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	681a      	ldr	r2, [r3, #0]
 8016002:	89fb      	ldrh	r3, [r7, #14]
 8016004:	1c59      	adds	r1, r3, #1
 8016006:	81f9      	strh	r1, [r7, #14]
 8016008:	4413      	add	r3, r2
 801600a:	781b      	ldrb	r3, [r3, #0]
 801600c:	461a      	mov	r2, r3
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	681a      	ldr	r2, [r3, #0]
 8016016:	89fb      	ldrh	r3, [r7, #14]
 8016018:	1c59      	adds	r1, r3, #1
 801601a:	81f9      	strh	r1, [r7, #14]
 801601c:	4413      	add	r3, r2
 801601e:	781b      	ldrb	r3, [r3, #0]
 8016020:	0219      	lsls	r1, r3, #8
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	89db      	ldrh	r3, [r3, #14]
 8016026:	b21a      	sxth	r2, r3
 8016028:	b20b      	sxth	r3, r1
 801602a:	4313      	orrs	r3, r2
 801602c:	b21b      	sxth	r3, r3
 801602e:	b29a      	uxth	r2, r3
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	f103 0010 	add.w	r0, r3, #16
 801603a:	687b      	ldr	r3, [r7, #4]
 801603c:	681a      	ldr	r2, [r3, #0]
 801603e:	89fb      	ldrh	r3, [r7, #14]
 8016040:	18d1      	adds	r1, r2, r3
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	7b1b      	ldrb	r3, [r3, #12]
 8016046:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801604a:	b2db      	uxtb	r3, r3
 801604c:	461a      	mov	r2, r3
 801604e:	f002 fd28 	bl	8018aa2 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	7b1b      	ldrb	r3, [r3, #12]
 8016056:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801605a:	b2db      	uxtb	r3, r3
 801605c:	461a      	mov	r2, r3
 801605e:	89fb      	ldrh	r3, [r7, #14]
 8016060:	4413      	add	r3, r2
 8016062:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	2200      	movs	r2, #0
 8016068:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	2200      	movs	r2, #0
 8016070:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	791b      	ldrb	r3, [r3, #4]
 8016078:	461a      	mov	r2, r3
 801607a:	89fb      	ldrh	r3, [r7, #14]
 801607c:	1ad3      	subs	r3, r2, r3
 801607e:	2b04      	cmp	r3, #4
 8016080:	dd27      	ble.n	80160d2 <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	681a      	ldr	r2, [r3, #0]
 8016086:	89fb      	ldrh	r3, [r7, #14]
 8016088:	1c59      	adds	r1, r3, #1
 801608a:	81f9      	strh	r1, [r7, #14]
 801608c:	4413      	add	r3, r2
 801608e:	781a      	ldrb	r2, [r3, #0]
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8016096:	687b      	ldr	r3, [r7, #4]
 8016098:	791a      	ldrb	r2, [r3, #4]
 801609a:	89fb      	ldrh	r3, [r7, #14]
 801609c:	b2db      	uxtb	r3, r3
 801609e:	1ad3      	subs	r3, r2, r3
 80160a0:	b2db      	uxtb	r3, r3
 80160a2:	3b04      	subs	r3, #4
 80160a4:	b2da      	uxtb	r2, r3
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	681a      	ldr	r2, [r3, #0]
 80160b4:	89fb      	ldrh	r3, [r7, #14]
 80160b6:	18d1      	adds	r1, r2, r3
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80160be:	461a      	mov	r2, r3
 80160c0:	f002 fcef 	bl	8018aa2 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80160ca:	461a      	mov	r2, r3
 80160cc:	89fb      	ldrh	r3, [r7, #14]
 80160ce:	4413      	add	r3, r2
 80160d0:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	681a      	ldr	r2, [r3, #0]
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	791b      	ldrb	r3, [r3, #4]
 80160da:	3b04      	subs	r3, #4
 80160dc:	4413      	add	r3, r2
 80160de:	781b      	ldrb	r3, [r3, #0]
 80160e0:	461a      	mov	r2, r3
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80160ea:	687b      	ldr	r3, [r7, #4]
 80160ec:	6819      	ldr	r1, [r3, #0]
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	791b      	ldrb	r3, [r3, #4]
 80160f2:	3b03      	subs	r3, #3
 80160f4:	440b      	add	r3, r1
 80160f6:	781b      	ldrb	r3, [r3, #0]
 80160f8:	021b      	lsls	r3, r3, #8
 80160fa:	431a      	orrs	r2, r3
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	6819      	ldr	r1, [r3, #0]
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	791b      	ldrb	r3, [r3, #4]
 801610c:	3b02      	subs	r3, #2
 801610e:	440b      	add	r3, r1
 8016110:	781b      	ldrb	r3, [r3, #0]
 8016112:	041b      	lsls	r3, r3, #16
 8016114:	431a      	orrs	r2, r3
 8016116:	687b      	ldr	r3, [r7, #4]
 8016118:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	6819      	ldr	r1, [r3, #0]
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	791b      	ldrb	r3, [r3, #4]
 8016126:	3b01      	subs	r3, #1
 8016128:	440b      	add	r3, r1
 801612a:	781b      	ldrb	r3, [r3, #0]
 801612c:	061b      	lsls	r3, r3, #24
 801612e:	431a      	orrs	r2, r3
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8016134:	2300      	movs	r3, #0
}
 8016136:	4618      	mov	r0, r3
 8016138:	3710      	adds	r7, #16
 801613a:	46bd      	mov	sp, r7
 801613c:	bd80      	pop	{r7, pc}

0801613e <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801613e:	b580      	push	{r7, lr}
 8016140:	b084      	sub	sp, #16
 8016142:	af00      	add	r7, sp, #0
 8016144:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	2b00      	cmp	r3, #0
 801614a:	d003      	beq.n	8016154 <LoRaMacSerializerJoinRequest+0x16>
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	681b      	ldr	r3, [r3, #0]
 8016150:	2b00      	cmp	r3, #0
 8016152:	d101      	bne.n	8016158 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8016154:	2301      	movs	r3, #1
 8016156:	e070      	b.n	801623a <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8016158:	2300      	movs	r3, #0
 801615a:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	791b      	ldrb	r3, [r3, #4]
 8016160:	2b16      	cmp	r3, #22
 8016162:	d801      	bhi.n	8016168 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8016164:	2302      	movs	r3, #2
 8016166:	e068      	b.n	801623a <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	681a      	ldr	r2, [r3, #0]
 801616c:	89fb      	ldrh	r3, [r7, #14]
 801616e:	1c59      	adds	r1, r3, #1
 8016170:	81f9      	strh	r1, [r7, #14]
 8016172:	4413      	add	r3, r2
 8016174:	687a      	ldr	r2, [r7, #4]
 8016176:	7952      	ldrb	r2, [r2, #5]
 8016178:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	681a      	ldr	r2, [r3, #0]
 801617e:	89fb      	ldrh	r3, [r7, #14]
 8016180:	18d0      	adds	r0, r2, r3
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	3306      	adds	r3, #6
 8016186:	2208      	movs	r2, #8
 8016188:	4619      	mov	r1, r3
 801618a:	f002 fca5 	bl	8018ad8 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801618e:	89fb      	ldrh	r3, [r7, #14]
 8016190:	3308      	adds	r3, #8
 8016192:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	681a      	ldr	r2, [r3, #0]
 8016198:	89fb      	ldrh	r3, [r7, #14]
 801619a:	18d0      	adds	r0, r2, r3
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	330e      	adds	r3, #14
 80161a0:	2208      	movs	r2, #8
 80161a2:	4619      	mov	r1, r3
 80161a4:	f002 fc98 	bl	8018ad8 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 80161a8:	89fb      	ldrh	r3, [r7, #14]
 80161aa:	3308      	adds	r3, #8
 80161ac:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	8ad9      	ldrh	r1, [r3, #22]
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	681a      	ldr	r2, [r3, #0]
 80161b6:	89fb      	ldrh	r3, [r7, #14]
 80161b8:	1c58      	adds	r0, r3, #1
 80161ba:	81f8      	strh	r0, [r7, #14]
 80161bc:	4413      	add	r3, r2
 80161be:	b2ca      	uxtb	r2, r1
 80161c0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	8adb      	ldrh	r3, [r3, #22]
 80161c6:	0a1b      	lsrs	r3, r3, #8
 80161c8:	b299      	uxth	r1, r3
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	681a      	ldr	r2, [r3, #0]
 80161ce:	89fb      	ldrh	r3, [r7, #14]
 80161d0:	1c58      	adds	r0, r3, #1
 80161d2:	81f8      	strh	r0, [r7, #14]
 80161d4:	4413      	add	r3, r2
 80161d6:	b2ca      	uxtb	r2, r1
 80161d8:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	6999      	ldr	r1, [r3, #24]
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	681a      	ldr	r2, [r3, #0]
 80161e2:	89fb      	ldrh	r3, [r7, #14]
 80161e4:	1c58      	adds	r0, r3, #1
 80161e6:	81f8      	strh	r0, [r7, #14]
 80161e8:	4413      	add	r3, r2
 80161ea:	b2ca      	uxtb	r2, r1
 80161ec:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	699b      	ldr	r3, [r3, #24]
 80161f2:	0a19      	lsrs	r1, r3, #8
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	681a      	ldr	r2, [r3, #0]
 80161f8:	89fb      	ldrh	r3, [r7, #14]
 80161fa:	1c58      	adds	r0, r3, #1
 80161fc:	81f8      	strh	r0, [r7, #14]
 80161fe:	4413      	add	r3, r2
 8016200:	b2ca      	uxtb	r2, r1
 8016202:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	699b      	ldr	r3, [r3, #24]
 8016208:	0c19      	lsrs	r1, r3, #16
 801620a:	687b      	ldr	r3, [r7, #4]
 801620c:	681a      	ldr	r2, [r3, #0]
 801620e:	89fb      	ldrh	r3, [r7, #14]
 8016210:	1c58      	adds	r0, r3, #1
 8016212:	81f8      	strh	r0, [r7, #14]
 8016214:	4413      	add	r3, r2
 8016216:	b2ca      	uxtb	r2, r1
 8016218:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	699b      	ldr	r3, [r3, #24]
 801621e:	0e19      	lsrs	r1, r3, #24
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	681a      	ldr	r2, [r3, #0]
 8016224:	89fb      	ldrh	r3, [r7, #14]
 8016226:	1c58      	adds	r0, r3, #1
 8016228:	81f8      	strh	r0, [r7, #14]
 801622a:	4413      	add	r3, r2
 801622c:	b2ca      	uxtb	r2, r1
 801622e:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8016230:	89fb      	ldrh	r3, [r7, #14]
 8016232:	b2da      	uxtb	r2, r3
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8016238:	2300      	movs	r3, #0
}
 801623a:	4618      	mov	r0, r3
 801623c:	3710      	adds	r7, #16
 801623e:	46bd      	mov	sp, r7
 8016240:	bd80      	pop	{r7, pc}

08016242 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8016242:	b580      	push	{r7, lr}
 8016244:	b084      	sub	sp, #16
 8016246:	af00      	add	r7, sp, #0
 8016248:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	2b00      	cmp	r3, #0
 801624e:	d003      	beq.n	8016258 <LoRaMacSerializerData+0x16>
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	681b      	ldr	r3, [r3, #0]
 8016254:	2b00      	cmp	r3, #0
 8016256:	d101      	bne.n	801625c <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8016258:	2301      	movs	r3, #1
 801625a:	e0e3      	b.n	8016424 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 801625c:	2300      	movs	r3, #0
 801625e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8016260:	2308      	movs	r3, #8
 8016262:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	7b1b      	ldrb	r3, [r3, #12]
 8016268:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801626c:	b2db      	uxtb	r3, r3
 801626e:	461a      	mov	r2, r3
 8016270:	89bb      	ldrh	r3, [r7, #12]
 8016272:	4413      	add	r3, r2
 8016274:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801627c:	2b00      	cmp	r3, #0
 801627e:	d002      	beq.n	8016286 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8016280:	89bb      	ldrh	r3, [r7, #12]
 8016282:	3301      	adds	r3, #1
 8016284:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801628c:	461a      	mov	r2, r3
 801628e:	89bb      	ldrh	r3, [r7, #12]
 8016290:	4413      	add	r3, r2
 8016292:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8016294:	89bb      	ldrh	r3, [r7, #12]
 8016296:	3304      	adds	r3, #4
 8016298:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	791b      	ldrb	r3, [r3, #4]
 801629e:	461a      	mov	r2, r3
 80162a0:	89bb      	ldrh	r3, [r7, #12]
 80162a2:	4293      	cmp	r3, r2
 80162a4:	d901      	bls.n	80162aa <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80162a6:	2302      	movs	r3, #2
 80162a8:	e0bc      	b.n	8016424 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	681a      	ldr	r2, [r3, #0]
 80162ae:	89fb      	ldrh	r3, [r7, #14]
 80162b0:	1c59      	adds	r1, r3, #1
 80162b2:	81f9      	strh	r1, [r7, #14]
 80162b4:	4413      	add	r3, r2
 80162b6:	687a      	ldr	r2, [r7, #4]
 80162b8:	7952      	ldrb	r2, [r2, #5]
 80162ba:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	6899      	ldr	r1, [r3, #8]
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	681a      	ldr	r2, [r3, #0]
 80162c4:	89fb      	ldrh	r3, [r7, #14]
 80162c6:	1c58      	adds	r0, r3, #1
 80162c8:	81f8      	strh	r0, [r7, #14]
 80162ca:	4413      	add	r3, r2
 80162cc:	b2ca      	uxtb	r2, r1
 80162ce:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	689b      	ldr	r3, [r3, #8]
 80162d4:	0a19      	lsrs	r1, r3, #8
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	681a      	ldr	r2, [r3, #0]
 80162da:	89fb      	ldrh	r3, [r7, #14]
 80162dc:	1c58      	adds	r0, r3, #1
 80162de:	81f8      	strh	r0, [r7, #14]
 80162e0:	4413      	add	r3, r2
 80162e2:	b2ca      	uxtb	r2, r1
 80162e4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	689b      	ldr	r3, [r3, #8]
 80162ea:	0c19      	lsrs	r1, r3, #16
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	681a      	ldr	r2, [r3, #0]
 80162f0:	89fb      	ldrh	r3, [r7, #14]
 80162f2:	1c58      	adds	r0, r3, #1
 80162f4:	81f8      	strh	r0, [r7, #14]
 80162f6:	4413      	add	r3, r2
 80162f8:	b2ca      	uxtb	r2, r1
 80162fa:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	689b      	ldr	r3, [r3, #8]
 8016300:	0e19      	lsrs	r1, r3, #24
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	681a      	ldr	r2, [r3, #0]
 8016306:	89fb      	ldrh	r3, [r7, #14]
 8016308:	1c58      	adds	r0, r3, #1
 801630a:	81f8      	strh	r0, [r7, #14]
 801630c:	4413      	add	r3, r2
 801630e:	b2ca      	uxtb	r2, r1
 8016310:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	681a      	ldr	r2, [r3, #0]
 8016316:	89fb      	ldrh	r3, [r7, #14]
 8016318:	1c59      	adds	r1, r3, #1
 801631a:	81f9      	strh	r1, [r7, #14]
 801631c:	4413      	add	r3, r2
 801631e:	687a      	ldr	r2, [r7, #4]
 8016320:	7b12      	ldrb	r2, [r2, #12]
 8016322:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	89d9      	ldrh	r1, [r3, #14]
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	681a      	ldr	r2, [r3, #0]
 801632c:	89fb      	ldrh	r3, [r7, #14]
 801632e:	1c58      	adds	r0, r3, #1
 8016330:	81f8      	strh	r0, [r7, #14]
 8016332:	4413      	add	r3, r2
 8016334:	b2ca      	uxtb	r2, r1
 8016336:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	89db      	ldrh	r3, [r3, #14]
 801633c:	0a1b      	lsrs	r3, r3, #8
 801633e:	b299      	uxth	r1, r3
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	681a      	ldr	r2, [r3, #0]
 8016344:	89fb      	ldrh	r3, [r7, #14]
 8016346:	1c58      	adds	r0, r3, #1
 8016348:	81f8      	strh	r0, [r7, #14]
 801634a:	4413      	add	r3, r2
 801634c:	b2ca      	uxtb	r2, r1
 801634e:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	681a      	ldr	r2, [r3, #0]
 8016354:	89fb      	ldrh	r3, [r7, #14]
 8016356:	18d0      	adds	r0, r2, r3
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	f103 0110 	add.w	r1, r3, #16
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	7b1b      	ldrb	r3, [r3, #12]
 8016362:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8016366:	b2db      	uxtb	r3, r3
 8016368:	461a      	mov	r2, r3
 801636a:	f002 fb9a 	bl	8018aa2 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	7b1b      	ldrb	r3, [r3, #12]
 8016372:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8016376:	b2db      	uxtb	r3, r3
 8016378:	461a      	mov	r2, r3
 801637a:	89fb      	ldrh	r3, [r7, #14]
 801637c:	4413      	add	r3, r2
 801637e:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016386:	2b00      	cmp	r3, #0
 8016388:	d009      	beq.n	801639e <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	681a      	ldr	r2, [r3, #0]
 801638e:	89fb      	ldrh	r3, [r7, #14]
 8016390:	1c59      	adds	r1, r3, #1
 8016392:	81f9      	strh	r1, [r7, #14]
 8016394:	4413      	add	r3, r2
 8016396:	687a      	ldr	r2, [r7, #4]
 8016398:	f892 2020 	ldrb.w	r2, [r2, #32]
 801639c:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	681a      	ldr	r2, [r3, #0]
 80163a2:	89fb      	ldrh	r3, [r7, #14]
 80163a4:	18d0      	adds	r0, r2, r3
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80163b0:	461a      	mov	r2, r3
 80163b2:	f002 fb76 	bl	8018aa2 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80163bc:	461a      	mov	r2, r3
 80163be:	89fb      	ldrh	r3, [r7, #14]
 80163c0:	4413      	add	r3, r2
 80163c2:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	681a      	ldr	r2, [r3, #0]
 80163cc:	89fb      	ldrh	r3, [r7, #14]
 80163ce:	1c58      	adds	r0, r3, #1
 80163d0:	81f8      	strh	r0, [r7, #14]
 80163d2:	4413      	add	r3, r2
 80163d4:	b2ca      	uxtb	r2, r1
 80163d6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163dc:	0a19      	lsrs	r1, r3, #8
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	681a      	ldr	r2, [r3, #0]
 80163e2:	89fb      	ldrh	r3, [r7, #14]
 80163e4:	1c58      	adds	r0, r3, #1
 80163e6:	81f8      	strh	r0, [r7, #14]
 80163e8:	4413      	add	r3, r2
 80163ea:	b2ca      	uxtb	r2, r1
 80163ec:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163f2:	0c19      	lsrs	r1, r3, #16
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	681a      	ldr	r2, [r3, #0]
 80163f8:	89fb      	ldrh	r3, [r7, #14]
 80163fa:	1c58      	adds	r0, r3, #1
 80163fc:	81f8      	strh	r0, [r7, #14]
 80163fe:	4413      	add	r3, r2
 8016400:	b2ca      	uxtb	r2, r1
 8016402:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016408:	0e19      	lsrs	r1, r3, #24
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	681a      	ldr	r2, [r3, #0]
 801640e:	89fb      	ldrh	r3, [r7, #14]
 8016410:	1c58      	adds	r0, r3, #1
 8016412:	81f8      	strh	r0, [r7, #14]
 8016414:	4413      	add	r3, r2
 8016416:	b2ca      	uxtb	r2, r1
 8016418:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801641a:	89fb      	ldrh	r3, [r7, #14]
 801641c:	b2da      	uxtb	r2, r3
 801641e:	687b      	ldr	r3, [r7, #4]
 8016420:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8016422:	2300      	movs	r3, #0
}
 8016424:	4618      	mov	r0, r3
 8016426:	3710      	adds	r7, #16
 8016428:	46bd      	mov	sp, r7
 801642a:	bd80      	pop	{r7, pc}

0801642c <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 801642c:	b480      	push	{r7}
 801642e:	b083      	sub	sp, #12
 8016430:	af00      	add	r7, sp, #0
 8016432:	4603      	mov	r3, r0
 8016434:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016436:	79fb      	ldrb	r3, [r7, #7]
 8016438:	2b01      	cmp	r3, #1
 801643a:	d101      	bne.n	8016440 <RegionIsActive+0x14>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 801643c:	2301      	movs	r3, #1
 801643e:	e000      	b.n	8016442 <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8016440:	2300      	movs	r3, #0
        }
    }
}
 8016442:	4618      	mov	r0, r3
 8016444:	370c      	adds	r7, #12
 8016446:	46bd      	mov	sp, r7
 8016448:	bc80      	pop	{r7}
 801644a:	4770      	bx	lr

0801644c <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 801644c:	b580      	push	{r7, lr}
 801644e:	b084      	sub	sp, #16
 8016450:	af00      	add	r7, sp, #0
 8016452:	4603      	mov	r3, r0
 8016454:	6039      	str	r1, [r7, #0]
 8016456:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8016458:	2300      	movs	r3, #0
 801645a:	60bb      	str	r3, [r7, #8]
    switch( region )
 801645c:	79fb      	ldrb	r3, [r7, #7]
 801645e:	2b01      	cmp	r3, #1
 8016460:	d105      	bne.n	801646e <RegionGetPhyParam+0x22>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 8016462:	6838      	ldr	r0, [r7, #0]
 8016464:	f000 f9ec 	bl	8016840 <RegionAU915GetPhyParam>
 8016468:	4603      	mov	r3, r0
 801646a:	60fb      	str	r3, [r7, #12]
 801646c:	e001      	b.n	8016472 <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801646e:	68bb      	ldr	r3, [r7, #8]
 8016470:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8016472:	68fb      	ldr	r3, [r7, #12]
 8016474:	4618      	mov	r0, r3
 8016476:	3710      	adds	r7, #16
 8016478:	46bd      	mov	sp, r7
 801647a:	bd80      	pop	{r7, pc}

0801647c <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 801647c:	b580      	push	{r7, lr}
 801647e:	b082      	sub	sp, #8
 8016480:	af00      	add	r7, sp, #0
 8016482:	4603      	mov	r3, r0
 8016484:	6039      	str	r1, [r7, #0]
 8016486:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016488:	79fb      	ldrb	r3, [r7, #7]
 801648a:	2b01      	cmp	r3, #1
 801648c:	d103      	bne.n	8016496 <RegionSetBandTxDone+0x1a>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 801648e:	6838      	ldr	r0, [r7, #0]
 8016490:	f000 fb64 	bl	8016b5c <RegionAU915SetBandTxDone>
 8016494:	e000      	b.n	8016498 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8016496:	bf00      	nop
        }
    }
}
 8016498:	3708      	adds	r7, #8
 801649a:	46bd      	mov	sp, r7
 801649c:	bd80      	pop	{r7, pc}

0801649e <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801649e:	b580      	push	{r7, lr}
 80164a0:	b082      	sub	sp, #8
 80164a2:	af00      	add	r7, sp, #0
 80164a4:	4603      	mov	r3, r0
 80164a6:	6039      	str	r1, [r7, #0]
 80164a8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80164aa:	79fb      	ldrb	r3, [r7, #7]
 80164ac:	2b01      	cmp	r3, #1
 80164ae:	d103      	bne.n	80164b8 <RegionInitDefaults+0x1a>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 80164b0:	6838      	ldr	r0, [r7, #0]
 80164b2:	f000 fb7f 	bl	8016bb4 <RegionAU915InitDefaults>
 80164b6:	e000      	b.n	80164ba <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 80164b8:	bf00      	nop
        }
    }
}
 80164ba:	bf00      	nop
 80164bc:	3708      	adds	r7, #8
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}

080164c2 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80164c2:	b580      	push	{r7, lr}
 80164c4:	b082      	sub	sp, #8
 80164c6:	af00      	add	r7, sp, #0
 80164c8:	4603      	mov	r3, r0
 80164ca:	6039      	str	r1, [r7, #0]
 80164cc:	71fb      	strb	r3, [r7, #7]
 80164ce:	4613      	mov	r3, r2
 80164d0:	71bb      	strb	r3, [r7, #6]
    switch( region )
 80164d2:	79fb      	ldrb	r3, [r7, #7]
 80164d4:	2b01      	cmp	r3, #1
 80164d6:	d106      	bne.n	80164e6 <RegionVerify+0x24>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 80164d8:	79bb      	ldrb	r3, [r7, #6]
 80164da:	4619      	mov	r1, r3
 80164dc:	6838      	ldr	r0, [r7, #0]
 80164de:	f000 fc9b 	bl	8016e18 <RegionAU915Verify>
 80164e2:	4603      	mov	r3, r0
 80164e4:	e000      	b.n	80164e8 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 80164e6:	2300      	movs	r3, #0
        }
    }
}
 80164e8:	4618      	mov	r0, r3
 80164ea:	3708      	adds	r7, #8
 80164ec:	46bd      	mov	sp, r7
 80164ee:	bd80      	pop	{r7, pc}

080164f0 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80164f0:	b580      	push	{r7, lr}
 80164f2:	b082      	sub	sp, #8
 80164f4:	af00      	add	r7, sp, #0
 80164f6:	4603      	mov	r3, r0
 80164f8:	6039      	str	r1, [r7, #0]
 80164fa:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80164fc:	79fb      	ldrb	r3, [r7, #7]
 80164fe:	2b01      	cmp	r3, #1
 8016500:	d103      	bne.n	801650a <RegionApplyCFList+0x1a>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 8016502:	6838      	ldr	r0, [r7, #0]
 8016504:	f000 fd16 	bl	8016f34 <RegionAU915ApplyCFList>
 8016508:	e000      	b.n	801650c <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 801650a:	bf00      	nop
        }
    }
}
 801650c:	bf00      	nop
 801650e:	3708      	adds	r7, #8
 8016510:	46bd      	mov	sp, r7
 8016512:	bd80      	pop	{r7, pc}

08016514 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8016514:	b580      	push	{r7, lr}
 8016516:	b082      	sub	sp, #8
 8016518:	af00      	add	r7, sp, #0
 801651a:	4603      	mov	r3, r0
 801651c:	6039      	str	r1, [r7, #0]
 801651e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016520:	79fb      	ldrb	r3, [r7, #7]
 8016522:	2b01      	cmp	r3, #1
 8016524:	d104      	bne.n	8016530 <RegionChanMaskSet+0x1c>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 8016526:	6838      	ldr	r0, [r7, #0]
 8016528:	f000 fd76 	bl	8017018 <RegionAU915ChanMaskSet>
 801652c:	4603      	mov	r3, r0
 801652e:	e000      	b.n	8016532 <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8016530:	2300      	movs	r3, #0
        }
    }
}
 8016532:	4618      	mov	r0, r3
 8016534:	3708      	adds	r7, #8
 8016536:	46bd      	mov	sp, r7
 8016538:	bd80      	pop	{r7, pc}

0801653a <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801653a:	b580      	push	{r7, lr}
 801653c:	b082      	sub	sp, #8
 801653e:	af00      	add	r7, sp, #0
 8016540:	603b      	str	r3, [r7, #0]
 8016542:	4603      	mov	r3, r0
 8016544:	71fb      	strb	r3, [r7, #7]
 8016546:	460b      	mov	r3, r1
 8016548:	71bb      	strb	r3, [r7, #6]
 801654a:	4613      	mov	r3, r2
 801654c:	717b      	strb	r3, [r7, #5]
    switch( region )
 801654e:	79fb      	ldrb	r3, [r7, #7]
 8016550:	2b01      	cmp	r3, #1
 8016552:	d107      	bne.n	8016564 <RegionComputeRxWindowParameters+0x2a>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8016554:	7979      	ldrb	r1, [r7, #5]
 8016556:	f997 0006 	ldrsb.w	r0, [r7, #6]
 801655a:	693b      	ldr	r3, [r7, #16]
 801655c:	683a      	ldr	r2, [r7, #0]
 801655e:	f000 fdb3 	bl	80170c8 <RegionAU915ComputeRxWindowParameters>
 8016562:	e000      	b.n	8016566 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8016564:	bf00      	nop
        }
    }
}
 8016566:	bf00      	nop
 8016568:	3708      	adds	r7, #8
 801656a:	46bd      	mov	sp, r7
 801656c:	bd80      	pop	{r7, pc}

0801656e <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801656e:	b580      	push	{r7, lr}
 8016570:	b084      	sub	sp, #16
 8016572:	af00      	add	r7, sp, #0
 8016574:	4603      	mov	r3, r0
 8016576:	60b9      	str	r1, [r7, #8]
 8016578:	607a      	str	r2, [r7, #4]
 801657a:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801657c:	7bfb      	ldrb	r3, [r7, #15]
 801657e:	2b01      	cmp	r3, #1
 8016580:	d105      	bne.n	801658e <RegionRxConfig+0x20>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 8016582:	6879      	ldr	r1, [r7, #4]
 8016584:	68b8      	ldr	r0, [r7, #8]
 8016586:	f000 fde9 	bl	801715c <RegionAU915RxConfig>
 801658a:	4603      	mov	r3, r0
 801658c:	e000      	b.n	8016590 <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 801658e:	2300      	movs	r3, #0
        }
    }
}
 8016590:	4618      	mov	r0, r3
 8016592:	3710      	adds	r7, #16
 8016594:	46bd      	mov	sp, r7
 8016596:	bd80      	pop	{r7, pc}

08016598 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016598:	b580      	push	{r7, lr}
 801659a:	b084      	sub	sp, #16
 801659c:	af00      	add	r7, sp, #0
 801659e:	60b9      	str	r1, [r7, #8]
 80165a0:	607a      	str	r2, [r7, #4]
 80165a2:	603b      	str	r3, [r7, #0]
 80165a4:	4603      	mov	r3, r0
 80165a6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80165a8:	7bfb      	ldrb	r3, [r7, #15]
 80165aa:	2b01      	cmp	r3, #1
 80165ac:	d106      	bne.n	80165bc <RegionTxConfig+0x24>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 80165ae:	683a      	ldr	r2, [r7, #0]
 80165b0:	6879      	ldr	r1, [r7, #4]
 80165b2:	68b8      	ldr	r0, [r7, #8]
 80165b4:	f000 fe56 	bl	8017264 <RegionAU915TxConfig>
 80165b8:	4603      	mov	r3, r0
 80165ba:	e000      	b.n	80165be <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80165bc:	2300      	movs	r3, #0
        }
    }
}
 80165be:	4618      	mov	r0, r3
 80165c0:	3710      	adds	r7, #16
 80165c2:	46bd      	mov	sp, r7
 80165c4:	bd80      	pop	{r7, pc}

080165c6 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80165c6:	b580      	push	{r7, lr}
 80165c8:	b086      	sub	sp, #24
 80165ca:	af02      	add	r7, sp, #8
 80165cc:	60b9      	str	r1, [r7, #8]
 80165ce:	607a      	str	r2, [r7, #4]
 80165d0:	603b      	str	r3, [r7, #0]
 80165d2:	4603      	mov	r3, r0
 80165d4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80165d6:	7bfb      	ldrb	r3, [r7, #15]
 80165d8:	2b01      	cmp	r3, #1
 80165da:	d109      	bne.n	80165f0 <RegionLinkAdrReq+0x2a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 80165dc:	69fb      	ldr	r3, [r7, #28]
 80165de:	9300      	str	r3, [sp, #0]
 80165e0:	69bb      	ldr	r3, [r7, #24]
 80165e2:	683a      	ldr	r2, [r7, #0]
 80165e4:	6879      	ldr	r1, [r7, #4]
 80165e6:	68b8      	ldr	r0, [r7, #8]
 80165e8:	f000 fee0 	bl	80173ac <RegionAU915LinkAdrReq>
 80165ec:	4603      	mov	r3, r0
 80165ee:	e000      	b.n	80165f2 <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 80165f0:	2300      	movs	r3, #0
        }
    }
}
 80165f2:	4618      	mov	r0, r3
 80165f4:	3710      	adds	r7, #16
 80165f6:	46bd      	mov	sp, r7
 80165f8:	bd80      	pop	{r7, pc}

080165fa <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 80165fa:	b580      	push	{r7, lr}
 80165fc:	b082      	sub	sp, #8
 80165fe:	af00      	add	r7, sp, #0
 8016600:	4603      	mov	r3, r0
 8016602:	6039      	str	r1, [r7, #0]
 8016604:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016606:	79fb      	ldrb	r3, [r7, #7]
 8016608:	2b01      	cmp	r3, #1
 801660a:	d104      	bne.n	8016616 <RegionRxParamSetupReq+0x1c>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 801660c:	6838      	ldr	r0, [r7, #0]
 801660e:	f001 f8e7 	bl	80177e0 <RegionAU915RxParamSetupReq>
 8016612:	4603      	mov	r3, r0
 8016614:	e000      	b.n	8016618 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016616:	2300      	movs	r3, #0
        }
    }
}
 8016618:	4618      	mov	r0, r3
 801661a:	3708      	adds	r7, #8
 801661c:	46bd      	mov	sp, r7
 801661e:	bd80      	pop	{r7, pc}

08016620 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8016620:	b580      	push	{r7, lr}
 8016622:	b082      	sub	sp, #8
 8016624:	af00      	add	r7, sp, #0
 8016626:	4603      	mov	r3, r0
 8016628:	6039      	str	r1, [r7, #0]
 801662a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801662c:	79fb      	ldrb	r3, [r7, #7]
 801662e:	2b01      	cmp	r3, #1
 8016630:	d104      	bne.n	801663c <RegionNewChannelReq+0x1c>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 8016632:	6838      	ldr	r0, [r7, #0]
 8016634:	f001 f91a 	bl	801786c <RegionAU915NewChannelReq>
 8016638:	4603      	mov	r3, r0
 801663a:	e000      	b.n	801663e <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 801663c:	2300      	movs	r3, #0
        }
    }
}
 801663e:	4618      	mov	r0, r3
 8016640:	3708      	adds	r7, #8
 8016642:	46bd      	mov	sp, r7
 8016644:	bd80      	pop	{r7, pc}

08016646 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8016646:	b580      	push	{r7, lr}
 8016648:	b082      	sub	sp, #8
 801664a:	af00      	add	r7, sp, #0
 801664c:	4603      	mov	r3, r0
 801664e:	6039      	str	r1, [r7, #0]
 8016650:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016652:	79fb      	ldrb	r3, [r7, #7]
 8016654:	2b01      	cmp	r3, #1
 8016656:	d104      	bne.n	8016662 <RegionTxParamSetupReq+0x1c>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 8016658:	6838      	ldr	r0, [r7, #0]
 801665a:	f001 f912 	bl	8017882 <RegionAU915TxParamSetupReq>
 801665e:	4603      	mov	r3, r0
 8016660:	e000      	b.n	8016664 <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016662:	2300      	movs	r3, #0
        }
    }
}
 8016664:	4618      	mov	r0, r3
 8016666:	3708      	adds	r7, #8
 8016668:	46bd      	mov	sp, r7
 801666a:	bd80      	pop	{r7, pc}

0801666c <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 801666c:	b580      	push	{r7, lr}
 801666e:	b082      	sub	sp, #8
 8016670:	af00      	add	r7, sp, #0
 8016672:	4603      	mov	r3, r0
 8016674:	6039      	str	r1, [r7, #0]
 8016676:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016678:	79fb      	ldrb	r3, [r7, #7]
 801667a:	2b01      	cmp	r3, #1
 801667c:	d104      	bne.n	8016688 <RegionDlChannelReq+0x1c>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 801667e:	6838      	ldr	r0, [r7, #0]
 8016680:	f001 f909 	bl	8017896 <RegionAU915DlChannelReq>
 8016684:	4603      	mov	r3, r0
 8016686:	e000      	b.n	801668a <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016688:	2300      	movs	r3, #0
        }
    }
}
 801668a:	4618      	mov	r0, r3
 801668c:	3708      	adds	r7, #8
 801668e:	46bd      	mov	sp, r7
 8016690:	bd80      	pop	{r7, pc}

08016692 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8016692:	b580      	push	{r7, lr}
 8016694:	b082      	sub	sp, #8
 8016696:	af00      	add	r7, sp, #0
 8016698:	4603      	mov	r3, r0
 801669a:	71fb      	strb	r3, [r7, #7]
 801669c:	460b      	mov	r3, r1
 801669e:	71bb      	strb	r3, [r7, #6]
 80166a0:	4613      	mov	r3, r2
 80166a2:	717b      	strb	r3, [r7, #5]
    switch( region )
 80166a4:	79fb      	ldrb	r3, [r7, #7]
 80166a6:	2b01      	cmp	r3, #1
 80166a8:	d108      	bne.n	80166bc <RegionAlternateDr+0x2a>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 80166aa:	797a      	ldrb	r2, [r7, #5]
 80166ac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80166b0:	4611      	mov	r1, r2
 80166b2:	4618      	mov	r0, r3
 80166b4:	f001 f8fa 	bl	80178ac <RegionAU915AlternateDr>
 80166b8:	4603      	mov	r3, r0
 80166ba:	e000      	b.n	80166be <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 80166bc:	2300      	movs	r3, #0
        }
    }
}
 80166be:	4618      	mov	r0, r3
 80166c0:	3708      	adds	r7, #8
 80166c2:	46bd      	mov	sp, r7
 80166c4:	bd80      	pop	{r7, pc}

080166c6 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80166c6:	b580      	push	{r7, lr}
 80166c8:	b084      	sub	sp, #16
 80166ca:	af00      	add	r7, sp, #0
 80166cc:	60b9      	str	r1, [r7, #8]
 80166ce:	607a      	str	r2, [r7, #4]
 80166d0:	603b      	str	r3, [r7, #0]
 80166d2:	4603      	mov	r3, r0
 80166d4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80166d6:	7bfb      	ldrb	r3, [r7, #15]
 80166d8:	2b01      	cmp	r3, #1
 80166da:	d107      	bne.n	80166ec <RegionNextChannel+0x26>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 80166dc:	69bb      	ldr	r3, [r7, #24]
 80166de:	683a      	ldr	r2, [r7, #0]
 80166e0:	6879      	ldr	r1, [r7, #4]
 80166e2:	68b8      	ldr	r0, [r7, #8]
 80166e4:	f001 f918 	bl	8017918 <RegionAU915NextChannel>
 80166e8:	4603      	mov	r3, r0
 80166ea:	e000      	b.n	80166ee <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80166ec:	2309      	movs	r3, #9
        }
    }
}
 80166ee:	4618      	mov	r0, r3
 80166f0:	3710      	adds	r7, #16
 80166f2:	46bd      	mov	sp, r7
 80166f4:	bd80      	pop	{r7, pc}

080166f6 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80166f6:	b590      	push	{r4, r7, lr}
 80166f8:	b083      	sub	sp, #12
 80166fa:	af00      	add	r7, sp, #0
 80166fc:	4604      	mov	r4, r0
 80166fe:	4608      	mov	r0, r1
 8016700:	4611      	mov	r1, r2
 8016702:	461a      	mov	r2, r3
 8016704:	4623      	mov	r3, r4
 8016706:	71fb      	strb	r3, [r7, #7]
 8016708:	4603      	mov	r3, r0
 801670a:	71bb      	strb	r3, [r7, #6]
 801670c:	460b      	mov	r3, r1
 801670e:	717b      	strb	r3, [r7, #5]
 8016710:	4613      	mov	r3, r2
 8016712:	713b      	strb	r3, [r7, #4]
    switch( region )
 8016714:	79fb      	ldrb	r3, [r7, #7]
 8016716:	2b01      	cmp	r3, #1
 8016718:	d109      	bne.n	801672e <RegionApplyDrOffset+0x38>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 801671a:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801671e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8016722:	79bb      	ldrb	r3, [r7, #6]
 8016724:	4618      	mov	r0, r3
 8016726:	f001 f9e3 	bl	8017af0 <RegionAU915ApplyDrOffset>
 801672a:	4603      	mov	r3, r0
 801672c:	e000      	b.n	8016730 <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 801672e:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8016730:	4618      	mov	r0, r3
 8016732:	370c      	adds	r7, #12
 8016734:	46bd      	mov	sp, r7
 8016736:	bd90      	pop	{r4, r7, pc}

08016738 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8016738:	b480      	push	{r7}
 801673a:	b083      	sub	sp, #12
 801673c:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801673e:	4b04      	ldr	r3, [pc, #16]	@ (8016750 <RegionGetVersion+0x18>)
 8016740:	607b      	str	r3, [r7, #4]

    return version;
 8016742:	687b      	ldr	r3, [r7, #4]
}
 8016744:	4618      	mov	r0, r3
 8016746:	370c      	adds	r7, #12
 8016748:	46bd      	mov	sp, r7
 801674a:	bc80      	pop	{r7}
 801674c:	4770      	bx	lr
 801674e:	bf00      	nop
 8016750:	02010003 	.word	0x02010003

08016754 <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 8016754:	b580      	push	{r7, lr}
 8016756:	b082      	sub	sp, #8
 8016758:	af00      	add	r7, sp, #0
 801675a:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801675c:	4b18      	ldr	r3, [pc, #96]	@ (80167c0 <VerifyRfFreq+0x6c>)
 801675e:	6a1b      	ldr	r3, [r3, #32]
 8016760:	6878      	ldr	r0, [r7, #4]
 8016762:	4798      	blx	r3
 8016764:	4603      	mov	r3, r0
 8016766:	f083 0301 	eor.w	r3, r3, #1
 801676a:	b2db      	uxtb	r3, r3
 801676c:	2b00      	cmp	r3, #0
 801676e:	d001      	beq.n	8016774 <VerifyRfFreq+0x20>
    {
        return false;
 8016770:	2300      	movs	r3, #0
 8016772:	e021      	b.n	80167b8 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	4a13      	ldr	r2, [pc, #76]	@ (80167c4 <VerifyRfFreq+0x70>)
 8016778:	4293      	cmp	r3, r2
 801677a:	d910      	bls.n	801679e <VerifyRfFreq+0x4a>
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	4a12      	ldr	r2, [pc, #72]	@ (80167c8 <VerifyRfFreq+0x74>)
 8016780:	4293      	cmp	r3, r2
 8016782:	d80c      	bhi.n	801679e <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8016784:	687a      	ldr	r2, [r7, #4]
 8016786:	4b11      	ldr	r3, [pc, #68]	@ (80167cc <VerifyRfFreq+0x78>)
 8016788:	4413      	add	r3, r2
 801678a:	4a11      	ldr	r2, [pc, #68]	@ (80167d0 <VerifyRfFreq+0x7c>)
 801678c:	fba2 1203 	umull	r1, r2, r2, r3
 8016790:	0c92      	lsrs	r2, r2, #18
 8016792:	4910      	ldr	r1, [pc, #64]	@ (80167d4 <VerifyRfFreq+0x80>)
 8016794:	fb01 f202 	mul.w	r2, r1, r2
 8016798:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 801679a:	2a00      	cmp	r2, #0
 801679c:	d001      	beq.n	80167a2 <VerifyRfFreq+0x4e>
    {
        return false;
 801679e:	2300      	movs	r3, #0
 80167a0:	e00a      	b.n	80167b8 <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 80167a2:	687b      	ldr	r3, [r7, #4]
 80167a4:	4a0c      	ldr	r2, [pc, #48]	@ (80167d8 <VerifyRfFreq+0x84>)
 80167a6:	4293      	cmp	r3, r2
 80167a8:	d903      	bls.n	80167b2 <VerifyRfFreq+0x5e>
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	4a0b      	ldr	r2, [pc, #44]	@ (80167dc <VerifyRfFreq+0x88>)
 80167ae:	4293      	cmp	r3, r2
 80167b0:	d901      	bls.n	80167b6 <VerifyRfFreq+0x62>
    {
        return false;
 80167b2:	2300      	movs	r3, #0
 80167b4:	e000      	b.n	80167b8 <VerifyRfFreq+0x64>
    }
    return true;
 80167b6:	2301      	movs	r3, #1
}
 80167b8:	4618      	mov	r0, r3
 80167ba:	3708      	adds	r7, #8
 80167bc:	46bd      	mov	sp, r7
 80167be:	bd80      	pop	{r7, pc}
 80167c0:	08021ab8 	.word	0x08021ab8
 80167c4:	3708709f 	.word	0x3708709f
 80167c8:	374886e0 	.word	0x374886e0
 80167cc:	c8f78f60 	.word	0xc8f78f60
 80167d0:	6fd91d85 	.word	0x6fd91d85
 80167d4:	000927c0 	.word	0x000927c0
 80167d8:	368cd7ff 	.word	0x368cd7ff
 80167dc:	374d1ac0 	.word	0x374d1ac0

080167e0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80167e0:	b590      	push	{r4, r7, lr}
 80167e2:	b089      	sub	sp, #36	@ 0x24
 80167e4:	af04      	add	r7, sp, #16
 80167e6:	4603      	mov	r3, r0
 80167e8:	460a      	mov	r2, r1
 80167ea:	71fb      	strb	r3, [r7, #7]
 80167ec:	4613      	mov	r3, r2
 80167ee:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 80167f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80167f4:	4a0f      	ldr	r2, [pc, #60]	@ (8016834 <GetTimeOnAir+0x54>)
 80167f6:	5cd3      	ldrb	r3, [r2, r3]
 80167f8:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 80167fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80167fe:	490e      	ldr	r1, [pc, #56]	@ (8016838 <GetTimeOnAir+0x58>)
 8016800:	4618      	mov	r0, r3
 8016802:	f002 f89f 	bl	8018944 <RegionCommonGetBandwidth>
 8016806:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8016808:	4b0c      	ldr	r3, [pc, #48]	@ (801683c <GetTimeOnAir+0x5c>)
 801680a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801680c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016810:	88bb      	ldrh	r3, [r7, #4]
 8016812:	b2db      	uxtb	r3, r3
 8016814:	2101      	movs	r1, #1
 8016816:	9103      	str	r1, [sp, #12]
 8016818:	9302      	str	r3, [sp, #8]
 801681a:	2300      	movs	r3, #0
 801681c:	9301      	str	r3, [sp, #4]
 801681e:	2308      	movs	r3, #8
 8016820:	9300      	str	r3, [sp, #0]
 8016822:	2301      	movs	r3, #1
 8016824:	68b9      	ldr	r1, [r7, #8]
 8016826:	2001      	movs	r0, #1
 8016828:	47a0      	blx	r4
 801682a:	4603      	mov	r3, r0
}
 801682c:	4618      	mov	r0, r3
 801682e:	3714      	adds	r7, #20
 8016830:	46bd      	mov	sp, r7
 8016832:	bd90      	pop	{r4, r7, pc}
 8016834:	080219fc 	.word	0x080219fc
 8016838:	08021a0c 	.word	0x08021a0c
 801683c:	08021ab8 	.word	0x08021ab8

08016840 <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 8016840:	b580      	push	{r7, lr}
 8016842:	b088      	sub	sp, #32
 8016844:	af00      	add	r7, sp, #0
 8016846:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8016848:	2300      	movs	r3, #0
 801684a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	781b      	ldrb	r3, [r3, #0]
 8016850:	3b01      	subs	r3, #1
 8016852:	2b37      	cmp	r3, #55	@ 0x37
 8016854:	f200 8161 	bhi.w	8016b1a <RegionAU915GetPhyParam+0x2da>
 8016858:	a201      	add	r2, pc, #4	@ (adr r2, 8016860 <RegionAU915GetPhyParam+0x20>)
 801685a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801685e:	bf00      	nop
 8016860:	08016941 	.word	0x08016941
 8016864:	08016955 	.word	0x08016955
 8016868:	08016b1b 	.word	0x08016b1b
 801686c:	08016b1b 	.word	0x08016b1b
 8016870:	08016b1b 	.word	0x08016b1b
 8016874:	08016969 	.word	0x08016969
 8016878:	08016b1b 	.word	0x08016b1b
 801687c:	080169af 	.word	0x080169af
 8016880:	08016b1b 	.word	0x08016b1b
 8016884:	080169b5 	.word	0x080169b5
 8016888:	080169bb 	.word	0x080169bb
 801688c:	080169c1 	.word	0x080169c1
 8016890:	080169c7 	.word	0x080169c7
 8016894:	080169ef 	.word	0x080169ef
 8016898:	08016a17 	.word	0x08016a17
 801689c:	08016a1d 	.word	0x08016a1d
 80168a0:	08016a25 	.word	0x08016a25
 80168a4:	08016a2d 	.word	0x08016a2d
 80168a8:	08016a35 	.word	0x08016a35
 80168ac:	08016a3d 	.word	0x08016a3d
 80168b0:	08016a45 	.word	0x08016a45
 80168b4:	08016a59 	.word	0x08016a59
 80168b8:	08016a5f 	.word	0x08016a5f
 80168bc:	08016a65 	.word	0x08016a65
 80168c0:	08016a6b 	.word	0x08016a6b
 80168c4:	08016a77 	.word	0x08016a77
 80168c8:	08016a83 	.word	0x08016a83
 80168cc:	08016a89 	.word	0x08016a89
 80168d0:	08016a91 	.word	0x08016a91
 80168d4:	08016a97 	.word	0x08016a97
 80168d8:	08016a9d 	.word	0x08016a9d
 80168dc:	08016aa3 	.word	0x08016aa3
 80168e0:	0801696f 	.word	0x0801696f
 80168e4:	08016b1b 	.word	0x08016b1b
 80168e8:	08016b1b 	.word	0x08016b1b
 80168ec:	08016b1b 	.word	0x08016b1b
 80168f0:	08016b1b 	.word	0x08016b1b
 80168f4:	08016b1b 	.word	0x08016b1b
 80168f8:	08016b1b 	.word	0x08016b1b
 80168fc:	08016b1b 	.word	0x08016b1b
 8016900:	08016b1b 	.word	0x08016b1b
 8016904:	08016b1b 	.word	0x08016b1b
 8016908:	08016b1b 	.word	0x08016b1b
 801690c:	08016b1b 	.word	0x08016b1b
 8016910:	08016b1b 	.word	0x08016b1b
 8016914:	08016b1b 	.word	0x08016b1b
 8016918:	08016aa9 	.word	0x08016aa9
 801691c:	08016abd 	.word	0x08016abd
 8016920:	08016acb 	.word	0x08016acb
 8016924:	08016ad1 	.word	0x08016ad1
 8016928:	08016b1b 	.word	0x08016b1b
 801692c:	08016ad7 	.word	0x08016ad7
 8016930:	08016aeb 	.word	0x08016aeb
 8016934:	08016af1 	.word	0x08016af1
 8016938:	08016af7 	.word	0x08016af7
 801693c:	08016b07 	.word	0x08016b07
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	78db      	ldrb	r3, [r3, #3]
 8016944:	2b00      	cmp	r3, #0
 8016946:	d102      	bne.n	801694e <RegionAU915GetPhyParam+0x10e>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 8016948:	2308      	movs	r3, #8
 801694a:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 801694c:	e0e6      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 801694e:	2302      	movs	r3, #2
 8016950:	61bb      	str	r3, [r7, #24]
            break;
 8016952:	e0e3      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	789b      	ldrb	r3, [r3, #2]
 8016958:	2b00      	cmp	r3, #0
 801695a:	d102      	bne.n	8016962 <RegionAU915GetPhyParam+0x122>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 801695c:	2300      	movs	r3, #0
 801695e:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016960:	e0dc      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016962:	2302      	movs	r3, #2
 8016964:	61bb      	str	r3, [r7, #24]
            break;
 8016966:	e0d9      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 8016968:	2302      	movs	r3, #2
 801696a:	61bb      	str	r3, [r7, #24]
            break;
 801696c:	e0d6      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801696e:	687b      	ldr	r3, [r7, #4]
 8016970:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016974:	733b      	strb	r3, [r7, #12]
 8016976:	230d      	movs	r3, #13
 8016978:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	789b      	ldrb	r3, [r3, #2]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d101      	bne.n	8016986 <RegionAU915GetPhyParam+0x146>
 8016982:	2300      	movs	r3, #0
 8016984:	e000      	b.n	8016988 <RegionAU915GetPhyParam+0x148>
 8016986:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016988:	73bb      	strb	r3, [r7, #14]
 801698a:	2348      	movs	r3, #72	@ 0x48
 801698c:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801698e:	4b67      	ldr	r3, [pc, #412]	@ (8016b2c <RegionAU915GetPhyParam+0x2ec>)
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016996:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8016998:	4b64      	ldr	r3, [pc, #400]	@ (8016b2c <RegionAU915GetPhyParam+0x2ec>)
 801699a:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801699c:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801699e:	f107 030c 	add.w	r3, r7, #12
 80169a2:	4618      	mov	r0, r3
 80169a4:	f001 ff7b 	bl	801889e <RegionCommonGetNextLowerTxDr>
 80169a8:	4603      	mov	r3, r0
 80169aa:	61bb      	str	r3, [r7, #24]
            break;
 80169ac:	e0b6      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 80169ae:	2300      	movs	r3, #0
 80169b0:	61bb      	str	r3, [r7, #24]
            break;
 80169b2:	e0b3      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 80169b4:	2300      	movs	r3, #0
 80169b6:	61bb      	str	r3, [r7, #24]
            break;
 80169b8:	e0b0      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80169ba:	2340      	movs	r3, #64	@ 0x40
 80169bc:	61bb      	str	r3, [r7, #24]
            break;
 80169be:	e0ad      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80169c0:	2320      	movs	r3, #32
 80169c2:	61bb      	str	r3, [r7, #24]
            break;
 80169c4:	e0aa      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	789b      	ldrb	r3, [r3, #2]
 80169ca:	2b00      	cmp	r3, #0
 80169cc:	d107      	bne.n	80169de <RegionAU915GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 80169ce:	687b      	ldr	r3, [r7, #4]
 80169d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80169d4:	461a      	mov	r2, r3
 80169d6:	4b56      	ldr	r3, [pc, #344]	@ (8016b30 <RegionAU915GetPhyParam+0x2f0>)
 80169d8:	5c9b      	ldrb	r3, [r3, r2]
 80169da:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 80169dc:	e09e      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 80169de:	687b      	ldr	r3, [r7, #4]
 80169e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80169e4:	461a      	mov	r2, r3
 80169e6:	4b53      	ldr	r3, [pc, #332]	@ (8016b34 <RegionAU915GetPhyParam+0x2f4>)
 80169e8:	5c9b      	ldrb	r3, [r3, r2]
 80169ea:	61bb      	str	r3, [r7, #24]
            break;
 80169ec:	e096      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 80169ee:	687b      	ldr	r3, [r7, #4]
 80169f0:	789b      	ldrb	r3, [r3, #2]
 80169f2:	2b00      	cmp	r3, #0
 80169f4:	d107      	bne.n	8016a06 <RegionAU915GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 80169f6:	687b      	ldr	r3, [r7, #4]
 80169f8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80169fc:	461a      	mov	r2, r3
 80169fe:	4b4e      	ldr	r3, [pc, #312]	@ (8016b38 <RegionAU915GetPhyParam+0x2f8>)
 8016a00:	5c9b      	ldrb	r3, [r3, r2]
 8016a02:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 8016a04:	e08a      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016a0c:	461a      	mov	r2, r3
 8016a0e:	4b4b      	ldr	r3, [pc, #300]	@ (8016b3c <RegionAU915GetPhyParam+0x2fc>)
 8016a10:	5c9b      	ldrb	r3, [r3, r2]
 8016a12:	61bb      	str	r3, [r7, #24]
            break;
 8016a14:	e082      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 8016a16:	2300      	movs	r3, #0
 8016a18:	61bb      	str	r3, [r7, #24]
            break;
 8016a1a:	e07f      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 8016a1c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8016a20:	61bb      	str	r3, [r7, #24]
            break;
 8016a22:	e07b      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016a24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016a28:	61bb      	str	r3, [r7, #24]
            break;
 8016a2a:	e077      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8016a2c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8016a30:	61bb      	str	r3, [r7, #24]
            break;
 8016a32:	e073      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016a34:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016a38:	61bb      	str	r3, [r7, #24]
            break;
 8016a3a:	e06f      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8016a3c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8016a40:	61bb      	str	r3, [r7, #24]
            break;
 8016a42:	e06b      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8016a44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016a48:	483d      	ldr	r0, [pc, #244]	@ (8016b40 <RegionAU915GetPhyParam+0x300>)
 8016a4a:	f002 f813 	bl	8018a74 <randr>
 8016a4e:	4603      	mov	r3, r0
 8016a50:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016a54:	61bb      	str	r3, [r7, #24]
            break;
 8016a56:	e061      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8016a58:	2300      	movs	r3, #0
 8016a5a:	61bb      	str	r3, [r7, #24]
            break;
 8016a5c:	e05e      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 8016a5e:	4b39      	ldr	r3, [pc, #228]	@ (8016b44 <RegionAU915GetPhyParam+0x304>)
 8016a60:	61bb      	str	r3, [r7, #24]
            break;
 8016a62:	e05b      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8016a64:	2308      	movs	r3, #8
 8016a66:	61bb      	str	r3, [r7, #24]
            break;
 8016a68:	e058      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8016a6a:	4b30      	ldr	r3, [pc, #192]	@ (8016b2c <RegionAU915GetPhyParam+0x2ec>)
 8016a6c:	681b      	ldr	r3, [r3, #0]
 8016a6e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016a72:	61bb      	str	r3, [r7, #24]
            break;
 8016a74:	e052      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8016a76:	4b2d      	ldr	r3, [pc, #180]	@ (8016b2c <RegionAU915GetPhyParam+0x2ec>)
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016a7e:	61bb      	str	r3, [r7, #24]
            break;
 8016a80:	e04c      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 8016a82:	2348      	movs	r3, #72	@ 0x48
 8016a84:	61bb      	str	r3, [r7, #24]
            break;
 8016a86:	e049      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8016a88:	4b28      	ldr	r3, [pc, #160]	@ (8016b2c <RegionAU915GetPhyParam+0x2ec>)
 8016a8a:	681b      	ldr	r3, [r3, #0]
 8016a8c:	61bb      	str	r3, [r7, #24]
            break;
 8016a8e:	e045      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 8016a90:	2301      	movs	r3, #1
 8016a92:	61bb      	str	r3, [r7, #24]
            break;
 8016a94:	e042      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8016a96:	2300      	movs	r3, #0
 8016a98:	61bb      	str	r3, [r7, #24]
            break;
 8016a9a:	e03f      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 8016a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8016b48 <RegionAU915GetPhyParam+0x308>)
 8016a9e:	61bb      	str	r3, [r7, #24]
            break;
 8016aa0:	e03c      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 8016aa2:	4b2a      	ldr	r3, [pc, #168]	@ (8016b4c <RegionAU915GetPhyParam+0x30c>)
 8016aa4:	61bb      	str	r3, [r7, #24]
            break;
 8016aa6:	e039      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	791b      	ldrb	r3, [r3, #4]
 8016aac:	4a28      	ldr	r2, [pc, #160]	@ (8016b50 <RegionAU915GetPhyParam+0x310>)
 8016aae:	4925      	ldr	r1, [pc, #148]	@ (8016b44 <RegionAU915GetPhyParam+0x304>)
 8016ab0:	4618      	mov	r0, r3
 8016ab2:	f001 f8ef 	bl	8017c94 <RegionBaseUSCalcDownlinkFrequency>
 8016ab6:	4603      	mov	r3, r0
 8016ab8:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016aba:	e02f      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8016abc:	2317      	movs	r3, #23
 8016abe:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 8016ac0:	2304      	movs	r3, #4
 8016ac2:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 8016ac4:	2303      	movs	r3, #3
 8016ac6:	76bb      	strb	r3, [r7, #26]
            break;
 8016ac8:	e028      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 8016aca:	2308      	movs	r3, #8
 8016acc:	61bb      	str	r3, [r7, #24]
            break;
 8016ace:	e025      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016ad0:	2308      	movs	r3, #8
 8016ad2:	61bb      	str	r3, [r7, #24]
            break;
 8016ad4:	e022      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	791b      	ldrb	r3, [r3, #4]
 8016ada:	4a1d      	ldr	r2, [pc, #116]	@ (8016b50 <RegionAU915GetPhyParam+0x310>)
 8016adc:	4919      	ldr	r1, [pc, #100]	@ (8016b44 <RegionAU915GetPhyParam+0x304>)
 8016ade:	4618      	mov	r0, r3
 8016ae0:	f001 f8d8 	bl	8017c94 <RegionBaseUSCalcDownlinkFrequency>
 8016ae4:	4603      	mov	r3, r0
 8016ae6:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016ae8:	e018      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 8016aea:	2308      	movs	r3, #8
 8016aec:	61bb      	str	r3, [r7, #24]
            break;
 8016aee:	e015      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016af0:	2308      	movs	r3, #8
 8016af2:	61bb      	str	r3, [r7, #24]
            break;
 8016af4:	e012      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016afc:	461a      	mov	r2, r3
 8016afe:	4b15      	ldr	r3, [pc, #84]	@ (8016b54 <RegionAU915GetPhyParam+0x314>)
 8016b00:	5c9b      	ldrb	r3, [r3, r2]
 8016b02:	61bb      	str	r3, [r7, #24]
            break;
 8016b04:	e00a      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016b0c:	4912      	ldr	r1, [pc, #72]	@ (8016b58 <RegionAU915GetPhyParam+0x318>)
 8016b0e:	4618      	mov	r0, r3
 8016b10:	f001 ff18 	bl	8018944 <RegionCommonGetBandwidth>
 8016b14:	4603      	mov	r3, r0
 8016b16:	61bb      	str	r3, [r7, #24]
            break;
 8016b18:	e000      	b.n	8016b1c <RegionAU915GetPhyParam+0x2dc>
        }
        default:
        {
            break;
 8016b1a:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 8016b1c:	69bb      	ldr	r3, [r7, #24]
 8016b1e:	61fb      	str	r3, [r7, #28]
 8016b20:	69fb      	ldr	r3, [r7, #28]
}
 8016b22:	4618      	mov	r0, r3
 8016b24:	3720      	adds	r7, #32
 8016b26:	46bd      	mov	sp, r7
 8016b28:	bd80      	pop	{r7, pc}
 8016b2a:	bf00      	nop
 8016b2c:	20001fbc 	.word	0x20001fbc
 8016b30:	08021a78 	.word	0x08021a78
 8016b34:	08021a98 	.word	0x08021a98
 8016b38:	08021a88 	.word	0x08021a88
 8016b3c:	08021aa8 	.word	0x08021aa8
 8016b40:	fffffc18 	.word	0xfffffc18
 8016b44:	370870a0 	.word	0x370870a0
 8016b48:	41f00000 	.word	0x41f00000
 8016b4c:	4009999a 	.word	0x4009999a
 8016b50:	000927c0 	.word	0x000927c0
 8016b54:	080219fc 	.word	0x080219fc
 8016b58:	08021a0c 	.word	0x08021a0c

08016b5c <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8016b5c:	b590      	push	{r4, r7, lr}
 8016b5e:	b085      	sub	sp, #20
 8016b60:	af02      	add	r7, sp, #8
 8016b62:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceTxBackoffRefTime );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016b64:	4b11      	ldr	r3, [pc, #68]	@ (8016bac <RegionAU915SetBandTxDone+0x50>)
 8016b66:	681a      	ldr	r2, [r3, #0]
 8016b68:	4b11      	ldr	r3, [pc, #68]	@ (8016bb0 <RegionAU915SetBandTxDone+0x54>)
 8016b6a:	6819      	ldr	r1, [r3, #0]
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	781b      	ldrb	r3, [r3, #0]
 8016b70:	4618      	mov	r0, r3
 8016b72:	4603      	mov	r3, r0
 8016b74:	005b      	lsls	r3, r3, #1
 8016b76:	4403      	add	r3, r0
 8016b78:	009b      	lsls	r3, r3, #2
 8016b7a:	440b      	add	r3, r1
 8016b7c:	3309      	adds	r3, #9
 8016b7e:	781b      	ldrb	r3, [r3, #0]
 8016b80:	4619      	mov	r1, r3
 8016b82:	460b      	mov	r3, r1
 8016b84:	005b      	lsls	r3, r3, #1
 8016b86:	440b      	add	r3, r1
 8016b88:	00db      	lsls	r3, r3, #3
 8016b8a:	18d0      	adds	r0, r2, r3
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	6899      	ldr	r1, [r3, #8]
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	785c      	ldrb	r4, [r3, #1]
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	691a      	ldr	r2, [r3, #16]
 8016b98:	9200      	str	r2, [sp, #0]
 8016b9a:	68db      	ldr	r3, [r3, #12]
 8016b9c:	4622      	mov	r2, r4
 8016b9e:	f001 fa8b 	bl	80180b8 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceTxBackoffRefTime );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 8016ba2:	bf00      	nop
 8016ba4:	370c      	adds	r7, #12
 8016ba6:	46bd      	mov	sp, r7
 8016ba8:	bd90      	pop	{r4, r7, pc}
 8016baa:	bf00      	nop
 8016bac:	20001fc0 	.word	0x20001fc0
 8016bb0:	20001fbc 	.word	0x20001fbc

08016bb4 <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8016bb4:	b580      	push	{r7, lr}
 8016bb6:	b08a      	sub	sp, #40	@ 0x28
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 8016bbc:	2301      	movs	r3, #1
 8016bbe:	81bb      	strh	r3, [r7, #12]
 8016bc0:	2300      	movs	r3, #0
 8016bc2:	73bb      	strb	r3, [r7, #14]
 8016bc4:	2300      	movs	r3, #0
 8016bc6:	613b      	str	r3, [r7, #16]
 8016bc8:	2300      	movs	r3, #0
 8016bca:	617b      	str	r3, [r7, #20]
 8016bcc:	2300      	movs	r3, #0
 8016bce:	61bb      	str	r3, [r7, #24]
 8016bd0:	2300      	movs	r3, #0
 8016bd2:	61fb      	str	r3, [r7, #28]
 8016bd4:	2300      	movs	r3, #0
 8016bd6:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	7b1b      	ldrb	r3, [r3, #12]
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d007      	beq.n	8016bf2 <RegionAU915InitDefaults+0x3e>
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	f2c0 8104 	blt.w	8016df0 <RegionAU915InitDefaults+0x23c>
 8016be8:	3b01      	subs	r3, #1
 8016bea:	2b01      	cmp	r3, #1
 8016bec:	f200 8100 	bhi.w	8016df0 <RegionAU915InitDefaults+0x23c>
 8016bf0:	e0ce      	b.n	8016d90 <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	681b      	ldr	r3, [r3, #0]
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	f000 80fc 	beq.w	8016df4 <RegionAU915InitDefaults+0x240>
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	685b      	ldr	r3, [r3, #4]
 8016c00:	2b00      	cmp	r3, #0
 8016c02:	f000 80f7 	beq.w	8016df4 <RegionAU915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	4a7c      	ldr	r2, [pc, #496]	@ (8016dfc <RegionAU915InitDefaults+0x248>)
 8016c0c:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	685b      	ldr	r3, [r3, #4]
 8016c12:	4a7b      	ldr	r2, [pc, #492]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016c14:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	689b      	ldr	r3, [r3, #8]
 8016c1a:	4a7a      	ldr	r2, [pc, #488]	@ (8016e04 <RegionAU915InitDefaults+0x250>)
 8016c1c:	6013      	str	r3, [r2, #0]
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8016c1e:	4b77      	ldr	r3, [pc, #476]	@ (8016dfc <RegionAU915InitDefaults+0x248>)
 8016c20:	681b      	ldr	r3, [r3, #0]
 8016c22:	2200      	movs	r2, #0
 8016c24:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8016c26:	4b75      	ldr	r3, [pc, #468]	@ (8016dfc <RegionAU915InitDefaults+0x248>)
 8016c28:	681b      	ldr	r3, [r3, #0]
 8016c2a:	2200      	movs	r2, #0
 8016c2c:	735a      	strb	r2, [r3, #13]

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8016c2e:	4b75      	ldr	r3, [pc, #468]	@ (8016e04 <RegionAU915InitDefaults+0x250>)
 8016c30:	681b      	ldr	r3, [r3, #0]
 8016c32:	f107 010c 	add.w	r1, r7, #12
 8016c36:	2218      	movs	r2, #24
 8016c38:	4618      	mov	r0, r3
 8016c3a:	f001 ff32 	bl	8018aa2 <memcpy1>
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016c3e:	2300      	movs	r3, #0
 8016c40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016c44:	e02e      	b.n	8016ca4 <RegionAU915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 8016c46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016c4a:	4a6f      	ldr	r2, [pc, #444]	@ (8016e08 <RegionAU915InitDefaults+0x254>)
 8016c4c:	fb03 f202 	mul.w	r2, r3, r2
 8016c50:	4b6e      	ldr	r3, [pc, #440]	@ (8016e0c <RegionAU915InitDefaults+0x258>)
 8016c52:	4413      	add	r3, r2
 8016c54:	4a6a      	ldr	r2, [pc, #424]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016c56:	6811      	ldr	r1, [r2, #0]
 8016c58:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016c5c:	4618      	mov	r0, r3
 8016c5e:	4613      	mov	r3, r2
 8016c60:	005b      	lsls	r3, r3, #1
 8016c62:	4413      	add	r3, r2
 8016c64:	009b      	lsls	r3, r3, #2
 8016c66:	440b      	add	r3, r1
 8016c68:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016c6a:	4b65      	ldr	r3, [pc, #404]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016c6c:	6819      	ldr	r1, [r3, #0]
 8016c6e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016c72:	4613      	mov	r3, r2
 8016c74:	005b      	lsls	r3, r3, #1
 8016c76:	4413      	add	r3, r2
 8016c78:	009b      	lsls	r3, r3, #2
 8016c7a:	440b      	add	r3, r1
 8016c7c:	3308      	adds	r3, #8
 8016c7e:	2250      	movs	r2, #80	@ 0x50
 8016c80:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016c82:	4b5f      	ldr	r3, [pc, #380]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016c84:	6819      	ldr	r1, [r3, #0]
 8016c86:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016c8a:	4613      	mov	r3, r2
 8016c8c:	005b      	lsls	r3, r3, #1
 8016c8e:	4413      	add	r3, r2
 8016c90:	009b      	lsls	r3, r3, #2
 8016c92:	440b      	add	r3, r1
 8016c94:	3309      	adds	r3, #9
 8016c96:	2200      	movs	r2, #0
 8016c98:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016c9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016c9e:	3301      	adds	r3, #1
 8016ca0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016ca8:	2b3f      	cmp	r3, #63	@ 0x3f
 8016caa:	d9cc      	bls.n	8016c46 <RegionAU915InitDefaults+0x92>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016cac:	2340      	movs	r3, #64	@ 0x40
 8016cae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016cb2:	e02f      	b.n	8016d14 <RegionAU915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8016cb4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016cb8:	3b40      	subs	r3, #64	@ 0x40
 8016cba:	4a55      	ldr	r2, [pc, #340]	@ (8016e10 <RegionAU915InitDefaults+0x25c>)
 8016cbc:	fb03 f202 	mul.w	r2, r3, r2
 8016cc0:	4b54      	ldr	r3, [pc, #336]	@ (8016e14 <RegionAU915InitDefaults+0x260>)
 8016cc2:	4413      	add	r3, r2
 8016cc4:	4a4e      	ldr	r2, [pc, #312]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016cc6:	6811      	ldr	r1, [r2, #0]
 8016cc8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016ccc:	4618      	mov	r0, r3
 8016cce:	4613      	mov	r3, r2
 8016cd0:	005b      	lsls	r3, r3, #1
 8016cd2:	4413      	add	r3, r2
 8016cd4:	009b      	lsls	r3, r3, #2
 8016cd6:	440b      	add	r3, r1
 8016cd8:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8016cda:	4b49      	ldr	r3, [pc, #292]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016cdc:	6819      	ldr	r1, [r3, #0]
 8016cde:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016ce2:	4613      	mov	r3, r2
 8016ce4:	005b      	lsls	r3, r3, #1
 8016ce6:	4413      	add	r3, r2
 8016ce8:	009b      	lsls	r3, r3, #2
 8016cea:	440b      	add	r3, r1
 8016cec:	3308      	adds	r3, #8
 8016cee:	2266      	movs	r2, #102	@ 0x66
 8016cf0:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016cf2:	4b43      	ldr	r3, [pc, #268]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016cf4:	6819      	ldr	r1, [r3, #0]
 8016cf6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016cfa:	4613      	mov	r3, r2
 8016cfc:	005b      	lsls	r3, r3, #1
 8016cfe:	4413      	add	r3, r2
 8016d00:	009b      	lsls	r3, r3, #2
 8016d02:	440b      	add	r3, r1
 8016d04:	3309      	adds	r3, #9
 8016d06:	2200      	movs	r2, #0
 8016d08:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016d0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016d0e:	3301      	adds	r3, #1
 8016d10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016d14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016d18:	2b47      	cmp	r3, #71	@ 0x47
 8016d1a:	d9cb      	bls.n	8016cb4 <RegionAU915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8016d1c:	4b38      	ldr	r3, [pc, #224]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016d24:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8016d28:	4b35      	ldr	r3, [pc, #212]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d2a:	681b      	ldr	r3, [r3, #0]
 8016d2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016d30:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8016d34:	4b32      	ldr	r3, [pc, #200]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d36:	681b      	ldr	r3, [r3, #0]
 8016d38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016d3c:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8016d40:	4b2f      	ldr	r3, [pc, #188]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d42:	681b      	ldr	r3, [r3, #0]
 8016d44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016d48:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8016d4c:	4b2c      	ldr	r3, [pc, #176]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d4e:	681b      	ldr	r3, [r3, #0]
 8016d50:	22ff      	movs	r2, #255	@ 0xff
 8016d52:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016d56:	4b2a      	ldr	r3, [pc, #168]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d58:	681b      	ldr	r3, [r3, #0]
 8016d5a:	2200      	movs	r2, #0
 8016d5c:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016d60:	4b27      	ldr	r3, [pc, #156]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d62:	681b      	ldr	r3, [r3, #0]
 8016d64:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016d68:	4b25      	ldr	r3, [pc, #148]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d6a:	681b      	ldr	r3, [r3, #0]
 8016d6c:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016d70:	2206      	movs	r2, #6
 8016d72:	4619      	mov	r1, r3
 8016d74:	f001 f97a 	bl	801806c <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8016d78:	4b20      	ldr	r3, [pc, #128]	@ (8016dfc <RegionAU915InitDefaults+0x248>)
 8016d7a:	681b      	ldr	r3, [r3, #0]
 8016d7c:	4618      	mov	r0, r3
 8016d7e:	4b20      	ldr	r3, [pc, #128]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d80:	681b      	ldr	r3, [r3, #0]
 8016d82:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016d86:	2206      	movs	r2, #6
 8016d88:	4619      	mov	r1, r3
 8016d8a:	f001 f96f 	bl	801806c <RegionCommonChanMaskCopy>
            break;
 8016d8e:	e032      	b.n	8016df6 <RegionAU915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016d90:	4b1b      	ldr	r3, [pc, #108]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d92:	681b      	ldr	r3, [r3, #0]
 8016d94:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016d98:	4b19      	ldr	r3, [pc, #100]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016d9a:	681b      	ldr	r3, [r3, #0]
 8016d9c:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016da0:	2206      	movs	r2, #6
 8016da2:	4619      	mov	r1, r3
 8016da4:	f001 f962 	bl	801806c <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016da8:	2300      	movs	r3, #0
 8016daa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016dae:	e01a      	b.n	8016de6 <RegionAU915InitDefaults+0x232>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016db0:	4b12      	ldr	r3, [pc, #72]	@ (8016dfc <RegionAU915InitDefaults+0x248>)
 8016db2:	681b      	ldr	r3, [r3, #0]
 8016db4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016db8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016dbc:	4b10      	ldr	r3, [pc, #64]	@ (8016e00 <RegionAU915InitDefaults+0x24c>)
 8016dbe:	681b      	ldr	r3, [r3, #0]
 8016dc0:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016dc4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016dc8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8016dfc <RegionAU915InitDefaults+0x248>)
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016dd4:	4001      	ands	r1, r0
 8016dd6:	b289      	uxth	r1, r1
 8016dd8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016ddc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016de0:	3301      	adds	r3, #1
 8016de2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016de6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016dea:	2b05      	cmp	r3, #5
 8016dec:	d9e0      	bls.n	8016db0 <RegionAU915InitDefaults+0x1fc>
            }
            break;
 8016dee:	e002      	b.n	8016df6 <RegionAU915InitDefaults+0x242>
        }
        default:
        {
            break;
 8016df0:	bf00      	nop
 8016df2:	e000      	b.n	8016df6 <RegionAU915InitDefaults+0x242>
                return;
 8016df4:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 8016df6:	3728      	adds	r7, #40	@ 0x28
 8016df8:	46bd      	mov	sp, r7
 8016dfa:	bd80      	pop	{r7, pc}
 8016dfc:	20001fb8 	.word	0x20001fb8
 8016e00:	20001fbc 	.word	0x20001fbc
 8016e04:	20001fc0 	.word	0x20001fc0
 8016e08:	00030d40 	.word	0x00030d40
 8016e0c:	368cd800 	.word	0x368cd800
 8016e10:	00186a00 	.word	0x00186a00
 8016e14:	36978660 	.word	0x36978660

08016e18 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016e18:	b580      	push	{r7, lr}
 8016e1a:	b082      	sub	sp, #8
 8016e1c:	af00      	add	r7, sp, #0
 8016e1e:	6078      	str	r0, [r7, #4]
 8016e20:	460b      	mov	r3, r1
 8016e22:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 8016e24:	78fb      	ldrb	r3, [r7, #3]
 8016e26:	2b0f      	cmp	r3, #15
 8016e28:	d87e      	bhi.n	8016f28 <RegionAU915Verify+0x110>
 8016e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8016e30 <RegionAU915Verify+0x18>)
 8016e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e30:	08016e71 	.word	0x08016e71
 8016e34:	08016f29 	.word	0x08016f29
 8016e38:	08016f29 	.word	0x08016f29
 8016e3c:	08016f29 	.word	0x08016f29
 8016e40:	08016f29 	.word	0x08016f29
 8016e44:	08016e7f 	.word	0x08016e7f
 8016e48:	08016e7f 	.word	0x08016e7f
 8016e4c:	08016ec3 	.word	0x08016ec3
 8016e50:	08016f29 	.word	0x08016f29
 8016e54:	08016f07 	.word	0x08016f07
 8016e58:	08016f07 	.word	0x08016f07
 8016e5c:	08016f29 	.word	0x08016f29
 8016e60:	08016f29 	.word	0x08016f29
 8016e64:	08016f29 	.word	0x08016f29
 8016e68:	08016f29 	.word	0x08016f29
 8016e6c:	08016f25 	.word	0x08016f25
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	4618      	mov	r0, r3
 8016e76:	f7ff fc6d 	bl	8016754 <VerifyRfFreq>
 8016e7a:	4603      	mov	r3, r0
 8016e7c:	e055      	b.n	8016f2a <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	789b      	ldrb	r3, [r3, #2]
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	d10e      	bne.n	8016ea4 <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 8016e86:	687b      	ldr	r3, [r7, #4]
 8016e88:	f993 3000 	ldrsb.w	r3, [r3]
 8016e8c:	220d      	movs	r2, #13
 8016e8e:	2100      	movs	r1, #0
 8016e90:	4618      	mov	r0, r3
 8016e92:	f001 f86e 	bl	8017f72 <RegionCommonValueInRange>
 8016e96:	4603      	mov	r3, r0
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	bf14      	ite	ne
 8016e9c:	2301      	movne	r3, #1
 8016e9e:	2300      	moveq	r3, #0
 8016ea0:	b2db      	uxtb	r3, r3
 8016ea2:	e042      	b.n	8016f2a <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	f993 3000 	ldrsb.w	r3, [r3]
 8016eaa:	220d      	movs	r2, #13
 8016eac:	2102      	movs	r1, #2
 8016eae:	4618      	mov	r0, r3
 8016eb0:	f001 f85f 	bl	8017f72 <RegionCommonValueInRange>
 8016eb4:	4603      	mov	r3, r0
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	bf14      	ite	ne
 8016eba:	2301      	movne	r3, #1
 8016ebc:	2300      	moveq	r3, #0
 8016ebe:	b2db      	uxtb	r3, r3
 8016ec0:	e033      	b.n	8016f2a <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	789b      	ldrb	r3, [r3, #2]
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d10e      	bne.n	8016ee8 <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	f993 3000 	ldrsb.w	r3, [r3]
 8016ed0:	220d      	movs	r2, #13
 8016ed2:	2108      	movs	r1, #8
 8016ed4:	4618      	mov	r0, r3
 8016ed6:	f001 f84c 	bl	8017f72 <RegionCommonValueInRange>
 8016eda:	4603      	mov	r3, r0
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	bf14      	ite	ne
 8016ee0:	2301      	movne	r3, #1
 8016ee2:	2300      	moveq	r3, #0
 8016ee4:	b2db      	uxtb	r3, r3
 8016ee6:	e020      	b.n	8016f2a <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	f993 3000 	ldrsb.w	r3, [r3]
 8016eee:	220d      	movs	r2, #13
 8016ef0:	2102      	movs	r1, #2
 8016ef2:	4618      	mov	r0, r3
 8016ef4:	f001 f83d 	bl	8017f72 <RegionCommonValueInRange>
 8016ef8:	4603      	mov	r3, r0
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	bf14      	ite	ne
 8016efe:	2301      	movne	r3, #1
 8016f00:	2300      	moveq	r3, #0
 8016f02:	b2db      	uxtb	r3, r3
 8016f04:	e011      	b.n	8016f2a <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	f993 3000 	ldrsb.w	r3, [r3]
 8016f0c:	220e      	movs	r2, #14
 8016f0e:	2100      	movs	r1, #0
 8016f10:	4618      	mov	r0, r3
 8016f12:	f001 f82e 	bl	8017f72 <RegionCommonValueInRange>
 8016f16:	4603      	mov	r3, r0
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	bf14      	ite	ne
 8016f1c:	2301      	movne	r3, #1
 8016f1e:	2300      	moveq	r3, #0
 8016f20:	b2db      	uxtb	r3, r3
 8016f22:	e002      	b.n	8016f2a <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 8016f24:	2300      	movs	r3, #0
 8016f26:	e000      	b.n	8016f2a <RegionAU915Verify+0x112>
        }
        default:
            return false;
 8016f28:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 8016f2a:	4618      	mov	r0, r3
 8016f2c:	3708      	adds	r7, #8
 8016f2e:	46bd      	mov	sp, r7
 8016f30:	bd80      	pop	{r7, pc}
 8016f32:	bf00      	nop

08016f34 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016f34:	b480      	push	{r7}
 8016f36:	b085      	sub	sp, #20
 8016f38:	af00      	add	r7, sp, #0
 8016f3a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	7a1b      	ldrb	r3, [r3, #8]
 8016f40:	2b10      	cmp	r3, #16
 8016f42:	d15e      	bne.n	8017002 <RegionAU915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	685b      	ldr	r3, [r3, #4]
 8016f48:	330f      	adds	r3, #15
 8016f4a:	781b      	ldrb	r3, [r3, #0]
 8016f4c:	2b01      	cmp	r3, #1
 8016f4e:	d15a      	bne.n	8017006 <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016f50:	2300      	movs	r3, #0
 8016f52:	73fb      	strb	r3, [r7, #15]
 8016f54:	2300      	movs	r3, #0
 8016f56:	73bb      	strb	r3, [r7, #14]
 8016f58:	e04f      	b.n	8016ffa <RegionAU915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8016f5a:	687b      	ldr	r3, [r7, #4]
 8016f5c:	685a      	ldr	r2, [r3, #4]
 8016f5e:	7bbb      	ldrb	r3, [r7, #14]
 8016f60:	4413      	add	r3, r2
 8016f62:	7819      	ldrb	r1, [r3, #0]
 8016f64:	4b2a      	ldr	r3, [pc, #168]	@ (8017010 <RegionAU915ApplyCFList+0xdc>)
 8016f66:	681b      	ldr	r3, [r3, #0]
 8016f68:	7bfa      	ldrb	r2, [r7, #15]
 8016f6a:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016f6e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8016f72:	4b27      	ldr	r3, [pc, #156]	@ (8017010 <RegionAU915ApplyCFList+0xdc>)
 8016f74:	681b      	ldr	r3, [r3, #0]
 8016f76:	7bfa      	ldrb	r2, [r7, #15]
 8016f78:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016f7c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016f80:	687b      	ldr	r3, [r7, #4]
 8016f82:	685a      	ldr	r2, [r3, #4]
 8016f84:	7bbb      	ldrb	r3, [r7, #14]
 8016f86:	3301      	adds	r3, #1
 8016f88:	4413      	add	r3, r2
 8016f8a:	781b      	ldrb	r3, [r3, #0]
 8016f8c:	021b      	lsls	r3, r3, #8
 8016f8e:	b299      	uxth	r1, r3
 8016f90:	4b1f      	ldr	r3, [pc, #124]	@ (8017010 <RegionAU915ApplyCFList+0xdc>)
 8016f92:	681b      	ldr	r3, [r3, #0]
 8016f94:	7bfa      	ldrb	r2, [r7, #15]
 8016f96:	4301      	orrs	r1, r0
 8016f98:	b289      	uxth	r1, r1
 8016f9a:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016f9e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 8016fa2:	7bfb      	ldrb	r3, [r7, #15]
 8016fa4:	2b04      	cmp	r3, #4
 8016fa6:	d10f      	bne.n	8016fc8 <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8016fa8:	4b19      	ldr	r3, [pc, #100]	@ (8017010 <RegionAU915ApplyCFList+0xdc>)
 8016faa:	681b      	ldr	r3, [r3, #0]
 8016fac:	7bfa      	ldrb	r2, [r7, #15]
 8016fae:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016fb2:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016fb6:	4b16      	ldr	r3, [pc, #88]	@ (8017010 <RegionAU915ApplyCFList+0xdc>)
 8016fb8:	681b      	ldr	r3, [r3, #0]
 8016fba:	7bfa      	ldrb	r2, [r7, #15]
 8016fbc:	b2c9      	uxtb	r1, r1
 8016fbe:	b289      	uxth	r1, r1
 8016fc0:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016fc4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8016fc8:	4b12      	ldr	r3, [pc, #72]	@ (8017014 <RegionAU915ApplyCFList+0xe0>)
 8016fca:	681b      	ldr	r3, [r3, #0]
 8016fcc:	7bfa      	ldrb	r2, [r7, #15]
 8016fce:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8017010 <RegionAU915ApplyCFList+0xdc>)
 8016fd4:	681b      	ldr	r3, [r3, #0]
 8016fd6:	7bfa      	ldrb	r2, [r7, #15]
 8016fd8:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016fdc:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8017014 <RegionAU915ApplyCFList+0xe0>)
 8016fe2:	681b      	ldr	r3, [r3, #0]
 8016fe4:	7bfa      	ldrb	r2, [r7, #15]
 8016fe6:	4001      	ands	r1, r0
 8016fe8:	b289      	uxth	r1, r1
 8016fea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016fee:	7bfb      	ldrb	r3, [r7, #15]
 8016ff0:	3301      	adds	r3, #1
 8016ff2:	73fb      	strb	r3, [r7, #15]
 8016ff4:	7bbb      	ldrb	r3, [r7, #14]
 8016ff6:	3302      	adds	r3, #2
 8016ff8:	73bb      	strb	r3, [r7, #14]
 8016ffa:	7bfb      	ldrb	r3, [r7, #15]
 8016ffc:	2b04      	cmp	r3, #4
 8016ffe:	d9ac      	bls.n	8016f5a <RegionAU915ApplyCFList+0x26>
 8017000:	e002      	b.n	8017008 <RegionAU915ApplyCFList+0xd4>
        return;
 8017002:	bf00      	nop
 8017004:	e000      	b.n	8017008 <RegionAU915ApplyCFList+0xd4>
        return;
 8017006:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 8017008:	3714      	adds	r7, #20
 801700a:	46bd      	mov	sp, r7
 801700c:	bc80      	pop	{r7}
 801700e:	4770      	bx	lr
 8017010:	20001fbc 	.word	0x20001fbc
 8017014:	20001fb8 	.word	0x20001fb8

08017018 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8017018:	b580      	push	{r7, lr}
 801701a:	b084      	sub	sp, #16
 801701c:	af00      	add	r7, sp, #0
 801701e:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	791b      	ldrb	r3, [r3, #4]
 8017024:	2b00      	cmp	r3, #0
 8017026:	d002      	beq.n	801702e <RegionAU915ChanMaskSet+0x16>
 8017028:	2b01      	cmp	r3, #1
 801702a:	d036      	beq.n	801709a <RegionAU915ChanMaskSet+0x82>
 801702c:	e040      	b.n	80170b0 <RegionAU915ChanMaskSet+0x98>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801702e:	4b24      	ldr	r3, [pc, #144]	@ (80170c0 <RegionAU915ChanMaskSet+0xa8>)
 8017030:	681b      	ldr	r3, [r3, #0]
 8017032:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	681b      	ldr	r3, [r3, #0]
 801703a:	2206      	movs	r2, #6
 801703c:	4619      	mov	r1, r3
 801703e:	f001 f815 	bl	801806c <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8017042:	4b1f      	ldr	r3, [pc, #124]	@ (80170c0 <RegionAU915ChanMaskSet+0xa8>)
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 801704a:	4b1d      	ldr	r3, [pc, #116]	@ (80170c0 <RegionAU915ChanMaskSet+0xa8>)
 801704c:	681b      	ldr	r3, [r3, #0]
 801704e:	b2d2      	uxtb	r2, r2
 8017050:	b292      	uxth	r2, r2
 8017052:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8017056:	4b1a      	ldr	r3, [pc, #104]	@ (80170c0 <RegionAU915ChanMaskSet+0xa8>)
 8017058:	681b      	ldr	r3, [r3, #0]
 801705a:	2200      	movs	r2, #0
 801705c:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < 6; i++ )
 8017060:	2300      	movs	r3, #0
 8017062:	73fb      	strb	r3, [r7, #15]
 8017064:	e015      	b.n	8017092 <RegionAU915ChanMaskSet+0x7a>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8017066:	4b17      	ldr	r3, [pc, #92]	@ (80170c4 <RegionAU915ChanMaskSet+0xac>)
 8017068:	681b      	ldr	r3, [r3, #0]
 801706a:	7bfa      	ldrb	r2, [r7, #15]
 801706c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017070:	4b13      	ldr	r3, [pc, #76]	@ (80170c0 <RegionAU915ChanMaskSet+0xa8>)
 8017072:	681b      	ldr	r3, [r3, #0]
 8017074:	7bfa      	ldrb	r2, [r7, #15]
 8017076:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801707a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801707e:	4b11      	ldr	r3, [pc, #68]	@ (80170c4 <RegionAU915ChanMaskSet+0xac>)
 8017080:	681b      	ldr	r3, [r3, #0]
 8017082:	7bfa      	ldrb	r2, [r7, #15]
 8017084:	4001      	ands	r1, r0
 8017086:	b289      	uxth	r1, r1
 8017088:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801708c:	7bfb      	ldrb	r3, [r7, #15]
 801708e:	3301      	adds	r3, #1
 8017090:	73fb      	strb	r3, [r7, #15]
 8017092:	7bfb      	ldrb	r3, [r7, #15]
 8017094:	2b05      	cmp	r3, #5
 8017096:	d9e6      	bls.n	8017066 <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 8017098:	e00c      	b.n	80170b4 <RegionAU915ChanMaskSet+0x9c>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801709a:	4b09      	ldr	r3, [pc, #36]	@ (80170c0 <RegionAU915ChanMaskSet+0xa8>)
 801709c:	681b      	ldr	r3, [r3, #0]
 801709e:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80170a2:	687b      	ldr	r3, [r7, #4]
 80170a4:	681b      	ldr	r3, [r3, #0]
 80170a6:	2206      	movs	r2, #6
 80170a8:	4619      	mov	r1, r3
 80170aa:	f000 ffdf 	bl	801806c <RegionCommonChanMaskCopy>
            break;
 80170ae:	e001      	b.n	80170b4 <RegionAU915ChanMaskSet+0x9c>
        }
        default:
            return false;
 80170b0:	2300      	movs	r3, #0
 80170b2:	e000      	b.n	80170b6 <RegionAU915ChanMaskSet+0x9e>
    }
    return true;
 80170b4:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80170b6:	4618      	mov	r0, r3
 80170b8:	3710      	adds	r7, #16
 80170ba:	46bd      	mov	sp, r7
 80170bc:	bd80      	pop	{r7, pc}
 80170be:	bf00      	nop
 80170c0:	20001fbc 	.word	0x20001fbc
 80170c4:	20001fb8 	.word	0x20001fb8

080170c8 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80170c8:	b580      	push	{r7, lr}
 80170ca:	b088      	sub	sp, #32
 80170cc:	af02      	add	r7, sp, #8
 80170ce:	60ba      	str	r2, [r7, #8]
 80170d0:	607b      	str	r3, [r7, #4]
 80170d2:	4603      	mov	r3, r0
 80170d4:	73fb      	strb	r3, [r7, #15]
 80170d6:	460b      	mov	r3, r1
 80170d8:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 80170da:	2300      	movs	r3, #0
 80170dc:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 80170de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80170e2:	2b0d      	cmp	r3, #13
 80170e4:	bfa8      	it	ge
 80170e6:	230d      	movge	r3, #13
 80170e8:	b25a      	sxtb	r2, r3
 80170ea:	687b      	ldr	r3, [r7, #4]
 80170ec:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80170f4:	4916      	ldr	r1, [pc, #88]	@ (8017150 <RegionAU915ComputeRxWindowParameters+0x88>)
 80170f6:	4618      	mov	r0, r3
 80170f8:	f001 fc24 	bl	8018944 <RegionCommonGetBandwidth>
 80170fc:	4603      	mov	r3, r0
 80170fe:	b2da      	uxtb	r2, r3
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801710a:	461a      	mov	r2, r3
 801710c:	4b11      	ldr	r3, [pc, #68]	@ (8017154 <RegionAU915ComputeRxWindowParameters+0x8c>)
 801710e:	5c9a      	ldrb	r2, [r3, r2]
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017116:	4619      	mov	r1, r3
 8017118:	4b0d      	ldr	r3, [pc, #52]	@ (8017150 <RegionAU915ComputeRxWindowParameters+0x88>)
 801711a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801711e:	4619      	mov	r1, r3
 8017120:	4610      	mov	r0, r2
 8017122:	f001 f99d 	bl	8018460 <RegionCommonComputeSymbolTimeLoRa>
 8017126:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8017128:	4b0b      	ldr	r3, [pc, #44]	@ (8017158 <RegionAU915ComputeRxWindowParameters+0x90>)
 801712a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801712c:	4798      	blx	r3
 801712e:	687b      	ldr	r3, [r7, #4]
 8017130:	3308      	adds	r3, #8
 8017132:	687a      	ldr	r2, [r7, #4]
 8017134:	320c      	adds	r2, #12
 8017136:	7bb9      	ldrb	r1, [r7, #14]
 8017138:	9201      	str	r2, [sp, #4]
 801713a:	9300      	str	r3, [sp, #0]
 801713c:	4603      	mov	r3, r0
 801713e:	68ba      	ldr	r2, [r7, #8]
 8017140:	6978      	ldr	r0, [r7, #20]
 8017142:	f001 f9a3 	bl	801848c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 8017146:	bf00      	nop
 8017148:	3718      	adds	r7, #24
 801714a:	46bd      	mov	sp, r7
 801714c:	bd80      	pop	{r7, pc}
 801714e:	bf00      	nop
 8017150:	08021a0c 	.word	0x08021a0c
 8017154:	080219fc 	.word	0x080219fc
 8017158:	08021ab8 	.word	0x08021ab8

0801715c <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801715c:	b590      	push	{r4, r7, lr}
 801715e:	b091      	sub	sp, #68	@ 0x44
 8017160:	af0a      	add	r7, sp, #40	@ 0x28
 8017162:	6078      	str	r0, [r7, #4]
 8017164:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	785b      	ldrb	r3, [r3, #1]
 801716a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801716c:	2300      	movs	r3, #0
 801716e:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8017170:	2300      	movs	r3, #0
 8017172:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8017174:	687b      	ldr	r3, [r7, #4]
 8017176:	685b      	ldr	r3, [r3, #4]
 8017178:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801717a:	4b34      	ldr	r3, [pc, #208]	@ (801724c <RegionAU915RxConfig+0xf0>)
 801717c:	685b      	ldr	r3, [r3, #4]
 801717e:	4798      	blx	r3
 8017180:	4603      	mov	r3, r0
 8017182:	2b00      	cmp	r3, #0
 8017184:	d001      	beq.n	801718a <RegionAU915RxConfig+0x2e>
    {
        return false;
 8017186:	2300      	movs	r3, #0
 8017188:	e05c      	b.n	8017244 <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	7cdb      	ldrb	r3, [r3, #19]
 801718e:	2b00      	cmp	r3, #0
 8017190:	d109      	bne.n	80171a6 <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	781b      	ldrb	r3, [r3, #0]
 8017196:	f003 0307 	and.w	r3, r3, #7
 801719a:	4a2d      	ldr	r2, [pc, #180]	@ (8017250 <RegionAU915RxConfig+0xf4>)
 801719c:	fb03 f202 	mul.w	r2, r3, r2
 80171a0:	4b2c      	ldr	r3, [pc, #176]	@ (8017254 <RegionAU915RxConfig+0xf8>)
 80171a2:	4413      	add	r3, r2
 80171a4:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 80171a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171aa:	4a2b      	ldr	r2, [pc, #172]	@ (8017258 <RegionAU915RxConfig+0xfc>)
 80171ac:	5cd3      	ldrb	r3, [r2, r3]
 80171ae:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80171b0:	4b26      	ldr	r3, [pc, #152]	@ (801724c <RegionAU915RxConfig+0xf0>)
 80171b2:	68db      	ldr	r3, [r3, #12]
 80171b4:	6938      	ldr	r0, [r7, #16]
 80171b6:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80171b8:	4b24      	ldr	r3, [pc, #144]	@ (801724c <RegionAU915RxConfig+0xf0>)
 80171ba:	699c      	ldr	r4, [r3, #24]
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	789b      	ldrb	r3, [r3, #2]
 80171c0:	4618      	mov	r0, r3
 80171c2:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	689b      	ldr	r3, [r3, #8]
 80171ca:	b29b      	uxth	r3, r3
 80171cc:	687a      	ldr	r2, [r7, #4]
 80171ce:	7c92      	ldrb	r2, [r2, #18]
 80171d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80171d2:	2201      	movs	r2, #1
 80171d4:	9208      	str	r2, [sp, #32]
 80171d6:	2200      	movs	r2, #0
 80171d8:	9207      	str	r2, [sp, #28]
 80171da:	2200      	movs	r2, #0
 80171dc:	9206      	str	r2, [sp, #24]
 80171de:	2200      	movs	r2, #0
 80171e0:	9205      	str	r2, [sp, #20]
 80171e2:	2200      	movs	r2, #0
 80171e4:	9204      	str	r2, [sp, #16]
 80171e6:	2200      	movs	r2, #0
 80171e8:	9203      	str	r2, [sp, #12]
 80171ea:	9302      	str	r3, [sp, #8]
 80171ec:	2308      	movs	r3, #8
 80171ee:	9301      	str	r3, [sp, #4]
 80171f0:	2300      	movs	r3, #0
 80171f2:	9300      	str	r3, [sp, #0]
 80171f4:	2301      	movs	r3, #1
 80171f6:	460a      	mov	r2, r1
 80171f8:	4601      	mov	r1, r0
 80171fa:	2001      	movs	r0, #1
 80171fc:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 80171fe:	687b      	ldr	r3, [r7, #4]
 8017200:	7c5b      	ldrb	r3, [r3, #17]
 8017202:	2b00      	cmp	r3, #0
 8017204:	d005      	beq.n	8017212 <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8017206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801720a:	4a14      	ldr	r2, [pc, #80]	@ (801725c <RegionAU915RxConfig+0x100>)
 801720c:	5cd3      	ldrb	r3, [r2, r3]
 801720e:	75fb      	strb	r3, [r7, #23]
 8017210:	e004      	b.n	801721c <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 8017212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017216:	4a12      	ldr	r2, [pc, #72]	@ (8017260 <RegionAU915RxConfig+0x104>)
 8017218:	5cd3      	ldrb	r3, [r2, r3]
 801721a:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801721c:	4b0b      	ldr	r3, [pc, #44]	@ (801724c <RegionAU915RxConfig+0xf0>)
 801721e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017220:	7dfa      	ldrb	r2, [r7, #23]
 8017222:	320d      	adds	r2, #13
 8017224:	b2d2      	uxtb	r2, r2
 8017226:	4611      	mov	r1, r2
 8017228:	2001      	movs	r0, #1
 801722a:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	7cdb      	ldrb	r3, [r3, #19]
 8017230:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017234:	6939      	ldr	r1, [r7, #16]
 8017236:	4618      	mov	r0, r3
 8017238:	f001 fba2 	bl	8018980 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801723c:	683b      	ldr	r3, [r7, #0]
 801723e:	7bfa      	ldrb	r2, [r7, #15]
 8017240:	701a      	strb	r2, [r3, #0]
    return true;
 8017242:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8017244:	4618      	mov	r0, r3
 8017246:	371c      	adds	r7, #28
 8017248:	46bd      	mov	sp, r7
 801724a:	bd90      	pop	{r4, r7, pc}
 801724c:	08021ab8 	.word	0x08021ab8
 8017250:	000927c0 	.word	0x000927c0
 8017254:	370870a0 	.word	0x370870a0
 8017258:	080219fc 	.word	0x080219fc
 801725c:	08021a88 	.word	0x08021a88
 8017260:	08021a78 	.word	0x08021a78

08017264 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8017264:	b590      	push	{r4, r7, lr}
 8017266:	b093      	sub	sp, #76	@ 0x4c
 8017268:	af0a      	add	r7, sp, #40	@ 0x28
 801726a:	60f8      	str	r0, [r7, #12]
 801726c:	60b9      	str	r1, [r7, #8]
 801726e:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8017270:	68fb      	ldr	r3, [r7, #12]
 8017272:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017276:	461a      	mov	r2, r3
 8017278:	4b47      	ldr	r3, [pc, #284]	@ (8017398 <RegionAU915TxConfig+0x134>)
 801727a:	5c9b      	ldrb	r3, [r3, r2]
 801727c:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801727e:	68fb      	ldr	r3, [r7, #12]
 8017280:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8017284:	4b45      	ldr	r3, [pc, #276]	@ (801739c <RegionAU915TxConfig+0x138>)
 8017286:	681a      	ldr	r2, [r3, #0]
 8017288:	4b45      	ldr	r3, [pc, #276]	@ (80173a0 <RegionAU915TxConfig+0x13c>)
 801728a:	6819      	ldr	r1, [r3, #0]
 801728c:	68fb      	ldr	r3, [r7, #12]
 801728e:	781b      	ldrb	r3, [r3, #0]
 8017290:	461c      	mov	r4, r3
 8017292:	4623      	mov	r3, r4
 8017294:	005b      	lsls	r3, r3, #1
 8017296:	4423      	add	r3, r4
 8017298:	009b      	lsls	r3, r3, #2
 801729a:	440b      	add	r3, r1
 801729c:	3309      	adds	r3, #9
 801729e:	781b      	ldrb	r3, [r3, #0]
 80172a0:	4619      	mov	r1, r3
 80172a2:	460b      	mov	r3, r1
 80172a4:	005b      	lsls	r3, r3, #1
 80172a6:	440b      	add	r3, r1
 80172a8:	00db      	lsls	r3, r3, #3
 80172aa:	4413      	add	r3, r2
 80172ac:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80172b0:	4619      	mov	r1, r3
 80172b2:	f001 fb32 	bl	801891a <RegionCommonLimitTxPower>
 80172b6:	4603      	mov	r3, r0
 80172b8:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 80172ba:	68fb      	ldr	r3, [r7, #12]
 80172bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80172c0:	4938      	ldr	r1, [pc, #224]	@ (80173a4 <RegionAU915TxConfig+0x140>)
 80172c2:	4618      	mov	r0, r3
 80172c4:	f001 fb3e 	bl	8018944 <RegionCommonGetBandwidth>
 80172c8:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80172ca:	2300      	movs	r3, #0
 80172cc:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80172ce:	68fb      	ldr	r3, [r7, #12]
 80172d0:	6859      	ldr	r1, [r3, #4]
 80172d2:	68fb      	ldr	r3, [r7, #12]
 80172d4:	689a      	ldr	r2, [r3, #8]
 80172d6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80172da:	4618      	mov	r0, r3
 80172dc:	f001 f98e 	bl	80185fc <RegionCommonComputeTxPower>
 80172e0:	4603      	mov	r3, r0
 80172e2:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80172e4:	4b30      	ldr	r3, [pc, #192]	@ (80173a8 <RegionAU915TxConfig+0x144>)
 80172e6:	68da      	ldr	r2, [r3, #12]
 80172e8:	4b2d      	ldr	r3, [pc, #180]	@ (80173a0 <RegionAU915TxConfig+0x13c>)
 80172ea:	6819      	ldr	r1, [r3, #0]
 80172ec:	68fb      	ldr	r3, [r7, #12]
 80172ee:	781b      	ldrb	r3, [r3, #0]
 80172f0:	4618      	mov	r0, r3
 80172f2:	4603      	mov	r3, r0
 80172f4:	005b      	lsls	r3, r3, #1
 80172f6:	4403      	add	r3, r0
 80172f8:	009b      	lsls	r3, r3, #2
 80172fa:	440b      	add	r3, r1
 80172fc:	681b      	ldr	r3, [r3, #0]
 80172fe:	4618      	mov	r0, r3
 8017300:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8017302:	4b29      	ldr	r3, [pc, #164]	@ (80173a8 <RegionAU915TxConfig+0x144>)
 8017304:	69dc      	ldr	r4, [r3, #28]
 8017306:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801730a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801730e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8017312:	9208      	str	r2, [sp, #32]
 8017314:	2200      	movs	r2, #0
 8017316:	9207      	str	r2, [sp, #28]
 8017318:	2200      	movs	r2, #0
 801731a:	9206      	str	r2, [sp, #24]
 801731c:	2200      	movs	r2, #0
 801731e:	9205      	str	r2, [sp, #20]
 8017320:	2201      	movs	r2, #1
 8017322:	9204      	str	r2, [sp, #16]
 8017324:	2200      	movs	r2, #0
 8017326:	9203      	str	r2, [sp, #12]
 8017328:	2208      	movs	r2, #8
 801732a:	9202      	str	r2, [sp, #8]
 801732c:	2201      	movs	r2, #1
 801732e:	9201      	str	r2, [sp, #4]
 8017330:	9300      	str	r3, [sp, #0]
 8017332:	69bb      	ldr	r3, [r7, #24]
 8017334:	2200      	movs	r2, #0
 8017336:	2001      	movs	r0, #1
 8017338:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801733a:	4b19      	ldr	r3, [pc, #100]	@ (80173a0 <RegionAU915TxConfig+0x13c>)
 801733c:	681a      	ldr	r2, [r3, #0]
 801733e:	68fb      	ldr	r3, [r7, #12]
 8017340:	781b      	ldrb	r3, [r3, #0]
 8017342:	4619      	mov	r1, r3
 8017344:	460b      	mov	r3, r1
 8017346:	005b      	lsls	r3, r3, #1
 8017348:	440b      	add	r3, r1
 801734a:	009b      	lsls	r3, r3, #2
 801734c:	4413      	add	r3, r2
 801734e:	681a      	ldr	r2, [r3, #0]
 8017350:	68fb      	ldr	r3, [r7, #12]
 8017352:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017356:	4619      	mov	r1, r3
 8017358:	4610      	mov	r0, r2
 801735a:	f001 fb43 	bl	80189e4 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801735e:	4b12      	ldr	r3, [pc, #72]	@ (80173a8 <RegionAU915TxConfig+0x144>)
 8017360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017362:	68fa      	ldr	r2, [r7, #12]
 8017364:	8992      	ldrh	r2, [r2, #12]
 8017366:	b2d2      	uxtb	r2, r2
 8017368:	4611      	mov	r1, r2
 801736a:	2001      	movs	r0, #1
 801736c:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801736e:	68fb      	ldr	r3, [r7, #12]
 8017370:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8017374:	68fb      	ldr	r3, [r7, #12]
 8017376:	899b      	ldrh	r3, [r3, #12]
 8017378:	4619      	mov	r1, r3
 801737a:	4610      	mov	r0, r2
 801737c:	f7ff fa30 	bl	80167e0 <GetTimeOnAir>
 8017380:	4602      	mov	r2, r0
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8017386:	68bb      	ldr	r3, [r7, #8]
 8017388:	7fba      	ldrb	r2, [r7, #30]
 801738a:	701a      	strb	r2, [r3, #0]
    return true;
 801738c:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 801738e:	4618      	mov	r0, r3
 8017390:	3724      	adds	r7, #36	@ 0x24
 8017392:	46bd      	mov	sp, r7
 8017394:	bd90      	pop	{r4, r7, pc}
 8017396:	bf00      	nop
 8017398:	080219fc 	.word	0x080219fc
 801739c:	20001fc0 	.word	0x20001fc0
 80173a0:	20001fbc 	.word	0x20001fbc
 80173a4:	08021a0c 	.word	0x08021a0c
 80173a8:	08021ab8 	.word	0x08021ab8

080173ac <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80173ac:	b590      	push	{r4, r7, lr}
 80173ae:	b097      	sub	sp, #92	@ 0x5c
 80173b0:	af00      	add	r7, sp, #0
 80173b2:	60f8      	str	r0, [r7, #12]
 80173b4:	60b9      	str	r1, [r7, #8]
 80173b6:	607a      	str	r2, [r7, #4]
 80173b8:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80173ba:	2307      	movs	r3, #7
 80173bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80173c0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80173c4:	2200      	movs	r2, #0
 80173c6:	601a      	str	r2, [r3, #0]
 80173c8:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80173ca:	2300      	movs	r3, #0
 80173cc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 80173d0:	2300      	movs	r3, #0
 80173d2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 80173d6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80173da:	2200      	movs	r2, #0
 80173dc:	601a      	str	r2, [r3, #0]
 80173de:	605a      	str	r2, [r3, #4]
 80173e0:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 80173e2:	4b97      	ldr	r3, [pc, #604]	@ (8017640 <RegionAU915LinkAdrReq+0x294>)
 80173e4:	681b      	ldr	r3, [r3, #0]
 80173e6:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 80173ea:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80173ee:	2206      	movs	r2, #6
 80173f0:	4618      	mov	r0, r3
 80173f2:	f000 fe3b 	bl	801806c <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80173f6:	e11b      	b.n	8017630 <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80173f8:	68fb      	ldr	r3, [r7, #12]
 80173fa:	685a      	ldr	r2, [r3, #4]
 80173fc:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8017400:	4413      	add	r3, r2
 8017402:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017406:	4611      	mov	r1, r2
 8017408:	4618      	mov	r0, r3
 801740a:	f000 ff4f 	bl	80182ac <RegionCommonParseLinkAdrReq>
 801740e:	4603      	mov	r3, r0
 8017410:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 8017414:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8017418:	2b00      	cmp	r3, #0
 801741a:	f000 8113 	beq.w	8017644 <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801741e:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017422:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8017426:	4413      	add	r3, r2
 8017428:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801742c:	2307      	movs	r3, #7
 801742e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8017432:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8017436:	2b06      	cmp	r3, #6
 8017438:	d116      	bne.n	8017468 <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801743a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801743e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 8017442:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017446:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 801744a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801744e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 8017452:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017456:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801745a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801745e:	b2db      	uxtb	r3, r3
 8017460:	b29b      	uxth	r3, r3
 8017462:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017466:	e0e3      	b.n	8017630 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8017468:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801746c:	2b07      	cmp	r3, #7
 801746e:	d112      	bne.n	8017496 <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8017470:	2300      	movs	r3, #0
 8017472:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 8017476:	2300      	movs	r3, #0
 8017478:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 801747c:	2300      	movs	r3, #0
 801747e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 8017482:	2300      	movs	r3, #0
 8017484:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8017488:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801748c:	b2db      	uxtb	r3, r3
 801748e:	b29b      	uxth	r3, r3
 8017490:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017494:	e0cc      	b.n	8017630 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8017496:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801749a:	2b05      	cmp	r3, #5
 801749c:	f040 80bf 	bne.w	801761e <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 80174a0:	2301      	movs	r3, #1
 80174a2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 80174a6:	2300      	movs	r3, #0
 80174a8:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 80174ac:	2300      	movs	r3, #0
 80174ae:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 80174b2:	e0ae      	b.n	8017612 <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 80174b4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80174b8:	b2da      	uxtb	r2, r3
 80174ba:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80174be:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80174c2:	fa01 f303 	lsl.w	r3, r1, r3
 80174c6:	4013      	ands	r3, r2
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d04d      	beq.n	8017568 <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 80174cc:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80174d0:	f003 0301 	and.w	r3, r3, #1
 80174d4:	b2db      	uxtb	r3, r3
 80174d6:	2b00      	cmp	r3, #0
 80174d8:	d120      	bne.n	801751c <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 80174da:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80174de:	005b      	lsls	r3, r3, #1
 80174e0:	3358      	adds	r3, #88	@ 0x58
 80174e2:	443b      	add	r3, r7
 80174e4:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80174e8:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80174ec:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 80174f0:	b292      	uxth	r2, r2
 80174f2:	005b      	lsls	r3, r3, #1
 80174f4:	3358      	adds	r3, #88	@ 0x58
 80174f6:	443b      	add	r3, r7
 80174f8:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80174fc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017500:	b21a      	sxth	r2, r3
 8017502:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017506:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801750a:	fa01 f303 	lsl.w	r3, r1, r3
 801750e:	b21b      	sxth	r3, r3
 8017510:	4313      	orrs	r3, r2
 8017512:	b21b      	sxth	r3, r3
 8017514:	b29b      	uxth	r3, r3
 8017516:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801751a:	e075      	b.n	8017608 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801751c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017520:	005b      	lsls	r3, r3, #1
 8017522:	3358      	adds	r3, #88	@ 0x58
 8017524:	443b      	add	r3, r7
 8017526:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801752a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801752e:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 8017532:	b292      	uxth	r2, r2
 8017534:	005b      	lsls	r3, r3, #1
 8017536:	3358      	adds	r3, #88	@ 0x58
 8017538:	443b      	add	r3, r7
 801753a:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801753e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017542:	b21a      	sxth	r2, r3
 8017544:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017548:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801754c:	fa01 f303 	lsl.w	r3, r1, r3
 8017550:	b21b      	sxth	r3, r3
 8017552:	4313      	orrs	r3, r2
 8017554:	b21b      	sxth	r3, r3
 8017556:	b29b      	uxth	r3, r3
 8017558:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801755c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017560:	3301      	adds	r3, #1
 8017562:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 8017566:	e04f      	b.n	8017608 <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8017568:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801756c:	f003 0301 	and.w	r3, r3, #1
 8017570:	b2db      	uxtb	r3, r3
 8017572:	2b00      	cmp	r3, #0
 8017574:	d122      	bne.n	80175bc <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8017576:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801757a:	005b      	lsls	r3, r3, #1
 801757c:	3358      	adds	r3, #88	@ 0x58
 801757e:	443b      	add	r3, r7
 8017580:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017584:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017588:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 801758c:	b292      	uxth	r2, r2
 801758e:	005b      	lsls	r3, r3, #1
 8017590:	3358      	adds	r3, #88	@ 0x58
 8017592:	443b      	add	r3, r7
 8017594:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8017598:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801759c:	b21a      	sxth	r2, r3
 801759e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80175a2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80175a6:	fa01 f303 	lsl.w	r3, r1, r3
 80175aa:	b21b      	sxth	r3, r3
 80175ac:	43db      	mvns	r3, r3
 80175ae:	b21b      	sxth	r3, r3
 80175b0:	4013      	ands	r3, r2
 80175b2:	b21b      	sxth	r3, r3
 80175b4:	b29b      	uxth	r3, r3
 80175b6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80175ba:	e025      	b.n	8017608 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 80175bc:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80175c0:	005b      	lsls	r3, r3, #1
 80175c2:	3358      	adds	r3, #88	@ 0x58
 80175c4:	443b      	add	r3, r7
 80175c6:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80175ca:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80175ce:	b2d2      	uxtb	r2, r2
 80175d0:	b292      	uxth	r2, r2
 80175d2:	005b      	lsls	r3, r3, #1
 80175d4:	3358      	adds	r3, #88	@ 0x58
 80175d6:	443b      	add	r3, r7
 80175d8:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80175dc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80175e0:	b21a      	sxth	r2, r3
 80175e2:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80175e6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80175ea:	fa01 f303 	lsl.w	r3, r1, r3
 80175ee:	b21b      	sxth	r3, r3
 80175f0:	43db      	mvns	r3, r3
 80175f2:	b21b      	sxth	r3, r3
 80175f4:	4013      	ands	r3, r2
 80175f6:	b21b      	sxth	r3, r3
 80175f8:	b29b      	uxth	r3, r3
 80175fa:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80175fe:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017602:	3301      	adds	r3, #1
 8017604:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8017608:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801760c:	3301      	adds	r3, #1
 801760e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8017612:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017616:	2b07      	cmp	r3, #7
 8017618:	f67f af4c 	bls.w	80174b4 <RegionAU915LinkAdrReq+0x108>
 801761c:	e008      	b.n	8017630 <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801761e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8017622:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8017626:	005b      	lsls	r3, r3, #1
 8017628:	3358      	adds	r3, #88	@ 0x58
 801762a:	443b      	add	r3, r7
 801762c:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017630:	68fb      	ldr	r3, [r7, #12]
 8017632:	7a1b      	ldrb	r3, [r3, #8]
 8017634:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017638:	429a      	cmp	r2, r3
 801763a:	f4ff aedd 	bcc.w	80173f8 <RegionAU915LinkAdrReq+0x4c>
 801763e:	e002      	b.n	8017646 <RegionAU915LinkAdrReq+0x29a>
 8017640:	20001fbc 	.word	0x20001fbc
            break; // break loop, since no more request has been found
 8017644:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8017646:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801764a:	2b05      	cmp	r3, #5
 801764c:	dc0f      	bgt.n	801766e <RegionAU915LinkAdrReq+0x2c2>
 801764e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017652:	2204      	movs	r2, #4
 8017654:	2100      	movs	r1, #0
 8017656:	4618      	mov	r0, r3
 8017658:	f000 fcdc 	bl	8018014 <RegionCommonCountChannels>
 801765c:	4603      	mov	r3, r0
 801765e:	2b01      	cmp	r3, #1
 8017660:	d805      	bhi.n	801766e <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8017662:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017666:	f023 0301 	bic.w	r3, r3, #1
 801766a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801766e:	2302      	movs	r3, #2
 8017670:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8017674:	68fb      	ldr	r3, [r7, #12]
 8017676:	7a5b      	ldrb	r3, [r3, #9]
 8017678:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 801767c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017680:	4618      	mov	r0, r3
 8017682:	f7ff f8dd 	bl	8016840 <RegionAU915GetPhyParam>
 8017686:	4603      	mov	r3, r0
 8017688:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801768a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801768e:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8017690:	68fb      	ldr	r3, [r7, #12]
 8017692:	7a9b      	ldrb	r3, [r3, #10]
 8017694:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8017696:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801769a:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801769c:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 80176a0:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80176a2:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80176a6:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80176a8:	68fb      	ldr	r3, [r7, #12]
 80176aa:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80176ae:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80176b0:	68fb      	ldr	r3, [r7, #12]
 80176b2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80176b6:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80176b8:	68fb      	ldr	r3, [r7, #12]
 80176ba:	7b5b      	ldrb	r3, [r3, #13]
 80176bc:	b25b      	sxtb	r3, r3
 80176be:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 80176c0:	2348      	movs	r3, #72	@ 0x48
 80176c2:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 80176c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80176ca:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80176cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80176ce:	b25b      	sxtb	r3, r3
 80176d0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 80176d4:	230d      	movs	r3, #13
 80176d6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80176da:	4b3f      	ldr	r3, [pc, #252]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 80176dc:	681b      	ldr	r3, [r3, #0]
 80176de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 80176e0:	230e      	movs	r3, #14
 80176e2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 80176e6:	2300      	movs	r3, #0
 80176e8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	681b      	ldr	r3, [r3, #0]
 80176f0:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80176f2:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80176f6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80176fa:	1c9a      	adds	r2, r3, #2
 80176fc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017700:	1c59      	adds	r1, r3, #1
 8017702:	f107 0014 	add.w	r0, r7, #20
 8017706:	4623      	mov	r3, r4
 8017708:	f000 fe22 	bl	8018350 <RegionCommonLinkAdrReqVerifyParams>
 801770c:	4603      	mov	r3, r0
 801770e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8017712:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017716:	2b07      	cmp	r3, #7
 8017718:	d147      	bne.n	80177aa <RegionAU915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801771a:	4b2f      	ldr	r3, [pc, #188]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 801771c:	681b      	ldr	r3, [r3, #0]
 801771e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017722:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8017726:	2206      	movs	r2, #6
 8017728:	4618      	mov	r0, r3
 801772a:	f000 fc9f 	bl	801806c <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801772e:	4b2b      	ldr	r3, [pc, #172]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 8017730:	681b      	ldr	r3, [r3, #0]
 8017732:	8819      	ldrh	r1, [r3, #0]
 8017734:	4b28      	ldr	r3, [pc, #160]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 8017736:	681b      	ldr	r3, [r3, #0]
 8017738:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 801773c:	4b27      	ldr	r3, [pc, #156]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 801773e:	681b      	ldr	r3, [r3, #0]
 8017740:	400a      	ands	r2, r1
 8017742:	b292      	uxth	r2, r2
 8017744:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 8017746:	4b25      	ldr	r3, [pc, #148]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 8017748:	681b      	ldr	r3, [r3, #0]
 801774a:	8859      	ldrh	r1, [r3, #2]
 801774c:	4b22      	ldr	r3, [pc, #136]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 801774e:	681b      	ldr	r3, [r3, #0]
 8017750:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 8017754:	4b21      	ldr	r3, [pc, #132]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 8017756:	681b      	ldr	r3, [r3, #0]
 8017758:	400a      	ands	r2, r1
 801775a:	b292      	uxth	r2, r2
 801775c:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801775e:	4b1f      	ldr	r3, [pc, #124]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 8017760:	681b      	ldr	r3, [r3, #0]
 8017762:	8899      	ldrh	r1, [r3, #4]
 8017764:	4b1c      	ldr	r3, [pc, #112]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 8017766:	681b      	ldr	r3, [r3, #0]
 8017768:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 801776c:	4b1b      	ldr	r3, [pc, #108]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 801776e:	681b      	ldr	r3, [r3, #0]
 8017770:	400a      	ands	r2, r1
 8017772:	b292      	uxth	r2, r2
 8017774:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8017776:	4b19      	ldr	r3, [pc, #100]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 8017778:	681b      	ldr	r3, [r3, #0]
 801777a:	88d9      	ldrh	r1, [r3, #6]
 801777c:	4b16      	ldr	r3, [pc, #88]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 801777e:	681b      	ldr	r3, [r3, #0]
 8017780:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 8017784:	4b15      	ldr	r3, [pc, #84]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	400a      	ands	r2, r1
 801778a:	b292      	uxth	r2, r2
 801778c:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801778e:	4b12      	ldr	r3, [pc, #72]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 8017790:	681a      	ldr	r2, [r3, #0]
 8017792:	4b12      	ldr	r3, [pc, #72]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 8017794:	681b      	ldr	r3, [r3, #0]
 8017796:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801779a:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801779c:	4b0e      	ldr	r3, [pc, #56]	@ (80177d8 <RegionAU915LinkAdrReq+0x42c>)
 801779e:	681a      	ldr	r2, [r3, #0]
 80177a0:	4b0e      	ldr	r3, [pc, #56]	@ (80177dc <RegionAU915LinkAdrReq+0x430>)
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 80177a8:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80177aa:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 80177ae:	68bb      	ldr	r3, [r7, #8]
 80177b0:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80177b2:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80177ba:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80177be:	683b      	ldr	r3, [r7, #0]
 80177c0:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80177c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80177c4:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 80177c8:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 80177ca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 80177ce:	4618      	mov	r0, r3
 80177d0:	375c      	adds	r7, #92	@ 0x5c
 80177d2:	46bd      	mov	sp, r7
 80177d4:	bd90      	pop	{r4, r7, pc}
 80177d6:	bf00      	nop
 80177d8:	20001fbc 	.word	0x20001fbc
 80177dc:	20001fb8 	.word	0x20001fb8

080177e0 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80177e0:	b580      	push	{r7, lr}
 80177e2:	b084      	sub	sp, #16
 80177e4:	af00      	add	r7, sp, #0
 80177e6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80177e8:	2307      	movs	r3, #7
 80177ea:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 80177ec:	687b      	ldr	r3, [r7, #4]
 80177ee:	685b      	ldr	r3, [r3, #4]
 80177f0:	4618      	mov	r0, r3
 80177f2:	f7fe ffaf 	bl	8016754 <VerifyRfFreq>
 80177f6:	4603      	mov	r3, r0
 80177f8:	f083 0301 	eor.w	r3, r3, #1
 80177fc:	b2db      	uxtb	r3, r3
 80177fe:	2b00      	cmp	r3, #0
 8017800:	d003      	beq.n	801780a <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8017802:	7bfb      	ldrb	r3, [r7, #15]
 8017804:	f023 0301 	bic.w	r3, r3, #1
 8017808:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	f993 3000 	ldrsb.w	r3, [r3]
 8017810:	220d      	movs	r2, #13
 8017812:	2108      	movs	r1, #8
 8017814:	4618      	mov	r0, r3
 8017816:	f000 fbac 	bl	8017f72 <RegionCommonValueInRange>
 801781a:	4603      	mov	r3, r0
 801781c:	2b00      	cmp	r3, #0
 801781e:	d103      	bne.n	8017828 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8017820:	7bfb      	ldrb	r3, [r7, #15]
 8017822:	f023 0302 	bic.w	r3, r3, #2
 8017826:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	f993 3000 	ldrsb.w	r3, [r3]
 801782e:	2b07      	cmp	r3, #7
 8017830:	d004      	beq.n	801783c <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8017832:	687b      	ldr	r3, [r7, #4]
 8017834:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017838:	2b0d      	cmp	r3, #13
 801783a:	dd03      	ble.n	8017844 <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 801783c:	7bfb      	ldrb	r3, [r7, #15]
 801783e:	f023 0302 	bic.w	r3, r3, #2
 8017842:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801784a:	2205      	movs	r2, #5
 801784c:	2100      	movs	r1, #0
 801784e:	4618      	mov	r0, r3
 8017850:	f000 fb8f 	bl	8017f72 <RegionCommonValueInRange>
 8017854:	4603      	mov	r3, r0
 8017856:	2b00      	cmp	r3, #0
 8017858:	d103      	bne.n	8017862 <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801785a:	7bfb      	ldrb	r3, [r7, #15]
 801785c:	f023 0304 	bic.w	r3, r3, #4
 8017860:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 8017862:	7bfb      	ldrb	r3, [r7, #15]
}
 8017864:	4618      	mov	r0, r3
 8017866:	3710      	adds	r7, #16
 8017868:	46bd      	mov	sp, r7
 801786a:	bd80      	pop	{r7, pc}

0801786c <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801786c:	b480      	push	{r7}
 801786e:	b083      	sub	sp, #12
 8017870:	af00      	add	r7, sp, #0
 8017872:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8017874:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017878:	4618      	mov	r0, r3
 801787a:	370c      	adds	r7, #12
 801787c:	46bd      	mov	sp, r7
 801787e:	bc80      	pop	{r7}
 8017880:	4770      	bx	lr

08017882 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8017882:	b480      	push	{r7}
 8017884:	b083      	sub	sp, #12
 8017886:	af00      	add	r7, sp, #0
 8017888:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 801788a:	2300      	movs	r3, #0
}
 801788c:	4618      	mov	r0, r3
 801788e:	370c      	adds	r7, #12
 8017890:	46bd      	mov	sp, r7
 8017892:	bc80      	pop	{r7}
 8017894:	4770      	bx	lr

08017896 <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8017896:	b480      	push	{r7}
 8017898:	b083      	sub	sp, #12
 801789a:	af00      	add	r7, sp, #0
 801789c:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801789e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80178a2:	4618      	mov	r0, r3
 80178a4:	370c      	adds	r7, #12
 80178a6:	46bd      	mov	sp, r7
 80178a8:	bc80      	pop	{r7}
 80178aa:	4770      	bx	lr

080178ac <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80178ac:	b480      	push	{r7}
 80178ae:	b083      	sub	sp, #12
 80178b0:	af00      	add	r7, sp, #0
 80178b2:	4603      	mov	r3, r0
 80178b4:	460a      	mov	r2, r1
 80178b6:	71fb      	strb	r3, [r7, #7]
 80178b8:	4613      	mov	r3, r2
 80178ba:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 80178bc:	79bb      	ldrb	r3, [r7, #6]
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d106      	bne.n	80178d0 <RegionAU915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 80178c2:	4b13      	ldr	r3, [pc, #76]	@ (8017910 <RegionAU915AlternateDr+0x64>)
 80178c4:	681b      	ldr	r3, [r3, #0]
 80178c6:	7b5a      	ldrb	r2, [r3, #13]
 80178c8:	3201      	adds	r2, #1
 80178ca:	b2d2      	uxtb	r2, r2
 80178cc:	735a      	strb	r2, [r3, #13]
 80178ce:	e005      	b.n	80178dc <RegionAU915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 80178d0:	4b0f      	ldr	r3, [pc, #60]	@ (8017910 <RegionAU915AlternateDr+0x64>)
 80178d2:	681b      	ldr	r3, [r3, #0]
 80178d4:	7b5a      	ldrb	r2, [r3, #13]
 80178d6:	3a01      	subs	r2, #1
 80178d8:	b2d2      	uxtb	r2, r2
 80178da:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 80178dc:	4b0c      	ldr	r3, [pc, #48]	@ (8017910 <RegionAU915AlternateDr+0x64>)
 80178de:	681b      	ldr	r3, [r3, #0]
 80178e0:	7b5a      	ldrb	r2, [r3, #13]
 80178e2:	4b0c      	ldr	r3, [pc, #48]	@ (8017914 <RegionAU915AlternateDr+0x68>)
 80178e4:	fba3 1302 	umull	r1, r3, r3, r2
 80178e8:	0859      	lsrs	r1, r3, #1
 80178ea:	460b      	mov	r3, r1
 80178ec:	00db      	lsls	r3, r3, #3
 80178ee:	440b      	add	r3, r1
 80178f0:	1ad3      	subs	r3, r2, r3
 80178f2:	b2db      	uxtb	r3, r3
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	d102      	bne.n	80178fe <RegionAU915AlternateDr+0x52>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 80178f8:	2306      	movs	r3, #6
 80178fa:	71fb      	strb	r3, [r7, #7]
 80178fc:	e001      	b.n	8017902 <RegionAU915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_2;
 80178fe:	2302      	movs	r3, #2
 8017900:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8017902:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8017906:	4618      	mov	r0, r3
 8017908:	370c      	adds	r7, #12
 801790a:	46bd      	mov	sp, r7
 801790c:	bc80      	pop	{r7}
 801790e:	4770      	bx	lr
 8017910:	20001fb8 	.word	0x20001fb8
 8017914:	38e38e39 	.word	0x38e38e39

08017918 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017918:	b580      	push	{r7, lr}
 801791a:	b0a8      	sub	sp, #160	@ 0xa0
 801791c:	af02      	add	r7, sp, #8
 801791e:	60f8      	str	r0, [r7, #12]
 8017920:	60b9      	str	r1, [r7, #8]
 8017922:	607a      	str	r2, [r7, #4]
 8017924:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 8017926:	2300      	movs	r3, #0
 8017928:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801792c:	2300      	movs	r3, #0
 801792e:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8017932:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017936:	2248      	movs	r2, #72	@ 0x48
 8017938:	2100      	movs	r1, #0
 801793a:	4618      	mov	r0, r3
 801793c:	f006 fe4f 	bl	801e5de <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017940:	230c      	movs	r3, #12
 8017942:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8017946:	4b67      	ldr	r3, [pc, #412]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017948:	681b      	ldr	r3, [r3, #0]
 801794a:	2204      	movs	r2, #4
 801794c:	2100      	movs	r1, #0
 801794e:	4618      	mov	r0, r3
 8017950:	f000 fb60 	bl	8018014 <RegionCommonCountChannels>
 8017954:	4603      	mov	r3, r0
 8017956:	2b00      	cmp	r3, #0
 8017958:	d10e      	bne.n	8017978 <RegionAU915NextChannel+0x60>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801795a:	4b62      	ldr	r3, [pc, #392]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 801795c:	681b      	ldr	r3, [r3, #0]
 801795e:	4618      	mov	r0, r3
 8017960:	4b61      	ldr	r3, [pc, #388]	@ (8017ae8 <RegionAU915NextChannel+0x1d0>)
 8017962:	681b      	ldr	r3, [r3, #0]
 8017964:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017968:	2204      	movs	r2, #4
 801796a:	4619      	mov	r1, r3
 801796c:	f000 fb7e 	bl	801806c <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8017970:	4b5c      	ldr	r3, [pc, #368]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017972:	681b      	ldr	r3, [r3, #0]
 8017974:	2200      	movs	r2, #0
 8017976:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 8017978:	68fb      	ldr	r3, [r7, #12]
 801797a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801797e:	2b05      	cmp	r3, #5
 8017980:	dd0c      	ble.n	801799c <RegionAU915NextChannel+0x84>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8017982:	4b58      	ldr	r3, [pc, #352]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017984:	681b      	ldr	r3, [r3, #0]
 8017986:	891b      	ldrh	r3, [r3, #8]
 8017988:	b2db      	uxtb	r3, r3
 801798a:	2b00      	cmp	r3, #0
 801798c:	d106      	bne.n	801799c <RegionAU915NextChannel+0x84>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801798e:	4b56      	ldr	r3, [pc, #344]	@ (8017ae8 <RegionAU915NextChannel+0x1d0>)
 8017990:	681a      	ldr	r2, [r3, #0]
 8017992:	4b54      	ldr	r3, [pc, #336]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017994:	681b      	ldr	r3, [r3, #0]
 8017996:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801799a:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801799c:	68fb      	ldr	r3, [r7, #12]
 801799e:	7a5b      	ldrb	r3, [r3, #9]
 80179a0:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80179a2:	68fb      	ldr	r3, [r7, #12]
 80179a4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80179a8:	b2db      	uxtb	r3, r3
 80179aa:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 80179ac:	4b4d      	ldr	r3, [pc, #308]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 80179ae:	681b      	ldr	r3, [r3, #0]
 80179b0:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80179b2:	4b4d      	ldr	r3, [pc, #308]	@ (8017ae8 <RegionAU915NextChannel+0x1d0>)
 80179b4:	681b      	ldr	r3, [r3, #0]
 80179b6:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 80179b8:	4b4c      	ldr	r3, [pc, #304]	@ (8017aec <RegionAU915NextChannel+0x1d4>)
 80179ba:	681b      	ldr	r3, [r3, #0]
 80179bc:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 80179be:	2348      	movs	r3, #72	@ 0x48
 80179c0:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 80179c2:	2300      	movs	r3, #0
 80179c4:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80179c6:	68fb      	ldr	r3, [r7, #12]
 80179c8:	681b      	ldr	r3, [r3, #0]
 80179ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80179cc:	68fb      	ldr	r3, [r7, #12]
 80179ce:	685b      	ldr	r3, [r3, #4]
 80179d0:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80179d2:	68fb      	ldr	r3, [r7, #12]
 80179d4:	7a9b      	ldrb	r3, [r3, #10]
 80179d6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 80179da:	2301      	movs	r3, #1
 80179dc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceTxBackoffRefTime = nextChanParams->ElapsedTimeSinceTxBackoffRefTime;
 80179e0:	68fa      	ldr	r2, [r7, #12]
 80179e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80179e6:	320c      	adds	r2, #12
 80179e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80179ec:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80179f0:	68fb      	ldr	r3, [r7, #12]
 80179f2:	7d1b      	ldrb	r3, [r3, #20]
 80179f4:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80179f8:	68fb      	ldr	r3, [r7, #12]
 80179fa:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80179fe:	68fb      	ldr	r3, [r7, #12]
 8017a00:	8adb      	ldrh	r3, [r3, #22]
 8017a02:	4619      	mov	r1, r3
 8017a04:	4610      	mov	r0, r2
 8017a06:	f7fe feeb 	bl	80167e0 <GetTimeOnAir>
 8017a0a:	4603      	mov	r3, r0
 8017a0c:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8017a0e:	f107 0314 	add.w	r3, r7, #20
 8017a12:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017a14:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 8017a18:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017a1c:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	9301      	str	r3, [sp, #4]
 8017a24:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8017a28:	9300      	str	r3, [sp, #0]
 8017a2a:	460b      	mov	r3, r1
 8017a2c:	6839      	ldr	r1, [r7, #0]
 8017a2e:	f000 fed4 	bl	80187da <RegionCommonIdentifyChannels>
 8017a32:	4603      	mov	r3, r0
 8017a34:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8017a38:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d14a      	bne.n	8017ad6 <RegionAU915NextChannel+0x1be>
    {
        if( nextChanParams->Joined == true )
 8017a40:	68fb      	ldr	r3, [r7, #12]
 8017a42:	7a5b      	ldrb	r3, [r3, #9]
 8017a44:	2b00      	cmp	r3, #0
 8017a46:	d00e      	beq.n	8017a66 <RegionAU915NextChannel+0x14e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8017a48:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8017a4c:	3b01      	subs	r3, #1
 8017a4e:	4619      	mov	r1, r3
 8017a50:	2000      	movs	r0, #0
 8017a52:	f001 f80f 	bl	8018a74 <randr>
 8017a56:	4603      	mov	r3, r0
 8017a58:	3398      	adds	r3, #152	@ 0x98
 8017a5a:	443b      	add	r3, r7
 8017a5c:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8017a60:	68bb      	ldr	r3, [r7, #8]
 8017a62:	701a      	strb	r2, [r3, #0]
 8017a64:	e02e      	b.n	8017ac4 <RegionAU915NextChannel+0x1ac>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 8017a66:	68fb      	ldr	r3, [r7, #12]
 8017a68:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017a6c:	2b02      	cmp	r3, #2
 8017a6e:	d10e      	bne.n	8017a8e <RegionAU915NextChannel+0x176>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017a70:	4b1c      	ldr	r3, [pc, #112]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017a72:	681b      	ldr	r3, [r3, #0]
 8017a74:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017a76:	4b1b      	ldr	r3, [pc, #108]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017a78:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017a7a:	330c      	adds	r3, #12
 8017a7c:	68ba      	ldr	r2, [r7, #8]
 8017a7e:	4619      	mov	r1, r3
 8017a80:	f000 f896 	bl	8017bb0 <RegionBaseUSComputeNext125kHzJoinChannel>
 8017a84:	4603      	mov	r3, r0
 8017a86:	2b03      	cmp	r3, #3
 8017a88:	d11c      	bne.n	8017ac4 <RegionAU915NextChannel+0x1ac>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017a8a:	2303      	movs	r3, #3
 8017a8c:	e025      	b.n	8017ada <RegionAU915NextChannel+0x1c2>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8017a8e:	2300      	movs	r3, #0
 8017a90:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017a94:	e004      	b.n	8017aa0 <RegionAU915NextChannel+0x188>
                {
                    i++;
 8017a96:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017a9a:	3301      	adds	r3, #1
 8017a9c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017aa0:	4b10      	ldr	r3, [pc, #64]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	891b      	ldrh	r3, [r3, #8]
 8017aa6:	b2da      	uxtb	r2, r3
 8017aa8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017aac:	fa42 f303 	asr.w	r3, r2, r3
 8017ab0:	f003 0301 	and.w	r3, r3, #1
 8017ab4:	2b00      	cmp	r3, #0
 8017ab6:	d0ee      	beq.n	8017a96 <RegionAU915NextChannel+0x17e>
                }
                *channel = 64 + i;
 8017ab8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017abc:	3340      	adds	r3, #64	@ 0x40
 8017abe:	b2da      	uxtb	r2, r3
 8017ac0:	68bb      	ldr	r3, [r7, #8]
 8017ac2:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 8017ac4:	4b07      	ldr	r3, [pc, #28]	@ (8017ae4 <RegionAU915NextChannel+0x1cc>)
 8017ac6:	681b      	ldr	r3, [r3, #0]
 8017ac8:	4618      	mov	r0, r3
 8017aca:	68bb      	ldr	r3, [r7, #8]
 8017acc:	781b      	ldrb	r3, [r3, #0]
 8017ace:	2248      	movs	r2, #72	@ 0x48
 8017ad0:	4619      	mov	r1, r3
 8017ad2:	f000 fa6b 	bl	8017fac <RegionCommonChanDisable>
    }
    return status;
 8017ad6:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 8017ada:	4618      	mov	r0, r3
 8017adc:	3798      	adds	r7, #152	@ 0x98
 8017ade:	46bd      	mov	sp, r7
 8017ae0:	bd80      	pop	{r7, pc}
 8017ae2:	bf00      	nop
 8017ae4:	20001fb8 	.word	0x20001fb8
 8017ae8:	20001fbc 	.word	0x20001fbc
 8017aec:	20001fc0 	.word	0x20001fc0

08017af0 <RegionAU915ApplyDrOffset>:
#endif /* REGION_AU915 */
}
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017af0:	b480      	push	{r7}
 8017af2:	b085      	sub	sp, #20
 8017af4:	af00      	add	r7, sp, #0
 8017af6:	4603      	mov	r3, r0
 8017af8:	71fb      	strb	r3, [r7, #7]
 8017afa:	460b      	mov	r3, r1
 8017afc:	71bb      	strb	r3, [r7, #6]
 8017afe:	4613      	mov	r3, r2
 8017b00:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 8017b02:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017b06:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017b0a:	480d      	ldr	r0, [pc, #52]	@ (8017b40 <RegionAU915ApplyDrOffset+0x50>)
 8017b0c:	4613      	mov	r3, r2
 8017b0e:	005b      	lsls	r3, r3, #1
 8017b10:	4413      	add	r3, r2
 8017b12:	005b      	lsls	r3, r3, #1
 8017b14:	4403      	add	r3, r0
 8017b16:	440b      	add	r3, r1
 8017b18:	781b      	ldrb	r3, [r3, #0]
 8017b1a:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8017b1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	da07      	bge.n	8017b34 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 8017b24:	79fb      	ldrb	r3, [r7, #7]
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	d102      	bne.n	8017b30 <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 8017b2a:	2300      	movs	r3, #0
 8017b2c:	73fb      	strb	r3, [r7, #15]
 8017b2e:	e001      	b.n	8017b34 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 8017b30:	2302      	movs	r3, #2
 8017b32:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 8017b34:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 8017b36:	4618      	mov	r0, r3
 8017b38:	3714      	adds	r7, #20
 8017b3a:	46bd      	mov	sp, r7
 8017b3c:	bc80      	pop	{r7}
 8017b3e:	4770      	bx	lr
 8017b40:	08021a4c 	.word	0x08021a4c

08017b44 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8017b44:	b480      	push	{r7}
 8017b46:	b087      	sub	sp, #28
 8017b48:	af00      	add	r7, sp, #0
 8017b4a:	4603      	mov	r3, r0
 8017b4c:	60b9      	str	r1, [r7, #8]
 8017b4e:	607a      	str	r2, [r7, #4]
 8017b50:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017b52:	68bb      	ldr	r3, [r7, #8]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d002      	beq.n	8017b5e <FindAvailable125kHzChannels+0x1a>
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	d101      	bne.n	8017b62 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017b5e:	2303      	movs	r3, #3
 8017b60:	e021      	b.n	8017ba6 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	2200      	movs	r2, #0
 8017b66:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017b68:	2300      	movs	r3, #0
 8017b6a:	75fb      	strb	r3, [r7, #23]
 8017b6c:	e017      	b.n	8017b9e <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8017b6e:	89fa      	ldrh	r2, [r7, #14]
 8017b70:	7dfb      	ldrb	r3, [r7, #23]
 8017b72:	fa42 f303 	asr.w	r3, r2, r3
 8017b76:	f003 0301 	and.w	r3, r3, #1
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d00c      	beq.n	8017b98 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	781b      	ldrb	r3, [r3, #0]
 8017b82:	461a      	mov	r2, r3
 8017b84:	68bb      	ldr	r3, [r7, #8]
 8017b86:	4413      	add	r3, r2
 8017b88:	7dfa      	ldrb	r2, [r7, #23]
 8017b8a:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	781b      	ldrb	r3, [r3, #0]
 8017b90:	3301      	adds	r3, #1
 8017b92:	b2da      	uxtb	r2, r3
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017b98:	7dfb      	ldrb	r3, [r7, #23]
 8017b9a:	3301      	adds	r3, #1
 8017b9c:	75fb      	strb	r3, [r7, #23]
 8017b9e:	7dfb      	ldrb	r3, [r7, #23]
 8017ba0:	2b07      	cmp	r3, #7
 8017ba2:	d9e4      	bls.n	8017b6e <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8017ba4:	2300      	movs	r3, #0
}
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	371c      	adds	r7, #28
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bc80      	pop	{r7}
 8017bae:	4770      	bx	lr

08017bb0 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8017bb0:	b590      	push	{r4, r7, lr}
 8017bb2:	b089      	sub	sp, #36	@ 0x24
 8017bb4:	af00      	add	r7, sp, #0
 8017bb6:	60f8      	str	r0, [r7, #12]
 8017bb8:	60b9      	str	r1, [r7, #8]
 8017bba:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8017bbc:	f107 0314 	add.w	r3, r7, #20
 8017bc0:	2200      	movs	r2, #0
 8017bc2:	601a      	str	r2, [r3, #0]
 8017bc4:	605a      	str	r2, [r3, #4]
    uint8_t availableChannels = 0;
 8017bc6:	2300      	movs	r3, #0
 8017bc8:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8017bca:	68fb      	ldr	r3, [r7, #12]
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d005      	beq.n	8017bdc <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017bd0:	68bb      	ldr	r3, [r7, #8]
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	d002      	beq.n	8017bdc <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8017bd6:	687b      	ldr	r3, [r7, #4]
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	d101      	bne.n	8017be0 <RegionBaseUSComputeNext125kHzJoinChannel+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017bdc:	2303      	movs	r3, #3
 8017bde:	e055      	b.n	8017c8c <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8017be0:	68bb      	ldr	r3, [r7, #8]
 8017be2:	781b      	ldrb	r3, [r3, #0]
 8017be4:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017be6:	7f7b      	ldrb	r3, [r7, #29]
 8017be8:	085b      	lsrs	r3, r3, #1
 8017bea:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8017bec:	7f7b      	ldrb	r3, [r7, #29]
 8017bee:	f003 0301 	and.w	r3, r3, #1
 8017bf2:	b2db      	uxtb	r3, r3
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d107      	bne.n	8017c08 <RegionBaseUSComputeNext125kHzJoinChannel+0x58>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8017bf8:	7f3b      	ldrb	r3, [r7, #28]
 8017bfa:	005b      	lsls	r3, r3, #1
 8017bfc:	68fa      	ldr	r2, [r7, #12]
 8017bfe:	4413      	add	r3, r2
 8017c00:	881b      	ldrh	r3, [r3, #0]
 8017c02:	b2db      	uxtb	r3, r3
 8017c04:	83fb      	strh	r3, [r7, #30]
 8017c06:	e006      	b.n	8017c16 <RegionBaseUSComputeNext125kHzJoinChannel+0x66>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8017c08:	7f3b      	ldrb	r3, [r7, #28]
 8017c0a:	005b      	lsls	r3, r3, #1
 8017c0c:	68fa      	ldr	r2, [r7, #12]
 8017c0e:	4413      	add	r3, r2
 8017c10:	881b      	ldrh	r3, [r3, #0]
 8017c12:	0a1b      	lsrs	r3, r3, #8
 8017c14:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017c16:	f107 0213 	add.w	r2, r7, #19
 8017c1a:	f107 0114 	add.w	r1, r7, #20
 8017c1e:	8bfb      	ldrh	r3, [r7, #30]
 8017c20:	4618      	mov	r0, r3
 8017c22:	f7ff ff8f 	bl	8017b44 <FindAvailable125kHzChannels>
 8017c26:	4603      	mov	r3, r0
 8017c28:	2b03      	cmp	r3, #3
 8017c2a:	d101      	bne.n	8017c30 <RegionBaseUSComputeNext125kHzJoinChannel+0x80>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8017c2c:	2303      	movs	r3, #3
 8017c2e:	e02d      	b.n	8017c8c <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
        }

        if ( availableChannels > 0 )
 8017c30:	7cfb      	ldrb	r3, [r7, #19]
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	d011      	beq.n	8017c5a <RegionBaseUSComputeNext125kHzJoinChannel+0xaa>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8017c36:	7f7b      	ldrb	r3, [r7, #29]
 8017c38:	00db      	lsls	r3, r3, #3
 8017c3a:	b2dc      	uxtb	r4, r3
 8017c3c:	7cfb      	ldrb	r3, [r7, #19]
 8017c3e:	3b01      	subs	r3, #1
 8017c40:	4619      	mov	r1, r3
 8017c42:	2000      	movs	r0, #0
 8017c44:	f000 ff16 	bl	8018a74 <randr>
 8017c48:	4603      	mov	r3, r0
 8017c4a:	3320      	adds	r3, #32
 8017c4c:	443b      	add	r3, r7
 8017c4e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8017c52:	4423      	add	r3, r4
 8017c54:	b2da      	uxtb	r2, r3
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8017c5a:	7f7b      	ldrb	r3, [r7, #29]
 8017c5c:	3301      	adds	r3, #1
 8017c5e:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8017c60:	7f7b      	ldrb	r3, [r7, #29]
 8017c62:	2b07      	cmp	r3, #7
 8017c64:	d901      	bls.n	8017c6a <RegionBaseUSComputeNext125kHzJoinChannel+0xba>
        {
            startIndex = 0;
 8017c66:	2300      	movs	r3, #0
 8017c68:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8017c6a:	7cfb      	ldrb	r3, [r7, #19]
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d104      	bne.n	8017c7a <RegionBaseUSComputeNext125kHzJoinChannel+0xca>
 8017c70:	68bb      	ldr	r3, [r7, #8]
 8017c72:	781b      	ldrb	r3, [r3, #0]
 8017c74:	7f7a      	ldrb	r2, [r7, #29]
 8017c76:	429a      	cmp	r2, r3
 8017c78:	d1b5      	bne.n	8017be6 <RegionBaseUSComputeNext125kHzJoinChannel+0x36>

    if ( availableChannels > 0 )
 8017c7a:	7cfb      	ldrb	r3, [r7, #19]
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d004      	beq.n	8017c8a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    {
        *groupsCurrentIndex = startIndex;
 8017c80:	68bb      	ldr	r3, [r7, #8]
 8017c82:	7f7a      	ldrb	r2, [r7, #29]
 8017c84:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017c86:	2300      	movs	r3, #0
 8017c88:	e000      	b.n	8017c8c <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017c8a:	2303      	movs	r3, #3
}
 8017c8c:	4618      	mov	r0, r3
 8017c8e:	3724      	adds	r7, #36	@ 0x24
 8017c90:	46bd      	mov	sp, r7
 8017c92:	bd90      	pop	{r4, r7, pc}

08017c94 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8017c94:	b480      	push	{r7}
 8017c96:	b085      	sub	sp, #20
 8017c98:	af00      	add	r7, sp, #0
 8017c9a:	4603      	mov	r3, r0
 8017c9c:	60b9      	str	r1, [r7, #8]
 8017c9e:	607a      	str	r2, [r7, #4]
 8017ca0:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8017ca2:	7bfb      	ldrb	r3, [r7, #15]
 8017ca4:	687a      	ldr	r2, [r7, #4]
 8017ca6:	fb03 f202 	mul.w	r2, r3, r2
 8017caa:	68bb      	ldr	r3, [r7, #8]
 8017cac:	4413      	add	r3, r2
}
 8017cae:	4618      	mov	r0, r3
 8017cb0:	3714      	adds	r7, #20
 8017cb2:	46bd      	mov	sp, r7
 8017cb4:	bc80      	pop	{r7}
 8017cb6:	4770      	bx	lr

08017cb8 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017cb8:	b480      	push	{r7}
 8017cba:	b087      	sub	sp, #28
 8017cbc:	af00      	add	r7, sp, #0
 8017cbe:	60f8      	str	r0, [r7, #12]
 8017cc0:	4608      	mov	r0, r1
 8017cc2:	4639      	mov	r1, r7
 8017cc4:	e881 000c 	stmia.w	r1, {r2, r3}
 8017cc8:	4603      	mov	r3, r0
 8017cca:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017ccc:	68fb      	ldr	r3, [r7, #12]
 8017cce:	881b      	ldrh	r3, [r3, #0]
 8017cd0:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017cd2:	7afb      	ldrb	r3, [r7, #11]
 8017cd4:	f083 0301 	eor.w	r3, r3, #1
 8017cd8:	b2db      	uxtb	r3, r3
 8017cda:	2b00      	cmp	r3, #0
 8017cdc:	d007      	beq.n	8017cee <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 8017cde:	2364      	movs	r3, #100	@ 0x64
 8017ce0:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8017ce2:	8aba      	ldrh	r2, [r7, #20]
 8017ce4:	8afb      	ldrh	r3, [r7, #22]
 8017ce6:	4293      	cmp	r3, r2
 8017ce8:	bf38      	it	cc
 8017cea:	4613      	movcc	r3, r2
 8017cec:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8017cee:	8afb      	ldrh	r3, [r7, #22]
 8017cf0:	2b00      	cmp	r3, #0
 8017cf2:	d101      	bne.n	8017cf8 <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8017cf4:	2301      	movs	r3, #1
 8017cf6:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8017cf8:	8afb      	ldrh	r3, [r7, #22]
}
 8017cfa:	4618      	mov	r0, r3
 8017cfc:	371c      	adds	r7, #28
 8017cfe:	46bd      	mov	sp, r7
 8017d00:	bc80      	pop	{r7}
 8017d02:	4770      	bx	lr

08017d04 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8017d04:	b580      	push	{r7, lr}
 8017d06:	b086      	sub	sp, #24
 8017d08:	af00      	add	r7, sp, #0
 8017d0a:	60f8      	str	r0, [r7, #12]
 8017d0c:	4608      	mov	r0, r1
 8017d0e:	4639      	mov	r1, r7
 8017d10:	e881 000c 	stmia.w	r1, {r2, r3}
 8017d14:	4603      	mov	r3, r0
 8017d16:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017d18:	68fb      	ldr	r3, [r7, #12]
 8017d1a:	881b      	ldrh	r3, [r3, #0]
 8017d1c:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8017d88 <SetMaxTimeCredits+0x84>)
 8017d20:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017d22:	7af9      	ldrb	r1, [r7, #11]
 8017d24:	463b      	mov	r3, r7
 8017d26:	cb0c      	ldmia	r3, {r2, r3}
 8017d28:	68f8      	ldr	r0, [r7, #12]
 8017d2a:	f7ff ffc5 	bl	8017cb8 <GetDutyCycle>
 8017d2e:	4603      	mov	r3, r0
 8017d30:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 8017d32:	7afb      	ldrb	r3, [r7, #11]
 8017d34:	f083 0301 	eor.w	r3, r3, #1
 8017d38:	b2db      	uxtb	r3, r3
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d011      	beq.n	8017d62 <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017d3e:	683b      	ldr	r3, [r7, #0]
 8017d40:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017d44:	d202      	bcs.n	8017d4c <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017d46:	4b10      	ldr	r3, [pc, #64]	@ (8017d88 <SetMaxTimeCredits+0x84>)
 8017d48:	617b      	str	r3, [r7, #20]
 8017d4a:	e014      	b.n	8017d76 <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017d4c:	683b      	ldr	r3, [r7, #0]
 8017d4e:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017d52:	4293      	cmp	r3, r2
 8017d54:	d802      	bhi.n	8017d5c <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017d56:	4b0c      	ldr	r3, [pc, #48]	@ (8017d88 <SetMaxTimeCredits+0x84>)
 8017d58:	617b      	str	r3, [r7, #20]
 8017d5a:	e00c      	b.n	8017d76 <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 8017d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8017d8c <SetMaxTimeCredits+0x88>)
 8017d5e:	617b      	str	r3, [r7, #20]
 8017d60:	e009      	b.n	8017d76 <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 8017d62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017d66:	f083 0301 	eor.w	r3, r3, #1
 8017d6a:	b2db      	uxtb	r3, r3
 8017d6c:	2b00      	cmp	r3, #0
 8017d6e:	d002      	beq.n	8017d76 <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	697a      	ldr	r2, [r7, #20]
 8017d74:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8017d76:	68fb      	ldr	r3, [r7, #12]
 8017d78:	697a      	ldr	r2, [r7, #20]
 8017d7a:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8017d7c:	8a7b      	ldrh	r3, [r7, #18]
}
 8017d7e:	4618      	mov	r0, r3
 8017d80:	3718      	adds	r7, #24
 8017d82:	46bd      	mov	sp, r7
 8017d84:	bd80      	pop	{r7, pc}
 8017d86:	bf00      	nop
 8017d88:	0036ee80 	.word	0x0036ee80
 8017d8c:	000d4670 	.word	0x000d4670

08017d90 <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 8017d90:	b580      	push	{r7, lr}
 8017d92:	b086      	sub	sp, #24
 8017d94:	af02      	add	r7, sp, #8
 8017d96:	6078      	str	r0, [r7, #4]
 8017d98:	4608      	mov	r0, r1
 8017d9a:	4611      	mov	r1, r2
 8017d9c:	461a      	mov	r2, r3
 8017d9e:	4603      	mov	r3, r0
 8017da0:	70fb      	strb	r3, [r7, #3]
 8017da2:	460b      	mov	r3, r1
 8017da4:	70bb      	strb	r3, [r7, #2]
 8017da6:	4613      	mov	r3, r2
 8017da8:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8017daa:	78f9      	ldrb	r1, [r7, #3]
 8017dac:	787b      	ldrb	r3, [r7, #1]
 8017dae:	9301      	str	r3, [sp, #4]
 8017db0:	78bb      	ldrb	r3, [r7, #2]
 8017db2:	9300      	str	r3, [sp, #0]
 8017db4:	f107 0318 	add.w	r3, r7, #24
 8017db8:	cb0c      	ldmia	r3, {r2, r3}
 8017dba:	6878      	ldr	r0, [r7, #4]
 8017dbc:	f7ff ffa2 	bl	8017d04 <SetMaxTimeCredits>
 8017dc0:	4603      	mov	r3, r0
 8017dc2:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 8017dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8017e30 <UpdateTimeCredits+0xa0>)
 8017dc6:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 8017dc8:	78fb      	ldrb	r3, [r7, #3]
 8017dca:	f083 0301 	eor.w	r3, r3, #1
 8017dce:	b2db      	uxtb	r3, r3
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	d010      	beq.n	8017df6 <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017dd4:	69bb      	ldr	r3, [r7, #24]
 8017dd6:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017dda:	d202      	bcs.n	8017de2 <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 8017ddc:	4b14      	ldr	r3, [pc, #80]	@ (8017e30 <UpdateTimeCredits+0xa0>)
 8017dde:	60fb      	str	r3, [r7, #12]
 8017de0:	e009      	b.n	8017df6 <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017de2:	69bb      	ldr	r3, [r7, #24]
 8017de4:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017de8:	4293      	cmp	r3, r2
 8017dea:	d802      	bhi.n	8017df2 <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8017dec:	4b11      	ldr	r3, [pc, #68]	@ (8017e34 <UpdateTimeCredits+0xa4>)
 8017dee:	60fb      	str	r3, [r7, #12]
 8017df0:	e001      	b.n	8017df6 <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 8017df2:	4b11      	ldr	r3, [pc, #68]	@ (8017e38 <UpdateTimeCredits+0xa8>)
 8017df4:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 8017df6:	68fa      	ldr	r2, [r7, #12]
 8017df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dfa:	429a      	cmp	r2, r3
 8017dfc:	d908      	bls.n	8017e10 <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 8017e02:	68fa      	ldr	r2, [r7, #12]
 8017e04:	429a      	cmp	r2, r3
 8017e06:	d103      	bne.n	8017e10 <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 8017e08:	687b      	ldr	r3, [r7, #4]
 8017e0a:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d109      	bne.n	8017e24 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	691a      	ldr	r2, [r3, #16]
 8017e14:	687b      	ldr	r3, [r7, #4]
 8017e16:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	6a3a      	ldr	r2, [r7, #32]
 8017e1c:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	68fa      	ldr	r2, [r7, #12]
 8017e22:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8017e24:	897b      	ldrh	r3, [r7, #10]
}
 8017e26:	4618      	mov	r0, r3
 8017e28:	3710      	adds	r7, #16
 8017e2a:	46bd      	mov	sp, r7
 8017e2c:	bd80      	pop	{r7, pc}
 8017e2e:	bf00      	nop
 8017e30:	0036ee80 	.word	0x0036ee80
 8017e34:	025c3f80 	.word	0x025c3f80
 8017e38:	07829b80 	.word	0x07829b80

08017e3c <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017e3c:	b480      	push	{r7}
 8017e3e:	b085      	sub	sp, #20
 8017e40:	af00      	add	r7, sp, #0
 8017e42:	4603      	mov	r3, r0
 8017e44:	460a      	mov	r2, r1
 8017e46:	80fb      	strh	r3, [r7, #6]
 8017e48:	4613      	mov	r3, r2
 8017e4a:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017e4c:	2300      	movs	r3, #0
 8017e4e:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8017e50:	2300      	movs	r3, #0
 8017e52:	73bb      	strb	r3, [r7, #14]
 8017e54:	e011      	b.n	8017e7a <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8017e56:	88fa      	ldrh	r2, [r7, #6]
 8017e58:	7bbb      	ldrb	r3, [r7, #14]
 8017e5a:	2101      	movs	r1, #1
 8017e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8017e60:	401a      	ands	r2, r3
 8017e62:	7bbb      	ldrb	r3, [r7, #14]
 8017e64:	2101      	movs	r1, #1
 8017e66:	fa01 f303 	lsl.w	r3, r1, r3
 8017e6a:	429a      	cmp	r2, r3
 8017e6c:	d102      	bne.n	8017e74 <CountChannels+0x38>
        {
            nbActiveBits++;
 8017e6e:	7bfb      	ldrb	r3, [r7, #15]
 8017e70:	3301      	adds	r3, #1
 8017e72:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8017e74:	7bbb      	ldrb	r3, [r7, #14]
 8017e76:	3301      	adds	r3, #1
 8017e78:	73bb      	strb	r3, [r7, #14]
 8017e7a:	7bba      	ldrb	r2, [r7, #14]
 8017e7c:	797b      	ldrb	r3, [r7, #5]
 8017e7e:	429a      	cmp	r2, r3
 8017e80:	d3e9      	bcc.n	8017e56 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8017e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e84:	4618      	mov	r0, r3
 8017e86:	3714      	adds	r7, #20
 8017e88:	46bd      	mov	sp, r7
 8017e8a:	bc80      	pop	{r7}
 8017e8c:	4770      	bx	lr

08017e8e <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8017e8e:	b580      	push	{r7, lr}
 8017e90:	b084      	sub	sp, #16
 8017e92:	af00      	add	r7, sp, #0
 8017e94:	6039      	str	r1, [r7, #0]
 8017e96:	4611      	mov	r1, r2
 8017e98:	461a      	mov	r2, r3
 8017e9a:	4603      	mov	r3, r0
 8017e9c:	71fb      	strb	r3, [r7, #7]
 8017e9e:	460b      	mov	r3, r1
 8017ea0:	71bb      	strb	r3, [r7, #6]
 8017ea2:	4613      	mov	r3, r2
 8017ea4:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8017ea6:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8017eaa:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017eae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017eb2:	4618      	mov	r0, r3
 8017eb4:	f000 f85d 	bl	8017f72 <RegionCommonValueInRange>
 8017eb8:	4603      	mov	r3, r0
 8017eba:	2b00      	cmp	r3, #0
 8017ebc:	d101      	bne.n	8017ec2 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8017ebe:	2300      	movs	r3, #0
 8017ec0:	e053      	b.n	8017f6a <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017ec2:	2300      	movs	r3, #0
 8017ec4:	73fb      	strb	r3, [r7, #15]
 8017ec6:	2300      	movs	r3, #0
 8017ec8:	73bb      	strb	r3, [r7, #14]
 8017eca:	e049      	b.n	8017f60 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017ecc:	2300      	movs	r3, #0
 8017ece:	737b      	strb	r3, [r7, #13]
 8017ed0:	e03d      	b.n	8017f4e <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8017ed2:	7bbb      	ldrb	r3, [r7, #14]
 8017ed4:	005b      	lsls	r3, r3, #1
 8017ed6:	683a      	ldr	r2, [r7, #0]
 8017ed8:	4413      	add	r3, r2
 8017eda:	881b      	ldrh	r3, [r3, #0]
 8017edc:	461a      	mov	r2, r3
 8017ede:	7b7b      	ldrb	r3, [r7, #13]
 8017ee0:	fa42 f303 	asr.w	r3, r2, r3
 8017ee4:	f003 0301 	and.w	r3, r3, #1
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d02d      	beq.n	8017f48 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017eec:	7bfa      	ldrb	r2, [r7, #15]
 8017eee:	7b7b      	ldrb	r3, [r7, #13]
 8017ef0:	4413      	add	r3, r2
 8017ef2:	461a      	mov	r2, r3
 8017ef4:	4613      	mov	r3, r2
 8017ef6:	005b      	lsls	r3, r3, #1
 8017ef8:	4413      	add	r3, r2
 8017efa:	009b      	lsls	r3, r3, #2
 8017efc:	461a      	mov	r2, r3
 8017efe:	69fb      	ldr	r3, [r7, #28]
 8017f00:	4413      	add	r3, r2
 8017f02:	7a1b      	ldrb	r3, [r3, #8]
 8017f04:	f343 0303 	sbfx	r3, r3, #0, #4
 8017f08:	b25b      	sxtb	r3, r3
 8017f0a:	f003 030f 	and.w	r3, r3, #15
 8017f0e:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8017f10:	7bfa      	ldrb	r2, [r7, #15]
 8017f12:	7b7b      	ldrb	r3, [r7, #13]
 8017f14:	4413      	add	r3, r2
 8017f16:	461a      	mov	r2, r3
 8017f18:	4613      	mov	r3, r2
 8017f1a:	005b      	lsls	r3, r3, #1
 8017f1c:	4413      	add	r3, r2
 8017f1e:	009b      	lsls	r3, r3, #2
 8017f20:	461a      	mov	r2, r3
 8017f22:	69fb      	ldr	r3, [r7, #28]
 8017f24:	4413      	add	r3, r2
 8017f26:	7a1b      	ldrb	r3, [r3, #8]
 8017f28:	f343 1303 	sbfx	r3, r3, #4, #4
 8017f2c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017f2e:	f003 030f 	and.w	r3, r3, #15
 8017f32:	b25a      	sxtb	r2, r3
 8017f34:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017f38:	4618      	mov	r0, r3
 8017f3a:	f000 f81a 	bl	8017f72 <RegionCommonValueInRange>
 8017f3e:	4603      	mov	r3, r0
 8017f40:	2b01      	cmp	r3, #1
 8017f42:	d101      	bne.n	8017f48 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8017f44:	2301      	movs	r3, #1
 8017f46:	e010      	b.n	8017f6a <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8017f48:	7b7b      	ldrb	r3, [r7, #13]
 8017f4a:	3301      	adds	r3, #1
 8017f4c:	737b      	strb	r3, [r7, #13]
 8017f4e:	7b7b      	ldrb	r3, [r7, #13]
 8017f50:	2b0f      	cmp	r3, #15
 8017f52:	d9be      	bls.n	8017ed2 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017f54:	7bfb      	ldrb	r3, [r7, #15]
 8017f56:	3310      	adds	r3, #16
 8017f58:	73fb      	strb	r3, [r7, #15]
 8017f5a:	7bbb      	ldrb	r3, [r7, #14]
 8017f5c:	3301      	adds	r3, #1
 8017f5e:	73bb      	strb	r3, [r7, #14]
 8017f60:	7bfa      	ldrb	r2, [r7, #15]
 8017f62:	79fb      	ldrb	r3, [r7, #7]
 8017f64:	429a      	cmp	r2, r3
 8017f66:	d3b1      	bcc.n	8017ecc <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8017f68:	2300      	movs	r3, #0
}
 8017f6a:	4618      	mov	r0, r3
 8017f6c:	3710      	adds	r7, #16
 8017f6e:	46bd      	mov	sp, r7
 8017f70:	bd80      	pop	{r7, pc}

08017f72 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8017f72:	b480      	push	{r7}
 8017f74:	b083      	sub	sp, #12
 8017f76:	af00      	add	r7, sp, #0
 8017f78:	4603      	mov	r3, r0
 8017f7a:	71fb      	strb	r3, [r7, #7]
 8017f7c:	460b      	mov	r3, r1
 8017f7e:	71bb      	strb	r3, [r7, #6]
 8017f80:	4613      	mov	r3, r2
 8017f82:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8017f84:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017f88:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017f8c:	429a      	cmp	r2, r3
 8017f8e:	db07      	blt.n	8017fa0 <RegionCommonValueInRange+0x2e>
 8017f90:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017f94:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8017f98:	429a      	cmp	r2, r3
 8017f9a:	dc01      	bgt.n	8017fa0 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8017f9c:	2301      	movs	r3, #1
 8017f9e:	e000      	b.n	8017fa2 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8017fa0:	2300      	movs	r3, #0
}
 8017fa2:	4618      	mov	r0, r3
 8017fa4:	370c      	adds	r7, #12
 8017fa6:	46bd      	mov	sp, r7
 8017fa8:	bc80      	pop	{r7}
 8017faa:	4770      	bx	lr

08017fac <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8017fac:	b480      	push	{r7}
 8017fae:	b085      	sub	sp, #20
 8017fb0:	af00      	add	r7, sp, #0
 8017fb2:	6078      	str	r0, [r7, #4]
 8017fb4:	460b      	mov	r3, r1
 8017fb6:	70fb      	strb	r3, [r7, #3]
 8017fb8:	4613      	mov	r3, r2
 8017fba:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8017fbc:	78fb      	ldrb	r3, [r7, #3]
 8017fbe:	091b      	lsrs	r3, r3, #4
 8017fc0:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8017fc2:	78bb      	ldrb	r3, [r7, #2]
 8017fc4:	091b      	lsrs	r3, r3, #4
 8017fc6:	b2db      	uxtb	r3, r3
 8017fc8:	7bfa      	ldrb	r2, [r7, #15]
 8017fca:	429a      	cmp	r2, r3
 8017fcc:	d803      	bhi.n	8017fd6 <RegionCommonChanDisable+0x2a>
 8017fce:	78fa      	ldrb	r2, [r7, #3]
 8017fd0:	78bb      	ldrb	r3, [r7, #2]
 8017fd2:	429a      	cmp	r2, r3
 8017fd4:	d301      	bcc.n	8017fda <RegionCommonChanDisable+0x2e>
    {
        return false;
 8017fd6:	2300      	movs	r3, #0
 8017fd8:	e017      	b.n	801800a <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8017fda:	7bfb      	ldrb	r3, [r7, #15]
 8017fdc:	005b      	lsls	r3, r3, #1
 8017fde:	687a      	ldr	r2, [r7, #4]
 8017fe0:	4413      	add	r3, r2
 8017fe2:	881b      	ldrh	r3, [r3, #0]
 8017fe4:	b21a      	sxth	r2, r3
 8017fe6:	78fb      	ldrb	r3, [r7, #3]
 8017fe8:	f003 030f 	and.w	r3, r3, #15
 8017fec:	2101      	movs	r1, #1
 8017fee:	fa01 f303 	lsl.w	r3, r1, r3
 8017ff2:	b21b      	sxth	r3, r3
 8017ff4:	43db      	mvns	r3, r3
 8017ff6:	b21b      	sxth	r3, r3
 8017ff8:	4013      	ands	r3, r2
 8017ffa:	b219      	sxth	r1, r3
 8017ffc:	7bfb      	ldrb	r3, [r7, #15]
 8017ffe:	005b      	lsls	r3, r3, #1
 8018000:	687a      	ldr	r2, [r7, #4]
 8018002:	4413      	add	r3, r2
 8018004:	b28a      	uxth	r2, r1
 8018006:	801a      	strh	r2, [r3, #0]

    return true;
 8018008:	2301      	movs	r3, #1
}
 801800a:	4618      	mov	r0, r3
 801800c:	3714      	adds	r7, #20
 801800e:	46bd      	mov	sp, r7
 8018010:	bc80      	pop	{r7}
 8018012:	4770      	bx	lr

08018014 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8018014:	b580      	push	{r7, lr}
 8018016:	b084      	sub	sp, #16
 8018018:	af00      	add	r7, sp, #0
 801801a:	6078      	str	r0, [r7, #4]
 801801c:	460b      	mov	r3, r1
 801801e:	70fb      	strb	r3, [r7, #3]
 8018020:	4613      	mov	r3, r2
 8018022:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8018024:	2300      	movs	r3, #0
 8018026:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	2b00      	cmp	r3, #0
 801802c:	d101      	bne.n	8018032 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801802e:	2300      	movs	r3, #0
 8018030:	e018      	b.n	8018064 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8018032:	78fb      	ldrb	r3, [r7, #3]
 8018034:	73bb      	strb	r3, [r7, #14]
 8018036:	e010      	b.n	801805a <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8018038:	7bbb      	ldrb	r3, [r7, #14]
 801803a:	005b      	lsls	r3, r3, #1
 801803c:	687a      	ldr	r2, [r7, #4]
 801803e:	4413      	add	r3, r2
 8018040:	881b      	ldrh	r3, [r3, #0]
 8018042:	2110      	movs	r1, #16
 8018044:	4618      	mov	r0, r3
 8018046:	f7ff fef9 	bl	8017e3c <CountChannels>
 801804a:	4603      	mov	r3, r0
 801804c:	461a      	mov	r2, r3
 801804e:	7bfb      	ldrb	r3, [r7, #15]
 8018050:	4413      	add	r3, r2
 8018052:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8018054:	7bbb      	ldrb	r3, [r7, #14]
 8018056:	3301      	adds	r3, #1
 8018058:	73bb      	strb	r3, [r7, #14]
 801805a:	7bba      	ldrb	r2, [r7, #14]
 801805c:	78bb      	ldrb	r3, [r7, #2]
 801805e:	429a      	cmp	r2, r3
 8018060:	d3ea      	bcc.n	8018038 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8018062:	7bfb      	ldrb	r3, [r7, #15]
}
 8018064:	4618      	mov	r0, r3
 8018066:	3710      	adds	r7, #16
 8018068:	46bd      	mov	sp, r7
 801806a:	bd80      	pop	{r7, pc}

0801806c <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801806c:	b480      	push	{r7}
 801806e:	b087      	sub	sp, #28
 8018070:	af00      	add	r7, sp, #0
 8018072:	60f8      	str	r0, [r7, #12]
 8018074:	60b9      	str	r1, [r7, #8]
 8018076:	4613      	mov	r3, r2
 8018078:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801807a:	68fb      	ldr	r3, [r7, #12]
 801807c:	2b00      	cmp	r3, #0
 801807e:	d016      	beq.n	80180ae <RegionCommonChanMaskCopy+0x42>
 8018080:	68bb      	ldr	r3, [r7, #8]
 8018082:	2b00      	cmp	r3, #0
 8018084:	d013      	beq.n	80180ae <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8018086:	2300      	movs	r3, #0
 8018088:	75fb      	strb	r3, [r7, #23]
 801808a:	e00c      	b.n	80180a6 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801808c:	7dfb      	ldrb	r3, [r7, #23]
 801808e:	005b      	lsls	r3, r3, #1
 8018090:	68ba      	ldr	r2, [r7, #8]
 8018092:	441a      	add	r2, r3
 8018094:	7dfb      	ldrb	r3, [r7, #23]
 8018096:	005b      	lsls	r3, r3, #1
 8018098:	68f9      	ldr	r1, [r7, #12]
 801809a:	440b      	add	r3, r1
 801809c:	8812      	ldrh	r2, [r2, #0]
 801809e:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80180a0:	7dfb      	ldrb	r3, [r7, #23]
 80180a2:	3301      	adds	r3, #1
 80180a4:	75fb      	strb	r3, [r7, #23]
 80180a6:	7dfa      	ldrb	r2, [r7, #23]
 80180a8:	79fb      	ldrb	r3, [r7, #7]
 80180aa:	429a      	cmp	r2, r3
 80180ac:	d3ee      	bcc.n	801808c <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80180ae:	bf00      	nop
 80180b0:	371c      	adds	r7, #28
 80180b2:	46bd      	mov	sp, r7
 80180b4:	bc80      	pop	{r7}
 80180b6:	4770      	bx	lr

080180b8 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80180b8:	b082      	sub	sp, #8
 80180ba:	b580      	push	{r7, lr}
 80180bc:	b086      	sub	sp, #24
 80180be:	af00      	add	r7, sp, #0
 80180c0:	60f8      	str	r0, [r7, #12]
 80180c2:	60b9      	str	r1, [r7, #8]
 80180c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80180c6:	4613      	mov	r3, r2
 80180c8:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80180ca:	79f9      	ldrb	r1, [r7, #7]
 80180cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80180d0:	cb0c      	ldmia	r3, {r2, r3}
 80180d2:	68f8      	ldr	r0, [r7, #12]
 80180d4:	f7ff fdf0 	bl	8017cb8 <GetDutyCycle>
 80180d8:	4603      	mov	r3, r0
 80180da:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 80180dc:	68fb      	ldr	r3, [r7, #12]
 80180de:	68da      	ldr	r2, [r3, #12]
 80180e0:	8afb      	ldrh	r3, [r7, #22]
 80180e2:	68b9      	ldr	r1, [r7, #8]
 80180e4:	fb01 f303 	mul.w	r3, r1, r3
 80180e8:	429a      	cmp	r2, r3
 80180ea:	d909      	bls.n	8018100 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 80180ec:	68fb      	ldr	r3, [r7, #12]
 80180ee:	68da      	ldr	r2, [r3, #12]
 80180f0:	8afb      	ldrh	r3, [r7, #22]
 80180f2:	68b9      	ldr	r1, [r7, #8]
 80180f4:	fb01 f303 	mul.w	r3, r1, r3
 80180f8:	1ad2      	subs	r2, r2, r3
 80180fa:	68fb      	ldr	r3, [r7, #12]
 80180fc:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 80180fe:	e002      	b.n	8018106 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8018100:	68fb      	ldr	r3, [r7, #12]
 8018102:	2200      	movs	r2, #0
 8018104:	60da      	str	r2, [r3, #12]
}
 8018106:	bf00      	nop
 8018108:	3718      	adds	r7, #24
 801810a:	46bd      	mov	sp, r7
 801810c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8018110:	b002      	add	sp, #8
 8018112:	4770      	bx	lr

08018114 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8018114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018116:	b08f      	sub	sp, #60	@ 0x3c
 8018118:	af04      	add	r7, sp, #16
 801811a:	6039      	str	r1, [r7, #0]
 801811c:	4611      	mov	r1, r2
 801811e:	461a      	mov	r2, r3
 8018120:	4603      	mov	r3, r0
 8018122:	71fb      	strb	r3, [r7, #7]
 8018124:	460b      	mov	r3, r1
 8018126:	71bb      	strb	r3, [r7, #6]
 8018128:	4613      	mov	r3, r2
 801812a:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801812c:	f04f 33ff 	mov.w	r3, #4294967295
 8018130:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8018132:	f004 ff23 	bl	801cf7c <UTIL_TIMER_GetCurrentTime>
 8018136:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 8018138:	2300      	movs	r3, #0
 801813a:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 801813c:	2301      	movs	r3, #1
 801813e:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 8018140:	2300      	movs	r3, #0
 8018142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8018146:	2300      	movs	r3, #0
 8018148:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801814c:	e09c      	b.n	8018288 <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 801814e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018152:	4613      	mov	r3, r2
 8018154:	005b      	lsls	r3, r3, #1
 8018156:	4413      	add	r3, r2
 8018158:	00db      	lsls	r3, r3, #3
 801815a:	461a      	mov	r2, r3
 801815c:	683b      	ldr	r3, [r7, #0]
 801815e:	4413      	add	r3, r2
 8018160:	685b      	ldr	r3, [r3, #4]
 8018162:	4618      	mov	r0, r3
 8018164:	f004 ff1c 	bl	801cfa0 <UTIL_TIMER_GetElapsedTime>
 8018168:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801816a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801816e:	4613      	mov	r3, r2
 8018170:	005b      	lsls	r3, r3, #1
 8018172:	4413      	add	r3, r2
 8018174:	00db      	lsls	r3, r3, #3
 8018176:	461a      	mov	r2, r3
 8018178:	683b      	ldr	r3, [r7, #0]
 801817a:	189c      	adds	r4, r3, r2
 801817c:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 8018180:	797a      	ldrb	r2, [r7, #5]
 8018182:	79fd      	ldrb	r5, [r7, #7]
 8018184:	68fb      	ldr	r3, [r7, #12]
 8018186:	9303      	str	r3, [sp, #12]
 8018188:	69bb      	ldr	r3, [r7, #24]
 801818a:	9302      	str	r3, [sp, #8]
 801818c:	46ec      	mov	ip, sp
 801818e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8018192:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018196:	e88c 0003 	stmia.w	ip, {r0, r1}
 801819a:	4633      	mov	r3, r6
 801819c:	4629      	mov	r1, r5
 801819e:	4620      	mov	r0, r4
 80181a0:	f7ff fdf6 	bl	8017d90 <UpdateTimeCredits>
 80181a4:	4603      	mov	r3, r0
 80181a6:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80181a8:	8a7a      	ldrh	r2, [r7, #18]
 80181aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80181ac:	fb02 f303 	mul.w	r3, r2, r3
 80181b0:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80181b2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80181b6:	4613      	mov	r3, r2
 80181b8:	005b      	lsls	r3, r3, #1
 80181ba:	4413      	add	r3, r2
 80181bc:	00db      	lsls	r3, r3, #3
 80181be:	461a      	mov	r2, r3
 80181c0:	683b      	ldr	r3, [r7, #0]
 80181c2:	4413      	add	r3, r2
 80181c4:	68db      	ldr	r3, [r3, #12]
 80181c6:	697a      	ldr	r2, [r7, #20]
 80181c8:	429a      	cmp	r2, r3
 80181ca:	d308      	bcc.n	80181de <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 80181cc:	797b      	ldrb	r3, [r7, #5]
 80181ce:	f083 0301 	eor.w	r3, r3, #1
 80181d2:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80181d4:	2b00      	cmp	r3, #0
 80181d6:	d013      	beq.n	8018200 <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 80181d8:	79fb      	ldrb	r3, [r7, #7]
 80181da:	2b00      	cmp	r3, #0
 80181dc:	d010      	beq.n	8018200 <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 80181de:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80181e2:	4613      	mov	r3, r2
 80181e4:	005b      	lsls	r3, r3, #1
 80181e6:	4413      	add	r3, r2
 80181e8:	00db      	lsls	r3, r3, #3
 80181ea:	461a      	mov	r2, r3
 80181ec:	683b      	ldr	r3, [r7, #0]
 80181ee:	4413      	add	r3, r2
 80181f0:	2201      	movs	r2, #1
 80181f2:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 80181f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80181f8:	3301      	adds	r3, #1
 80181fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80181fe:	e03e      	b.n	801827e <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8018200:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018204:	4613      	mov	r3, r2
 8018206:	005b      	lsls	r3, r3, #1
 8018208:	4413      	add	r3, r2
 801820a:	00db      	lsls	r3, r3, #3
 801820c:	461a      	mov	r2, r3
 801820e:	683b      	ldr	r3, [r7, #0]
 8018210:	4413      	add	r3, r2
 8018212:	2200      	movs	r2, #0
 8018214:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8018216:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801821a:	4613      	mov	r3, r2
 801821c:	005b      	lsls	r3, r3, #1
 801821e:	4413      	add	r3, r2
 8018220:	00db      	lsls	r3, r3, #3
 8018222:	461a      	mov	r2, r3
 8018224:	683b      	ldr	r3, [r7, #0]
 8018226:	4413      	add	r3, r2
 8018228:	691b      	ldr	r3, [r3, #16]
 801822a:	697a      	ldr	r2, [r7, #20]
 801822c:	429a      	cmp	r2, r3
 801822e:	d226      	bcs.n	801827e <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 8018230:	2300      	movs	r3, #0
 8018232:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 8018234:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018238:	4613      	mov	r3, r2
 801823a:	005b      	lsls	r3, r3, #1
 801823c:	4413      	add	r3, r2
 801823e:	00db      	lsls	r3, r3, #3
 8018240:	461a      	mov	r2, r3
 8018242:	683b      	ldr	r3, [r7, #0]
 8018244:	4413      	add	r3, r2
 8018246:	689b      	ldr	r3, [r3, #8]
 8018248:	68fa      	ldr	r2, [r7, #12]
 801824a:	429a      	cmp	r2, r3
 801824c:	d80c      	bhi.n	8018268 <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 801824e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018252:	4613      	mov	r3, r2
 8018254:	005b      	lsls	r3, r3, #1
 8018256:	4413      	add	r3, r2
 8018258:	00db      	lsls	r3, r3, #3
 801825a:	461a      	mov	r2, r3
 801825c:	683b      	ldr	r3, [r7, #0]
 801825e:	4413      	add	r3, r2
 8018260:	689a      	ldr	r2, [r3, #8]
 8018262:	68fb      	ldr	r3, [r7, #12]
 8018264:	1ad3      	subs	r3, r2, r3
 8018266:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 8018268:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801826a:	69fb      	ldr	r3, [r7, #28]
 801826c:	4293      	cmp	r3, r2
 801826e:	bf28      	it	cs
 8018270:	4613      	movcs	r3, r2
 8018272:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8018274:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018278:	3301      	adds	r3, #1
 801827a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 801827e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018282:	3301      	adds	r3, #1
 8018284:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8018288:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801828c:	79bb      	ldrb	r3, [r7, #6]
 801828e:	429a      	cmp	r2, r3
 8018290:	f4ff af5d 	bcc.w	801814e <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 8018294:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018298:	2b00      	cmp	r3, #0
 801829a:	d102      	bne.n	80182a2 <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 801829c:	f04f 33ff 	mov.w	r3, #4294967295
 80182a0:	e000      	b.n	80182a4 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 80182a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80182a4:	4618      	mov	r0, r3
 80182a6:	372c      	adds	r7, #44	@ 0x2c
 80182a8:	46bd      	mov	sp, r7
 80182aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080182ac <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80182ac:	b480      	push	{r7}
 80182ae:	b085      	sub	sp, #20
 80182b0:	af00      	add	r7, sp, #0
 80182b2:	6078      	str	r0, [r7, #4]
 80182b4:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80182b6:	2300      	movs	r3, #0
 80182b8:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	781b      	ldrb	r3, [r3, #0]
 80182be:	2b03      	cmp	r3, #3
 80182c0:	d140      	bne.n	8018344 <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	3301      	adds	r3, #1
 80182c6:	781b      	ldrb	r3, [r3, #0]
 80182c8:	b25a      	sxtb	r2, r3
 80182ca:	683b      	ldr	r3, [r7, #0]
 80182cc:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 80182ce:	683b      	ldr	r3, [r7, #0]
 80182d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182d4:	f003 030f 	and.w	r3, r3, #15
 80182d8:	b25a      	sxtb	r2, r3
 80182da:	683b      	ldr	r3, [r7, #0]
 80182dc:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80182de:	683b      	ldr	r3, [r7, #0]
 80182e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182e4:	b2db      	uxtb	r3, r3
 80182e6:	091b      	lsrs	r3, r3, #4
 80182e8:	b2db      	uxtb	r3, r3
 80182ea:	b25a      	sxtb	r2, r3
 80182ec:	683b      	ldr	r3, [r7, #0]
 80182ee:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80182f0:	687b      	ldr	r3, [r7, #4]
 80182f2:	3302      	adds	r3, #2
 80182f4:	781b      	ldrb	r3, [r3, #0]
 80182f6:	461a      	mov	r2, r3
 80182f8:	683b      	ldr	r3, [r7, #0]
 80182fa:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80182fc:	683b      	ldr	r3, [r7, #0]
 80182fe:	889b      	ldrh	r3, [r3, #4]
 8018300:	b21a      	sxth	r2, r3
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	3303      	adds	r3, #3
 8018306:	781b      	ldrb	r3, [r3, #0]
 8018308:	b21b      	sxth	r3, r3
 801830a:	021b      	lsls	r3, r3, #8
 801830c:	b21b      	sxth	r3, r3
 801830e:	4313      	orrs	r3, r2
 8018310:	b21b      	sxth	r3, r3
 8018312:	b29a      	uxth	r2, r3
 8018314:	683b      	ldr	r3, [r7, #0]
 8018316:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	791a      	ldrb	r2, [r3, #4]
 801831c:	683b      	ldr	r3, [r7, #0]
 801831e:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8018320:	683b      	ldr	r3, [r7, #0]
 8018322:	781b      	ldrb	r3, [r3, #0]
 8018324:	091b      	lsrs	r3, r3, #4
 8018326:	b2db      	uxtb	r3, r3
 8018328:	f003 0307 	and.w	r3, r3, #7
 801832c:	b2da      	uxtb	r2, r3
 801832e:	683b      	ldr	r3, [r7, #0]
 8018330:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8018332:	683b      	ldr	r3, [r7, #0]
 8018334:	781b      	ldrb	r3, [r3, #0]
 8018336:	f003 030f 	and.w	r3, r3, #15
 801833a:	b2da      	uxtb	r2, r3
 801833c:	683b      	ldr	r3, [r7, #0]
 801833e:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8018340:	2305      	movs	r3, #5
 8018342:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8018344:	7bfb      	ldrb	r3, [r7, #15]
}
 8018346:	4618      	mov	r0, r3
 8018348:	3714      	adds	r7, #20
 801834a:	46bd      	mov	sp, r7
 801834c:	bc80      	pop	{r7}
 801834e:	4770      	bx	lr

08018350 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8018350:	b5b0      	push	{r4, r5, r7, lr}
 8018352:	b088      	sub	sp, #32
 8018354:	af02      	add	r7, sp, #8
 8018356:	60f8      	str	r0, [r7, #12]
 8018358:	60b9      	str	r1, [r7, #8]
 801835a:	607a      	str	r2, [r7, #4]
 801835c:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 801835e:	68fb      	ldr	r3, [r7, #12]
 8018360:	791b      	ldrb	r3, [r3, #4]
 8018362:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8018364:	68fb      	ldr	r3, [r7, #12]
 8018366:	799b      	ldrb	r3, [r3, #6]
 8018368:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 801836a:	68fb      	ldr	r3, [r7, #12]
 801836c:	79db      	ldrb	r3, [r3, #7]
 801836e:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8018370:	68fb      	ldr	r3, [r7, #12]
 8018372:	7a1b      	ldrb	r3, [r3, #8]
 8018374:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8018376:	68fb      	ldr	r3, [r7, #12]
 8018378:	795b      	ldrb	r3, [r3, #5]
 801837a:	f083 0301 	eor.w	r3, r3, #1
 801837e:	b2db      	uxtb	r3, r3
 8018380:	2b00      	cmp	r3, #0
 8018382:	d008      	beq.n	8018396 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8018384:	68fb      	ldr	r3, [r7, #12]
 8018386:	7adb      	ldrb	r3, [r3, #11]
 8018388:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801838a:	68fb      	ldr	r3, [r7, #12]
 801838c:	7a5b      	ldrb	r3, [r3, #9]
 801838e:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8018390:	68fb      	ldr	r3, [r7, #12]
 8018392:	7a9b      	ldrb	r3, [r3, #10]
 8018394:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8018396:	7dfb      	ldrb	r3, [r7, #23]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d04a      	beq.n	8018432 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 801839c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80183a0:	2b0f      	cmp	r3, #15
 80183a2:	d103      	bne.n	80183ac <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 80183a4:	68fb      	ldr	r3, [r7, #12]
 80183a6:	7a5b      	ldrb	r3, [r3, #9]
 80183a8:	75bb      	strb	r3, [r7, #22]
 80183aa:	e01d      	b.n	80183e8 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80183ac:	68fb      	ldr	r3, [r7, #12]
 80183ae:	7b18      	ldrb	r0, [r3, #12]
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	6919      	ldr	r1, [r3, #16]
 80183b4:	68fb      	ldr	r3, [r7, #12]
 80183b6:	f993 5014 	ldrsb.w	r5, [r3, #20]
 80183ba:	68fb      	ldr	r3, [r7, #12]
 80183bc:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80183c0:	68fa      	ldr	r2, [r7, #12]
 80183c2:	6992      	ldr	r2, [r2, #24]
 80183c4:	f997 4016 	ldrsb.w	r4, [r7, #22]
 80183c8:	9201      	str	r2, [sp, #4]
 80183ca:	9300      	str	r3, [sp, #0]
 80183cc:	462b      	mov	r3, r5
 80183ce:	4622      	mov	r2, r4
 80183d0:	f7ff fd5d 	bl	8017e8e <RegionCommonChanVerifyDr>
 80183d4:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 80183d6:	f083 0301 	eor.w	r3, r3, #1
 80183da:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80183dc:	2b00      	cmp	r3, #0
 80183de:	d003      	beq.n	80183e8 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 80183e0:	7dfb      	ldrb	r3, [r7, #23]
 80183e2:	f023 0302 	bic.w	r3, r3, #2
 80183e6:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 80183e8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80183ec:	2b0f      	cmp	r3, #15
 80183ee:	d103      	bne.n	80183f8 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 80183f0:	68fb      	ldr	r3, [r7, #12]
 80183f2:	7a9b      	ldrb	r3, [r3, #10]
 80183f4:	757b      	strb	r3, [r7, #21]
 80183f6:	e01c      	b.n	8018432 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80183f8:	68fb      	ldr	r3, [r7, #12]
 80183fa:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80183fe:	68fb      	ldr	r3, [r7, #12]
 8018400:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8018404:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018408:	4618      	mov	r0, r3
 801840a:	f7ff fdb2 	bl	8017f72 <RegionCommonValueInRange>
 801840e:	4603      	mov	r3, r0
 8018410:	2b00      	cmp	r3, #0
 8018412:	d10e      	bne.n	8018432 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8018414:	68fb      	ldr	r3, [r7, #12]
 8018416:	f993 301d 	ldrsb.w	r3, [r3, #29]
 801841a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801841e:	429a      	cmp	r2, r3
 8018420:	da03      	bge.n	801842a <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8018422:	68fb      	ldr	r3, [r7, #12]
 8018424:	7f5b      	ldrb	r3, [r3, #29]
 8018426:	757b      	strb	r3, [r7, #21]
 8018428:	e003      	b.n	8018432 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801842a:	7dfb      	ldrb	r3, [r7, #23]
 801842c:	f023 0304 	bic.w	r3, r3, #4
 8018430:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8018432:	7dfb      	ldrb	r3, [r7, #23]
 8018434:	2b07      	cmp	r3, #7
 8018436:	d105      	bne.n	8018444 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8018438:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801843c:	2b00      	cmp	r3, #0
 801843e:	d101      	bne.n	8018444 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8018440:	2301      	movs	r3, #1
 8018442:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8018444:	68bb      	ldr	r3, [r7, #8]
 8018446:	7dba      	ldrb	r2, [r7, #22]
 8018448:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801844a:	687b      	ldr	r3, [r7, #4]
 801844c:	7d7a      	ldrb	r2, [r7, #21]
 801844e:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8018450:	7d3a      	ldrb	r2, [r7, #20]
 8018452:	683b      	ldr	r3, [r7, #0]
 8018454:	701a      	strb	r2, [r3, #0]

    return status;
 8018456:	7dfb      	ldrb	r3, [r7, #23]
}
 8018458:	4618      	mov	r0, r3
 801845a:	3718      	adds	r7, #24
 801845c:	46bd      	mov	sp, r7
 801845e:	bdb0      	pop	{r4, r5, r7, pc}

08018460 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8018460:	b480      	push	{r7}
 8018462:	b083      	sub	sp, #12
 8018464:	af00      	add	r7, sp, #0
 8018466:	4603      	mov	r3, r0
 8018468:	6039      	str	r1, [r7, #0]
 801846a:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 801846c:	79fb      	ldrb	r3, [r7, #7]
 801846e:	4a06      	ldr	r2, [pc, #24]	@ (8018488 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8018470:	fa02 f303 	lsl.w	r3, r2, r3
 8018474:	461a      	mov	r2, r3
 8018476:	683b      	ldr	r3, [r7, #0]
 8018478:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801847c:	4618      	mov	r0, r3
 801847e:	370c      	adds	r7, #12
 8018480:	46bd      	mov	sp, r7
 8018482:	bc80      	pop	{r7}
 8018484:	4770      	bx	lr
 8018486:	bf00      	nop
 8018488:	000f4240 	.word	0x000f4240

0801848c <RegionCommonComputeRxWindowParameters>:
{
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 801848c:	b480      	push	{r7}
 801848e:	b085      	sub	sp, #20
 8018490:	af00      	add	r7, sp, #0
 8018492:	60f8      	str	r0, [r7, #12]
 8018494:	607a      	str	r2, [r7, #4]
 8018496:	603b      	str	r3, [r7, #0]
 8018498:	460b      	mov	r3, r1
 801849a:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 801849c:	7afa      	ldrb	r2, [r7, #11]
 801849e:	7afb      	ldrb	r3, [r7, #11]
 80184a0:	3b04      	subs	r3, #4
 80184a2:	4619      	mov	r1, r3
 80184a4:	68fb      	ldr	r3, [r7, #12]
 80184a6:	fb03 f101 	mul.w	r1, r3, r1
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80184b0:	fb00 f303 	mul.w	r3, r0, r3
 80184b4:	440b      	add	r3, r1
 80184b6:	005b      	lsls	r3, r3, #1
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d013      	beq.n	80184e4 <RegionCommonComputeRxWindowParameters+0x58>
 80184bc:	7afb      	ldrb	r3, [r7, #11]
 80184be:	3b04      	subs	r3, #4
 80184c0:	4619      	mov	r1, r3
 80184c2:	68fb      	ldr	r3, [r7, #12]
 80184c4:	fb03 f101 	mul.w	r1, r3, r1
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80184ce:	fb00 f303 	mul.w	r3, r0, r3
 80184d2:	440b      	add	r3, r1
 80184d4:	0059      	lsls	r1, r3, #1
 80184d6:	68fb      	ldr	r3, [r7, #12]
 80184d8:	440b      	add	r3, r1
 80184da:	1e59      	subs	r1, r3, #1
 80184dc:	68fb      	ldr	r3, [r7, #12]
 80184de:	fbb1 f3f3 	udiv	r3, r1, r3
 80184e2:	e00f      	b.n	8018504 <RegionCommonComputeRxWindowParameters+0x78>
 80184e4:	7afb      	ldrb	r3, [r7, #11]
 80184e6:	3b04      	subs	r3, #4
 80184e8:	4619      	mov	r1, r3
 80184ea:	68fb      	ldr	r3, [r7, #12]
 80184ec:	fb03 f101 	mul.w	r1, r3, r1
 80184f0:	687b      	ldr	r3, [r7, #4]
 80184f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80184f6:	fb00 f303 	mul.w	r3, r0, r3
 80184fa:	440b      	add	r3, r1
 80184fc:	0059      	lsls	r1, r3, #1
 80184fe:	68fb      	ldr	r3, [r7, #12]
 8018500:	fbb1 f3f3 	udiv	r3, r1, r3
 8018504:	429a      	cmp	r2, r3
 8018506:	bf38      	it	cc
 8018508:	461a      	movcc	r2, r3
 801850a:	69bb      	ldr	r3, [r7, #24]
 801850c:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 801850e:	68fb      	ldr	r3, [r7, #12]
 8018510:	009b      	lsls	r3, r3, #2
 8018512:	4619      	mov	r1, r3
 8018514:	69bb      	ldr	r3, [r7, #24]
 8018516:	681b      	ldr	r3, [r3, #0]
 8018518:	68fa      	ldr	r2, [r7, #12]
 801851a:	fb02 f303 	mul.w	r3, r2, r3
 801851e:	2b00      	cmp	r3, #0
 8018520:	d007      	beq.n	8018532 <RegionCommonComputeRxWindowParameters+0xa6>
 8018522:	69bb      	ldr	r3, [r7, #24]
 8018524:	681b      	ldr	r3, [r3, #0]
 8018526:	68fa      	ldr	r2, [r7, #12]
 8018528:	fb02 f303 	mul.w	r3, r2, r3
 801852c:	3301      	adds	r3, #1
 801852e:	085b      	lsrs	r3, r3, #1
 8018530:	e005      	b.n	801853e <RegionCommonComputeRxWindowParameters+0xb2>
 8018532:	69bb      	ldr	r3, [r7, #24]
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	68fa      	ldr	r2, [r7, #12]
 8018538:	fb02 f303 	mul.w	r3, r2, r3
 801853c:	085b      	lsrs	r3, r3, #1
 801853e:	1acb      	subs	r3, r1, r3
 8018540:	683a      	ldr	r2, [r7, #0]
 8018542:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018546:	fb01 f202 	mul.w	r2, r1, r2
 801854a:	1a9b      	subs	r3, r3, r2
 801854c:	2b00      	cmp	r3, #0
 801854e:	dd27      	ble.n	80185a0 <RegionCommonComputeRxWindowParameters+0x114>
 8018550:	68fb      	ldr	r3, [r7, #12]
 8018552:	009b      	lsls	r3, r3, #2
 8018554:	4619      	mov	r1, r3
 8018556:	69bb      	ldr	r3, [r7, #24]
 8018558:	681b      	ldr	r3, [r3, #0]
 801855a:	68fa      	ldr	r2, [r7, #12]
 801855c:	fb02 f303 	mul.w	r3, r2, r3
 8018560:	2b00      	cmp	r3, #0
 8018562:	d007      	beq.n	8018574 <RegionCommonComputeRxWindowParameters+0xe8>
 8018564:	69bb      	ldr	r3, [r7, #24]
 8018566:	681b      	ldr	r3, [r3, #0]
 8018568:	68fa      	ldr	r2, [r7, #12]
 801856a:	fb02 f303 	mul.w	r3, r2, r3
 801856e:	3301      	adds	r3, #1
 8018570:	085b      	lsrs	r3, r3, #1
 8018572:	e005      	b.n	8018580 <RegionCommonComputeRxWindowParameters+0xf4>
 8018574:	69bb      	ldr	r3, [r7, #24]
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	68fa      	ldr	r2, [r7, #12]
 801857a:	fb02 f303 	mul.w	r3, r2, r3
 801857e:	085b      	lsrs	r3, r3, #1
 8018580:	1acb      	subs	r3, r1, r3
 8018582:	683a      	ldr	r2, [r7, #0]
 8018584:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018588:	fb01 f202 	mul.w	r2, r1, r2
 801858c:	1a9b      	subs	r3, r3, r2
 801858e:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8018592:	4a19      	ldr	r2, [pc, #100]	@ (80185f8 <RegionCommonComputeRxWindowParameters+0x16c>)
 8018594:	fb82 1203 	smull	r1, r2, r2, r3
 8018598:	1192      	asrs	r2, r2, #6
 801859a:	17db      	asrs	r3, r3, #31
 801859c:	1ad3      	subs	r3, r2, r3
 801859e:	e024      	b.n	80185ea <RegionCommonComputeRxWindowParameters+0x15e>
 80185a0:	68fb      	ldr	r3, [r7, #12]
 80185a2:	009b      	lsls	r3, r3, #2
 80185a4:	4619      	mov	r1, r3
 80185a6:	69bb      	ldr	r3, [r7, #24]
 80185a8:	681b      	ldr	r3, [r3, #0]
 80185aa:	68fa      	ldr	r2, [r7, #12]
 80185ac:	fb02 f303 	mul.w	r3, r2, r3
 80185b0:	2b00      	cmp	r3, #0
 80185b2:	d007      	beq.n	80185c4 <RegionCommonComputeRxWindowParameters+0x138>
 80185b4:	69bb      	ldr	r3, [r7, #24]
 80185b6:	681b      	ldr	r3, [r3, #0]
 80185b8:	68fa      	ldr	r2, [r7, #12]
 80185ba:	fb02 f303 	mul.w	r3, r2, r3
 80185be:	3301      	adds	r3, #1
 80185c0:	085b      	lsrs	r3, r3, #1
 80185c2:	e005      	b.n	80185d0 <RegionCommonComputeRxWindowParameters+0x144>
 80185c4:	69bb      	ldr	r3, [r7, #24]
 80185c6:	681b      	ldr	r3, [r3, #0]
 80185c8:	68fa      	ldr	r2, [r7, #12]
 80185ca:	fb02 f303 	mul.w	r3, r2, r3
 80185ce:	085b      	lsrs	r3, r3, #1
 80185d0:	1acb      	subs	r3, r1, r3
 80185d2:	683a      	ldr	r2, [r7, #0]
 80185d4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80185d8:	fb01 f202 	mul.w	r2, r1, r2
 80185dc:	1a9b      	subs	r3, r3, r2
 80185de:	4a06      	ldr	r2, [pc, #24]	@ (80185f8 <RegionCommonComputeRxWindowParameters+0x16c>)
 80185e0:	fb82 1203 	smull	r1, r2, r2, r3
 80185e4:	1192      	asrs	r2, r2, #6
 80185e6:	17db      	asrs	r3, r3, #31
 80185e8:	1ad3      	subs	r3, r2, r3
 80185ea:	69fa      	ldr	r2, [r7, #28]
 80185ec:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80185ee:	bf00      	nop
 80185f0:	3714      	adds	r7, #20
 80185f2:	46bd      	mov	sp, r7
 80185f4:	bc80      	pop	{r7}
 80185f6:	4770      	bx	lr
 80185f8:	10624dd3 	.word	0x10624dd3

080185fc <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80185fc:	b580      	push	{r7, lr}
 80185fe:	b086      	sub	sp, #24
 8018600:	af00      	add	r7, sp, #0
 8018602:	4603      	mov	r3, r0
 8018604:	60b9      	str	r1, [r7, #8]
 8018606:	607a      	str	r2, [r7, #4]
 8018608:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801860a:	2300      	movs	r3, #0
 801860c:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801860e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018612:	005b      	lsls	r3, r3, #1
 8018614:	4618      	mov	r0, r3
 8018616:	f7e8 fbaf 	bl	8000d78 <__aeabi_ui2f>
 801861a:	4603      	mov	r3, r0
 801861c:	4619      	mov	r1, r3
 801861e:	68b8      	ldr	r0, [r7, #8]
 8018620:	f7e8 faf8 	bl	8000c14 <__aeabi_fsub>
 8018624:	4603      	mov	r3, r0
 8018626:	6879      	ldr	r1, [r7, #4]
 8018628:	4618      	mov	r0, r3
 801862a:	f7e8 faf3 	bl	8000c14 <__aeabi_fsub>
 801862e:	4603      	mov	r3, r0
 8018630:	4618      	mov	r0, r3
 8018632:	f7e7 ff61 	bl	80004f8 <__aeabi_f2d>
 8018636:	4602      	mov	r2, r0
 8018638:	460b      	mov	r3, r1
 801863a:	4610      	mov	r0, r2
 801863c:	4619      	mov	r1, r3
 801863e:	f008 f863 	bl	8020708 <floor>
 8018642:	4602      	mov	r2, r0
 8018644:	460b      	mov	r3, r1
 8018646:	4610      	mov	r0, r2
 8018648:	4619      	mov	r1, r3
 801864a:	f7e8 fa47 	bl	8000adc <__aeabi_d2iz>
 801864e:	4603      	mov	r3, r0
 8018650:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8018652:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018656:	4618      	mov	r0, r3
 8018658:	3718      	adds	r7, #24
 801865a:	46bd      	mov	sp, r7
 801865c:	bd80      	pop	{r7, pc}

0801865e <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801865e:	b590      	push	{r4, r7, lr}
 8018660:	b087      	sub	sp, #28
 8018662:	af00      	add	r7, sp, #0
 8018664:	60f8      	str	r0, [r7, #12]
 8018666:	60b9      	str	r1, [r7, #8]
 8018668:	607a      	str	r2, [r7, #4]
 801866a:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801866c:	2300      	movs	r3, #0
 801866e:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8018670:	2300      	movs	r3, #0
 8018672:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018674:	2300      	movs	r3, #0
 8018676:	757b      	strb	r3, [r7, #21]
 8018678:	2300      	movs	r3, #0
 801867a:	753b      	strb	r3, [r7, #20]
 801867c:	e09c      	b.n	80187b8 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801867e:	2300      	movs	r3, #0
 8018680:	74fb      	strb	r3, [r7, #19]
 8018682:	e08f      	b.n	80187a4 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8018684:	68fb      	ldr	r3, [r7, #12]
 8018686:	685a      	ldr	r2, [r3, #4]
 8018688:	7d3b      	ldrb	r3, [r7, #20]
 801868a:	005b      	lsls	r3, r3, #1
 801868c:	4413      	add	r3, r2
 801868e:	881b      	ldrh	r3, [r3, #0]
 8018690:	461a      	mov	r2, r3
 8018692:	7cfb      	ldrb	r3, [r7, #19]
 8018694:	fa42 f303 	asr.w	r3, r2, r3
 8018698:	f003 0301 	and.w	r3, r3, #1
 801869c:	2b00      	cmp	r3, #0
 801869e:	d07e      	beq.n	801879e <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80186a0:	68fb      	ldr	r3, [r7, #12]
 80186a2:	689a      	ldr	r2, [r3, #8]
 80186a4:	7d79      	ldrb	r1, [r7, #21]
 80186a6:	7cfb      	ldrb	r3, [r7, #19]
 80186a8:	440b      	add	r3, r1
 80186aa:	4619      	mov	r1, r3
 80186ac:	460b      	mov	r3, r1
 80186ae:	005b      	lsls	r3, r3, #1
 80186b0:	440b      	add	r3, r1
 80186b2:	009b      	lsls	r3, r3, #2
 80186b4:	4413      	add	r3, r2
 80186b6:	681b      	ldr	r3, [r3, #0]
 80186b8:	2b00      	cmp	r3, #0
 80186ba:	d06b      	beq.n	8018794 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80186bc:	68fb      	ldr	r3, [r7, #12]
 80186be:	781b      	ldrb	r3, [r3, #0]
 80186c0:	f083 0301 	eor.w	r3, r3, #1
 80186c4:	b2db      	uxtb	r3, r3
 80186c6:	2b00      	cmp	r3, #0
 80186c8:	d011      	beq.n	80186ee <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 80186ca:	68fb      	ldr	r3, [r7, #12]
 80186cc:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80186ce:	2b00      	cmp	r3, #0
 80186d0:	d00d      	beq.n	80186ee <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 80186d2:	68fb      	ldr	r3, [r7, #12]
 80186d4:	695a      	ldr	r2, [r3, #20]
 80186d6:	7d3b      	ldrb	r3, [r7, #20]
 80186d8:	005b      	lsls	r3, r3, #1
 80186da:	4413      	add	r3, r2
 80186dc:	881b      	ldrh	r3, [r3, #0]
 80186de:	461a      	mov	r2, r3
 80186e0:	7cfb      	ldrb	r3, [r7, #19]
 80186e2:	fa42 f303 	asr.w	r3, r2, r3
 80186e6:	f003 0301 	and.w	r3, r3, #1
 80186ea:	2b00      	cmp	r3, #0
 80186ec:	d054      	beq.n	8018798 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80186ee:	68fb      	ldr	r3, [r7, #12]
 80186f0:	785b      	ldrb	r3, [r3, #1]
 80186f2:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80186f4:	68fb      	ldr	r3, [r7, #12]
 80186f6:	689a      	ldr	r2, [r3, #8]
 80186f8:	7d79      	ldrb	r1, [r7, #21]
 80186fa:	7cfb      	ldrb	r3, [r7, #19]
 80186fc:	440b      	add	r3, r1
 80186fe:	4619      	mov	r1, r3
 8018700:	460b      	mov	r3, r1
 8018702:	005b      	lsls	r3, r3, #1
 8018704:	440b      	add	r3, r1
 8018706:	009b      	lsls	r3, r3, #2
 8018708:	4413      	add	r3, r2
 801870a:	7a1b      	ldrb	r3, [r3, #8]
 801870c:	f343 0303 	sbfx	r3, r3, #0, #4
 8018710:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018712:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8018714:	68fb      	ldr	r3, [r7, #12]
 8018716:	689a      	ldr	r2, [r3, #8]
 8018718:	7d79      	ldrb	r1, [r7, #21]
 801871a:	7cfb      	ldrb	r3, [r7, #19]
 801871c:	440b      	add	r3, r1
 801871e:	4619      	mov	r1, r3
 8018720:	460b      	mov	r3, r1
 8018722:	005b      	lsls	r3, r3, #1
 8018724:	440b      	add	r3, r1
 8018726:	009b      	lsls	r3, r3, #2
 8018728:	4413      	add	r3, r2
 801872a:	7a1b      	ldrb	r3, [r3, #8]
 801872c:	f343 1303 	sbfx	r3, r3, #4, #4
 8018730:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018732:	461a      	mov	r2, r3
 8018734:	4621      	mov	r1, r4
 8018736:	f7ff fc1c 	bl	8017f72 <RegionCommonValueInRange>
 801873a:	4603      	mov	r3, r0
 801873c:	2b00      	cmp	r3, #0
 801873e:	d02d      	beq.n	801879c <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8018740:	68fb      	ldr	r3, [r7, #12]
 8018742:	68da      	ldr	r2, [r3, #12]
 8018744:	68fb      	ldr	r3, [r7, #12]
 8018746:	6899      	ldr	r1, [r3, #8]
 8018748:	7d78      	ldrb	r0, [r7, #21]
 801874a:	7cfb      	ldrb	r3, [r7, #19]
 801874c:	4403      	add	r3, r0
 801874e:	4618      	mov	r0, r3
 8018750:	4603      	mov	r3, r0
 8018752:	005b      	lsls	r3, r3, #1
 8018754:	4403      	add	r3, r0
 8018756:	009b      	lsls	r3, r3, #2
 8018758:	440b      	add	r3, r1
 801875a:	7a5b      	ldrb	r3, [r3, #9]
 801875c:	4619      	mov	r1, r3
 801875e:	460b      	mov	r3, r1
 8018760:	005b      	lsls	r3, r3, #1
 8018762:	440b      	add	r3, r1
 8018764:	00db      	lsls	r3, r3, #3
 8018766:	4413      	add	r3, r2
 8018768:	7d1b      	ldrb	r3, [r3, #20]
 801876a:	f083 0301 	eor.w	r3, r3, #1
 801876e:	b2db      	uxtb	r3, r3
 8018770:	2b00      	cmp	r3, #0
 8018772:	d003      	beq.n	801877c <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8018774:	7dbb      	ldrb	r3, [r7, #22]
 8018776:	3301      	adds	r3, #1
 8018778:	75bb      	strb	r3, [r7, #22]
                    continue;
 801877a:	e010      	b.n	801879e <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801877c:	7dfb      	ldrb	r3, [r7, #23]
 801877e:	1c5a      	adds	r2, r3, #1
 8018780:	75fa      	strb	r2, [r7, #23]
 8018782:	461a      	mov	r2, r3
 8018784:	68bb      	ldr	r3, [r7, #8]
 8018786:	4413      	add	r3, r2
 8018788:	7d79      	ldrb	r1, [r7, #21]
 801878a:	7cfa      	ldrb	r2, [r7, #19]
 801878c:	440a      	add	r2, r1
 801878e:	b2d2      	uxtb	r2, r2
 8018790:	701a      	strb	r2, [r3, #0]
 8018792:	e004      	b.n	801879e <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018794:	bf00      	nop
 8018796:	e002      	b.n	801879e <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8018798:	bf00      	nop
 801879a:	e000      	b.n	801879e <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 801879c:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801879e:	7cfb      	ldrb	r3, [r7, #19]
 80187a0:	3301      	adds	r3, #1
 80187a2:	74fb      	strb	r3, [r7, #19]
 80187a4:	7cfb      	ldrb	r3, [r7, #19]
 80187a6:	2b0f      	cmp	r3, #15
 80187a8:	f67f af6c 	bls.w	8018684 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80187ac:	7d7b      	ldrb	r3, [r7, #21]
 80187ae:	3310      	adds	r3, #16
 80187b0:	757b      	strb	r3, [r7, #21]
 80187b2:	7d3b      	ldrb	r3, [r7, #20]
 80187b4:	3301      	adds	r3, #1
 80187b6:	753b      	strb	r3, [r7, #20]
 80187b8:	7d7b      	ldrb	r3, [r7, #21]
 80187ba:	b29a      	uxth	r2, r3
 80187bc:	68fb      	ldr	r3, [r7, #12]
 80187be:	8a1b      	ldrh	r3, [r3, #16]
 80187c0:	429a      	cmp	r2, r3
 80187c2:	f4ff af5c 	bcc.w	801867e <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 80187c6:	687b      	ldr	r3, [r7, #4]
 80187c8:	7dfa      	ldrb	r2, [r7, #23]
 80187ca:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80187cc:	683b      	ldr	r3, [r7, #0]
 80187ce:	7dba      	ldrb	r2, [r7, #22]
 80187d0:	701a      	strb	r2, [r3, #0]
}
 80187d2:	bf00      	nop
 80187d4:	371c      	adds	r7, #28
 80187d6:	46bd      	mov	sp, r7
 80187d8:	bd90      	pop	{r4, r7, pc}

080187da <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 80187da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80187dc:	b08b      	sub	sp, #44	@ 0x2c
 80187de:	af04      	add	r7, sp, #16
 80187e0:	60f8      	str	r0, [r7, #12]
 80187e2:	60b9      	str	r1, [r7, #8]
 80187e4:	607a      	str	r2, [r7, #4]
 80187e6:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 80187e8:	68fb      	ldr	r3, [r7, #12]
 80187ea:	685b      	ldr	r3, [r3, #4]
 80187ec:	4618      	mov	r0, r3
 80187ee:	f004 fbd7 	bl	801cfa0 <UTIL_TIMER_GetElapsedTime>
 80187f2:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 80187f4:	68fb      	ldr	r3, [r7, #12]
 80187f6:	681a      	ldr	r2, [r3, #0]
 80187f8:	697b      	ldr	r3, [r7, #20]
 80187fa:	1ad2      	subs	r2, r2, r3
 80187fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187fe:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8018800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018802:	2201      	movs	r2, #1
 8018804:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8018806:	683b      	ldr	r3, [r7, #0]
 8018808:	2200      	movs	r2, #0
 801880a:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801880c:	68fb      	ldr	r3, [r7, #12]
 801880e:	685b      	ldr	r3, [r3, #4]
 8018810:	2b00      	cmp	r3, #0
 8018812:	d004      	beq.n	801881e <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8018814:	68fb      	ldr	r3, [r7, #12]
 8018816:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018818:	697a      	ldr	r2, [r7, #20]
 801881a:	429a      	cmp	r2, r3
 801881c:	d32b      	bcc.n	8018876 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801881e:	68bb      	ldr	r3, [r7, #8]
 8018820:	2200      	movs	r2, #0
 8018822:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018824:	68fb      	ldr	r3, [r7, #12]
 8018826:	69db      	ldr	r3, [r3, #28]
 8018828:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801882a:	68fb      	ldr	r3, [r7, #12]
 801882c:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801882e:	68dd      	ldr	r5, [r3, #12]
 8018830:	68fb      	ldr	r3, [r7, #12]
 8018832:	7a5e      	ldrb	r6, [r3, #9]
 8018834:	68fb      	ldr	r3, [r7, #12]
 8018836:	f893 c008 	ldrb.w	ip, [r3, #8]
 801883a:	68fb      	ldr	r3, [r7, #12]
 801883c:	7d1b      	ldrb	r3, [r3, #20]
 801883e:	68fa      	ldr	r2, [r7, #12]
 8018840:	6992      	ldr	r2, [r2, #24]
 8018842:	9203      	str	r2, [sp, #12]
 8018844:	68fa      	ldr	r2, [r7, #12]
 8018846:	f10d 0e04 	add.w	lr, sp, #4
 801884a:	320c      	adds	r2, #12
 801884c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018850:	e88e 0003 	stmia.w	lr, {r0, r1}
 8018854:	9300      	str	r3, [sp, #0]
 8018856:	4663      	mov	r3, ip
 8018858:	4632      	mov	r2, r6
 801885a:	4629      	mov	r1, r5
 801885c:	4620      	mov	r0, r4
 801885e:	f7ff fc59 	bl	8018114 <RegionCommonUpdateBandTimeOff>
 8018862:	4602      	mov	r2, r0
 8018864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018866:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceTxBackoffRefTime,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8018868:	68fb      	ldr	r3, [r7, #12]
 801886a:	69d8      	ldr	r0, [r3, #28]
 801886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801886e:	683a      	ldr	r2, [r7, #0]
 8018870:	6879      	ldr	r1, [r7, #4]
 8018872:	f7ff fef4 	bl	801865e <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8018876:	683b      	ldr	r3, [r7, #0]
 8018878:	781b      	ldrb	r3, [r3, #0]
 801887a:	2b00      	cmp	r3, #0
 801887c:	d004      	beq.n	8018888 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801887e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018880:	2200      	movs	r2, #0
 8018882:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8018884:	2300      	movs	r3, #0
 8018886:	e006      	b.n	8018896 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8018888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801888a:	781b      	ldrb	r3, [r3, #0]
 801888c:	2b00      	cmp	r3, #0
 801888e:	d001      	beq.n	8018894 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8018890:	230b      	movs	r3, #11
 8018892:	e000      	b.n	8018896 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018894:	230c      	movs	r3, #12
    }
}
 8018896:	4618      	mov	r0, r3
 8018898:	371c      	adds	r7, #28
 801889a:	46bd      	mov	sp, r7
 801889c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801889e <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 801889e:	b5b0      	push	{r4, r5, r7, lr}
 80188a0:	b086      	sub	sp, #24
 80188a2:	af02      	add	r7, sp, #8
 80188a4:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 80188a6:	687b      	ldr	r3, [r7, #4]
 80188a8:	781b      	ldrb	r3, [r3, #0]
 80188aa:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	f993 2000 	ldrsb.w	r2, [r3]
 80188b2:	687b      	ldr	r3, [r7, #4]
 80188b4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80188b8:	429a      	cmp	r2, r3
 80188ba:	d103      	bne.n	80188c4 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80188c2:	e026      	b.n	8018912 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 80188c4:	7bfb      	ldrb	r3, [r7, #15]
 80188c6:	3b01      	subs	r3, #1
 80188c8:	b2db      	uxtb	r3, r3
 80188ca:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80188d2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80188d6:	429a      	cmp	r2, r3
 80188d8:	d019      	beq.n	801890e <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	78d8      	ldrb	r0, [r3, #3]
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	6859      	ldr	r1, [r3, #4]
 80188e2:	687b      	ldr	r3, [r7, #4]
 80188e4:	f993 5002 	ldrsb.w	r5, [r3, #2]
 80188e8:	687b      	ldr	r3, [r7, #4]
 80188ea:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80188ee:	687a      	ldr	r2, [r7, #4]
 80188f0:	6892      	ldr	r2, [r2, #8]
 80188f2:	f997 400f 	ldrsb.w	r4, [r7, #15]
 80188f6:	9201      	str	r2, [sp, #4]
 80188f8:	9300      	str	r3, [sp, #0]
 80188fa:	462b      	mov	r3, r5
 80188fc:	4622      	mov	r2, r4
 80188fe:	f7ff fac6 	bl	8017e8e <RegionCommonChanVerifyDr>
 8018902:	4603      	mov	r3, r0
 8018904:	f083 0301 	eor.w	r3, r3, #1
 8018908:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 801890a:	2b00      	cmp	r3, #0
 801890c:	d1da      	bne.n	80188c4 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 801890e:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8018912:	4618      	mov	r0, r3
 8018914:	3710      	adds	r7, #16
 8018916:	46bd      	mov	sp, r7
 8018918:	bdb0      	pop	{r4, r5, r7, pc}

0801891a <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 801891a:	b480      	push	{r7}
 801891c:	b083      	sub	sp, #12
 801891e:	af00      	add	r7, sp, #0
 8018920:	4603      	mov	r3, r0
 8018922:	460a      	mov	r2, r1
 8018924:	71fb      	strb	r3, [r7, #7]
 8018926:	4613      	mov	r3, r2
 8018928:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 801892a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801892e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018932:	4293      	cmp	r3, r2
 8018934:	bfb8      	it	lt
 8018936:	4613      	movlt	r3, r2
 8018938:	b25b      	sxtb	r3, r3
}
 801893a:	4618      	mov	r0, r3
 801893c:	370c      	adds	r7, #12
 801893e:	46bd      	mov	sp, r7
 8018940:	bc80      	pop	{r7}
 8018942:	4770      	bx	lr

08018944 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8018944:	b480      	push	{r7}
 8018946:	b083      	sub	sp, #12
 8018948:	af00      	add	r7, sp, #0
 801894a:	6078      	str	r0, [r7, #4]
 801894c:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 801894e:	687b      	ldr	r3, [r7, #4]
 8018950:	009b      	lsls	r3, r3, #2
 8018952:	683a      	ldr	r2, [r7, #0]
 8018954:	4413      	add	r3, r2
 8018956:	681b      	ldr	r3, [r3, #0]
 8018958:	4a07      	ldr	r2, [pc, #28]	@ (8018978 <RegionCommonGetBandwidth+0x34>)
 801895a:	4293      	cmp	r3, r2
 801895c:	d004      	beq.n	8018968 <RegionCommonGetBandwidth+0x24>
 801895e:	4a07      	ldr	r2, [pc, #28]	@ (801897c <RegionCommonGetBandwidth+0x38>)
 8018960:	4293      	cmp	r3, r2
 8018962:	d003      	beq.n	801896c <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8018964:	2300      	movs	r3, #0
 8018966:	e002      	b.n	801896e <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8018968:	2301      	movs	r3, #1
 801896a:	e000      	b.n	801896e <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 801896c:	2302      	movs	r3, #2
    }
}
 801896e:	4618      	mov	r0, r3
 8018970:	370c      	adds	r7, #12
 8018972:	46bd      	mov	sp, r7
 8018974:	bc80      	pop	{r7}
 8018976:	4770      	bx	lr
 8018978:	0003d090 	.word	0x0003d090
 801897c:	0007a120 	.word	0x0007a120

08018980 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8018980:	b580      	push	{r7, lr}
 8018982:	b086      	sub	sp, #24
 8018984:	af04      	add	r7, sp, #16
 8018986:	4603      	mov	r3, r0
 8018988:	6039      	str	r1, [r7, #0]
 801898a:	71fb      	strb	r3, [r7, #7]
 801898c:	4613      	mov	r3, r2
 801898e:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8018990:	79fb      	ldrb	r3, [r7, #7]
 8018992:	2b05      	cmp	r3, #5
 8018994:	d810      	bhi.n	80189b8 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8018996:	79fb      	ldrb	r3, [r7, #7]
 8018998:	4a0f      	ldr	r2, [pc, #60]	@ (80189d8 <RegionCommonRxConfigPrint+0x58>)
 801899a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801899e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80189a2:	9202      	str	r2, [sp, #8]
 80189a4:	683a      	ldr	r2, [r7, #0]
 80189a6:	9201      	str	r2, [sp, #4]
 80189a8:	9300      	str	r3, [sp, #0]
 80189aa:	4b0c      	ldr	r3, [pc, #48]	@ (80189dc <RegionCommonRxConfigPrint+0x5c>)
 80189ac:	2201      	movs	r2, #1
 80189ae:	2100      	movs	r1, #0
 80189b0:	2002      	movs	r0, #2
 80189b2:	f004 fbd3 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 80189b6:	e00a      	b.n	80189ce <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 80189b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80189bc:	9301      	str	r3, [sp, #4]
 80189be:	683b      	ldr	r3, [r7, #0]
 80189c0:	9300      	str	r3, [sp, #0]
 80189c2:	4b07      	ldr	r3, [pc, #28]	@ (80189e0 <RegionCommonRxConfigPrint+0x60>)
 80189c4:	2201      	movs	r2, #1
 80189c6:	2100      	movs	r1, #0
 80189c8:	2002      	movs	r0, #2
 80189ca:	f004 fbc7 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 80189ce:	bf00      	nop
 80189d0:	3708      	adds	r7, #8
 80189d2:	46bd      	mov	sp, r7
 80189d4:	bd80      	pop	{r7, pc}
 80189d6:	bf00      	nop
 80189d8:	2000012c 	.word	0x2000012c
 80189dc:	0802140c 	.word	0x0802140c
 80189e0:	0802142c 	.word	0x0802142c

080189e4 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 80189e4:	b580      	push	{r7, lr}
 80189e6:	b084      	sub	sp, #16
 80189e8:	af02      	add	r7, sp, #8
 80189ea:	6078      	str	r0, [r7, #4]
 80189ec:	460b      	mov	r3, r1
 80189ee:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80189f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80189f4:	9301      	str	r3, [sp, #4]
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	9300      	str	r3, [sp, #0]
 80189fa:	4b05      	ldr	r3, [pc, #20]	@ (8018a10 <RegionCommonTxConfigPrint+0x2c>)
 80189fc:	2201      	movs	r2, #1
 80189fe:	2100      	movs	r1, #0
 8018a00:	2002      	movs	r0, #2
 8018a02:	f004 fbab 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
}
 8018a06:	bf00      	nop
 8018a08:	3708      	adds	r7, #8
 8018a0a:	46bd      	mov	sp, r7
 8018a0c:	bd80      	pop	{r7, pc}
 8018a0e:	bf00      	nop
 8018a10:	08021448 	.word	0x08021448

08018a14 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8018a14:	b480      	push	{r7}
 8018a16:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8018a18:	4b0d      	ldr	r3, [pc, #52]	@ (8018a50 <rand1+0x3c>)
 8018a1a:	681b      	ldr	r3, [r3, #0]
 8018a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8018a54 <rand1+0x40>)
 8018a1e:	fb02 f303 	mul.w	r3, r2, r3
 8018a22:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8018a26:	3339      	adds	r3, #57	@ 0x39
 8018a28:	4a09      	ldr	r2, [pc, #36]	@ (8018a50 <rand1+0x3c>)
 8018a2a:	6013      	str	r3, [r2, #0]
 8018a2c:	4b08      	ldr	r3, [pc, #32]	@ (8018a50 <rand1+0x3c>)
 8018a2e:	681a      	ldr	r2, [r3, #0]
 8018a30:	2303      	movs	r3, #3
 8018a32:	fba3 1302 	umull	r1, r3, r3, r2
 8018a36:	1ad1      	subs	r1, r2, r3
 8018a38:	0849      	lsrs	r1, r1, #1
 8018a3a:	440b      	add	r3, r1
 8018a3c:	0f99      	lsrs	r1, r3, #30
 8018a3e:	460b      	mov	r3, r1
 8018a40:	07db      	lsls	r3, r3, #31
 8018a42:	1a5b      	subs	r3, r3, r1
 8018a44:	1ad1      	subs	r1, r2, r3
 8018a46:	460b      	mov	r3, r1
}
 8018a48:	4618      	mov	r0, r3
 8018a4a:	46bd      	mov	sp, r7
 8018a4c:	bc80      	pop	{r7}
 8018a4e:	4770      	bx	lr
 8018a50:	20000144 	.word	0x20000144
 8018a54:	41c64e6d 	.word	0x41c64e6d

08018a58 <srand1>:

void srand1( uint32_t seed )
{
 8018a58:	b480      	push	{r7}
 8018a5a:	b083      	sub	sp, #12
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	6078      	str	r0, [r7, #4]
    next = seed;
 8018a60:	4a03      	ldr	r2, [pc, #12]	@ (8018a70 <srand1+0x18>)
 8018a62:	687b      	ldr	r3, [r7, #4]
 8018a64:	6013      	str	r3, [r2, #0]
}
 8018a66:	bf00      	nop
 8018a68:	370c      	adds	r7, #12
 8018a6a:	46bd      	mov	sp, r7
 8018a6c:	bc80      	pop	{r7}
 8018a6e:	4770      	bx	lr
 8018a70:	20000144 	.word	0x20000144

08018a74 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8018a74:	b580      	push	{r7, lr}
 8018a76:	b082      	sub	sp, #8
 8018a78:	af00      	add	r7, sp, #0
 8018a7a:	6078      	str	r0, [r7, #4]
 8018a7c:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8018a7e:	f7ff ffc9 	bl	8018a14 <rand1>
 8018a82:	4602      	mov	r2, r0
 8018a84:	6839      	ldr	r1, [r7, #0]
 8018a86:	687b      	ldr	r3, [r7, #4]
 8018a88:	1acb      	subs	r3, r1, r3
 8018a8a:	3301      	adds	r3, #1
 8018a8c:	fb92 f1f3 	sdiv	r1, r2, r3
 8018a90:	fb01 f303 	mul.w	r3, r1, r3
 8018a94:	1ad2      	subs	r2, r2, r3
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	4413      	add	r3, r2
}
 8018a9a:	4618      	mov	r0, r3
 8018a9c:	3708      	adds	r7, #8
 8018a9e:	46bd      	mov	sp, r7
 8018aa0:	bd80      	pop	{r7, pc}

08018aa2 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018aa2:	b480      	push	{r7}
 8018aa4:	b085      	sub	sp, #20
 8018aa6:	af00      	add	r7, sp, #0
 8018aa8:	60f8      	str	r0, [r7, #12]
 8018aaa:	60b9      	str	r1, [r7, #8]
 8018aac:	4613      	mov	r3, r2
 8018aae:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8018ab0:	e007      	b.n	8018ac2 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8018ab2:	68ba      	ldr	r2, [r7, #8]
 8018ab4:	1c53      	adds	r3, r2, #1
 8018ab6:	60bb      	str	r3, [r7, #8]
 8018ab8:	68fb      	ldr	r3, [r7, #12]
 8018aba:	1c59      	adds	r1, r3, #1
 8018abc:	60f9      	str	r1, [r7, #12]
 8018abe:	7812      	ldrb	r2, [r2, #0]
 8018ac0:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018ac2:	88fb      	ldrh	r3, [r7, #6]
 8018ac4:	1e5a      	subs	r2, r3, #1
 8018ac6:	80fa      	strh	r2, [r7, #6]
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d1f2      	bne.n	8018ab2 <memcpy1+0x10>
    }
}
 8018acc:	bf00      	nop
 8018ace:	bf00      	nop
 8018ad0:	3714      	adds	r7, #20
 8018ad2:	46bd      	mov	sp, r7
 8018ad4:	bc80      	pop	{r7}
 8018ad6:	4770      	bx	lr

08018ad8 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018ad8:	b480      	push	{r7}
 8018ada:	b085      	sub	sp, #20
 8018adc:	af00      	add	r7, sp, #0
 8018ade:	60f8      	str	r0, [r7, #12]
 8018ae0:	60b9      	str	r1, [r7, #8]
 8018ae2:	4613      	mov	r3, r2
 8018ae4:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8018ae6:	88fb      	ldrh	r3, [r7, #6]
 8018ae8:	3b01      	subs	r3, #1
 8018aea:	68fa      	ldr	r2, [r7, #12]
 8018aec:	4413      	add	r3, r2
 8018aee:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8018af0:	e007      	b.n	8018b02 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8018af2:	68ba      	ldr	r2, [r7, #8]
 8018af4:	1c53      	adds	r3, r2, #1
 8018af6:	60bb      	str	r3, [r7, #8]
 8018af8:	68fb      	ldr	r3, [r7, #12]
 8018afa:	1e59      	subs	r1, r3, #1
 8018afc:	60f9      	str	r1, [r7, #12]
 8018afe:	7812      	ldrb	r2, [r2, #0]
 8018b00:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018b02:	88fb      	ldrh	r3, [r7, #6]
 8018b04:	1e5a      	subs	r2, r3, #1
 8018b06:	80fa      	strh	r2, [r7, #6]
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d1f2      	bne.n	8018af2 <memcpyr+0x1a>
    }
}
 8018b0c:	bf00      	nop
 8018b0e:	bf00      	nop
 8018b10:	3714      	adds	r7, #20
 8018b12:	46bd      	mov	sp, r7
 8018b14:	bc80      	pop	{r7}
 8018b16:	4770      	bx	lr

08018b18 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8018b18:	b480      	push	{r7}
 8018b1a:	b083      	sub	sp, #12
 8018b1c:	af00      	add	r7, sp, #0
 8018b1e:	6078      	str	r0, [r7, #4]
 8018b20:	460b      	mov	r3, r1
 8018b22:	70fb      	strb	r3, [r7, #3]
 8018b24:	4613      	mov	r3, r2
 8018b26:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8018b28:	e004      	b.n	8018b34 <memset1+0x1c>
    {
        *dst++ = value;
 8018b2a:	687b      	ldr	r3, [r7, #4]
 8018b2c:	1c5a      	adds	r2, r3, #1
 8018b2e:	607a      	str	r2, [r7, #4]
 8018b30:	78fa      	ldrb	r2, [r7, #3]
 8018b32:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018b34:	883b      	ldrh	r3, [r7, #0]
 8018b36:	1e5a      	subs	r2, r3, #1
 8018b38:	803a      	strh	r2, [r7, #0]
 8018b3a:	2b00      	cmp	r3, #0
 8018b3c:	d1f5      	bne.n	8018b2a <memset1+0x12>
    }
}
 8018b3e:	bf00      	nop
 8018b40:	bf00      	nop
 8018b42:	370c      	adds	r7, #12
 8018b44:	46bd      	mov	sp, r7
 8018b46:	bc80      	pop	{r7}
 8018b48:	4770      	bx	lr
	...

08018b4c <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8018b4c:	b480      	push	{r7}
 8018b4e:	b085      	sub	sp, #20
 8018b50:	af00      	add	r7, sp, #0
 8018b52:	6078      	str	r0, [r7, #4]
 8018b54:	460b      	mov	r3, r1
 8018b56:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8018b58:	f04f 33ff 	mov.w	r3, #4294967295
 8018b5c:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	2b00      	cmp	r3, #0
 8018b62:	d101      	bne.n	8018b68 <Crc32+0x1c>
    {
        return 0;
 8018b64:	2300      	movs	r3, #0
 8018b66:	e026      	b.n	8018bb6 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8018b68:	2300      	movs	r3, #0
 8018b6a:	817b      	strh	r3, [r7, #10]
 8018b6c:	e01d      	b.n	8018baa <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8018b6e:	897b      	ldrh	r3, [r7, #10]
 8018b70:	687a      	ldr	r2, [r7, #4]
 8018b72:	4413      	add	r3, r2
 8018b74:	781b      	ldrb	r3, [r3, #0]
 8018b76:	461a      	mov	r2, r3
 8018b78:	68fb      	ldr	r3, [r7, #12]
 8018b7a:	4053      	eors	r3, r2
 8018b7c:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018b7e:	2300      	movs	r3, #0
 8018b80:	813b      	strh	r3, [r7, #8]
 8018b82:	e00c      	b.n	8018b9e <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8018b84:	68fb      	ldr	r3, [r7, #12]
 8018b86:	085a      	lsrs	r2, r3, #1
 8018b88:	68fb      	ldr	r3, [r7, #12]
 8018b8a:	f003 0301 	and.w	r3, r3, #1
 8018b8e:	425b      	negs	r3, r3
 8018b90:	490b      	ldr	r1, [pc, #44]	@ (8018bc0 <Crc32+0x74>)
 8018b92:	400b      	ands	r3, r1
 8018b94:	4053      	eors	r3, r2
 8018b96:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018b98:	893b      	ldrh	r3, [r7, #8]
 8018b9a:	3301      	adds	r3, #1
 8018b9c:	813b      	strh	r3, [r7, #8]
 8018b9e:	893b      	ldrh	r3, [r7, #8]
 8018ba0:	2b07      	cmp	r3, #7
 8018ba2:	d9ef      	bls.n	8018b84 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 8018ba4:	897b      	ldrh	r3, [r7, #10]
 8018ba6:	3301      	adds	r3, #1
 8018ba8:	817b      	strh	r3, [r7, #10]
 8018baa:	897a      	ldrh	r2, [r7, #10]
 8018bac:	887b      	ldrh	r3, [r7, #2]
 8018bae:	429a      	cmp	r2, r3
 8018bb0:	d3dd      	bcc.n	8018b6e <Crc32+0x22>
        }
    }

    return ~crc;
 8018bb2:	68fb      	ldr	r3, [r7, #12]
 8018bb4:	43db      	mvns	r3, r3
}
 8018bb6:	4618      	mov	r0, r3
 8018bb8:	3714      	adds	r7, #20
 8018bba:	46bd      	mov	sp, r7
 8018bbc:	bc80      	pop	{r7}
 8018bbe:	4770      	bx	lr
 8018bc0:	edb88320 	.word	0xedb88320

08018bc4 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8018bc4:	b580      	push	{r7, lr}
 8018bc6:	b084      	sub	sp, #16
 8018bc8:	af02      	add	r7, sp, #8
 8018bca:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8018bcc:	4a24      	ldr	r2, [pc, #144]	@ (8018c60 <RadioInit+0x9c>)
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8018bd2:	4b24      	ldr	r3, [pc, #144]	@ (8018c64 <RadioInit+0xa0>)
 8018bd4:	2200      	movs	r2, #0
 8018bd6:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8018bd8:	4b22      	ldr	r3, [pc, #136]	@ (8018c64 <RadioInit+0xa0>)
 8018bda:	2200      	movs	r2, #0
 8018bdc:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8018bde:	4b21      	ldr	r3, [pc, #132]	@ (8018c64 <RadioInit+0xa0>)
 8018be0:	2200      	movs	r2, #0
 8018be2:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8018be4:	4b1f      	ldr	r3, [pc, #124]	@ (8018c64 <RadioInit+0xa0>)
 8018be6:	2200      	movs	r2, #0
 8018be8:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8018bea:	481f      	ldr	r0, [pc, #124]	@ (8018c68 <RadioInit+0xa4>)
 8018bec:	f001 ffc6 	bl	801ab7c <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8018bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8018c64 <RadioInit+0xa0>)
 8018bf2:	2200      	movs	r2, #0
 8018bf4:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8018bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8018c64 <RadioInit+0xa0>)
 8018bf8:	2200      	movs	r2, #0
 8018bfa:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8018bfc:	f002 fa5c 	bl	801b0b8 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8018c00:	2100      	movs	r1, #0
 8018c02:	2000      	movs	r0, #0
 8018c04:	f002 fe28 	bl	801b858 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8018c08:	2204      	movs	r2, #4
 8018c0a:	2100      	movs	r1, #0
 8018c0c:	2001      	movs	r0, #1
 8018c0e:	f002 fbeb 	bl	801b3e8 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018c12:	2300      	movs	r3, #0
 8018c14:	2200      	movs	r2, #0
 8018c16:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8018c1a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8018c1e:	f002 fb1b 	bl	801b258 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 8018c22:	f000 fe99 	bl	8019958 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8018c26:	2300      	movs	r3, #0
 8018c28:	9300      	str	r3, [sp, #0]
 8018c2a:	4b10      	ldr	r3, [pc, #64]	@ (8018c6c <RadioInit+0xa8>)
 8018c2c:	2200      	movs	r2, #0
 8018c2e:	f04f 31ff 	mov.w	r1, #4294967295
 8018c32:	480f      	ldr	r0, [pc, #60]	@ (8018c70 <RadioInit+0xac>)
 8018c34:	f003 ffe4 	bl	801cc00 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8018c38:	2300      	movs	r3, #0
 8018c3a:	9300      	str	r3, [sp, #0]
 8018c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8018c74 <RadioInit+0xb0>)
 8018c3e:	2200      	movs	r2, #0
 8018c40:	f04f 31ff 	mov.w	r1, #4294967295
 8018c44:	480c      	ldr	r0, [pc, #48]	@ (8018c78 <RadioInit+0xb4>)
 8018c46:	f003 ffdb 	bl	801cc00 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8018c4a:	4809      	ldr	r0, [pc, #36]	@ (8018c70 <RadioInit+0xac>)
 8018c4c:	f004 f87c 	bl	801cd48 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8018c50:	4809      	ldr	r0, [pc, #36]	@ (8018c78 <RadioInit+0xb4>)
 8018c52:	f004 f879 	bl	801cd48 <UTIL_TIMER_Stop>
}
 8018c56:	bf00      	nop
 8018c58:	3708      	adds	r7, #8
 8018c5a:	46bd      	mov	sp, r7
 8018c5c:	bd80      	pop	{r7, pc}
 8018c5e:	bf00      	nop
 8018c60:	200020c4 	.word	0x200020c4
 8018c64:	200020c8 	.word	0x200020c8
 8018c68:	08019d4d 	.word	0x08019d4d
 8018c6c:	08019cd5 	.word	0x08019cd5
 8018c70:	20002124 	.word	0x20002124
 8018c74:	08019ce9 	.word	0x08019ce9
 8018c78:	2000213c 	.word	0x2000213c

08018c7c <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8018c7c:	b580      	push	{r7, lr}
 8018c7e:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8018c80:	f001 ffc4 	bl	801ac0c <SUBGRF_GetOperatingMode>
 8018c84:	4603      	mov	r3, r0
 8018c86:	2b07      	cmp	r3, #7
 8018c88:	d00a      	beq.n	8018ca0 <RadioGetStatus+0x24>
 8018c8a:	2b07      	cmp	r3, #7
 8018c8c:	dc0a      	bgt.n	8018ca4 <RadioGetStatus+0x28>
 8018c8e:	2b04      	cmp	r3, #4
 8018c90:	d002      	beq.n	8018c98 <RadioGetStatus+0x1c>
 8018c92:	2b05      	cmp	r3, #5
 8018c94:	d002      	beq.n	8018c9c <RadioGetStatus+0x20>
 8018c96:	e005      	b.n	8018ca4 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8018c98:	2302      	movs	r3, #2
 8018c9a:	e004      	b.n	8018ca6 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8018c9c:	2301      	movs	r3, #1
 8018c9e:	e002      	b.n	8018ca6 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8018ca0:	2303      	movs	r3, #3
 8018ca2:	e000      	b.n	8018ca6 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8018ca4:	2300      	movs	r3, #0
    }
}
 8018ca6:	4618      	mov	r0, r3
 8018ca8:	bd80      	pop	{r7, pc}
	...

08018cac <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8018cac:	b580      	push	{r7, lr}
 8018cae:	b082      	sub	sp, #8
 8018cb0:	af00      	add	r7, sp, #0
 8018cb2:	4603      	mov	r3, r0
 8018cb4:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8018cb6:	4a2a      	ldr	r2, [pc, #168]	@ (8018d60 <RadioSetModem+0xb4>)
 8018cb8:	79fb      	ldrb	r3, [r7, #7]
 8018cba:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8018cbc:	79fb      	ldrb	r3, [r7, #7]
 8018cbe:	4618      	mov	r0, r3
 8018cc0:	f003 f9b7 	bl	801c032 <RFW_SetRadioModem>
    switch( modem )
 8018cc4:	79fb      	ldrb	r3, [r7, #7]
 8018cc6:	2b05      	cmp	r3, #5
 8018cc8:	d80e      	bhi.n	8018ce8 <RadioSetModem+0x3c>
 8018cca:	a201      	add	r2, pc, #4	@ (adr r2, 8018cd0 <RadioSetModem+0x24>)
 8018ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018cd0:	08018cf7 	.word	0x08018cf7
 8018cd4:	08018d05 	.word	0x08018d05
 8018cd8:	08018ce9 	.word	0x08018ce9
 8018cdc:	08018d2b 	.word	0x08018d2b
 8018ce0:	08018d39 	.word	0x08018d39
 8018ce4:	08018d47 	.word	0x08018d47
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8018ce8:	2003      	movs	r0, #3
 8018cea:	f002 fb57 	bl	801b39c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018cee:	4b1c      	ldr	r3, [pc, #112]	@ (8018d60 <RadioSetModem+0xb4>)
 8018cf0:	2200      	movs	r2, #0
 8018cf2:	735a      	strb	r2, [r3, #13]
        break;
 8018cf4:	e02f      	b.n	8018d56 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8018cf6:	2000      	movs	r0, #0
 8018cf8:	f002 fb50 	bl	801b39c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018cfc:	4b18      	ldr	r3, [pc, #96]	@ (8018d60 <RadioSetModem+0xb4>)
 8018cfe:	2200      	movs	r2, #0
 8018d00:	735a      	strb	r2, [r3, #13]
        break;
 8018d02:	e028      	b.n	8018d56 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8018d04:	2001      	movs	r0, #1
 8018d06:	f002 fb49 	bl	801b39c <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8018d0a:	4b15      	ldr	r3, [pc, #84]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d0c:	7b5a      	ldrb	r2, [r3, #13]
 8018d0e:	4b14      	ldr	r3, [pc, #80]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d10:	7b1b      	ldrb	r3, [r3, #12]
 8018d12:	429a      	cmp	r2, r3
 8018d14:	d01e      	beq.n	8018d54 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8018d16:	4b12      	ldr	r3, [pc, #72]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d18:	7b1a      	ldrb	r2, [r3, #12]
 8018d1a:	4b11      	ldr	r3, [pc, #68]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d1c:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8018d1e:	4b10      	ldr	r3, [pc, #64]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d20:	7b5b      	ldrb	r3, [r3, #13]
 8018d22:	4618      	mov	r0, r3
 8018d24:	f000 ffa0 	bl	8019c68 <RadioSetPublicNetwork>
        }
        break;
 8018d28:	e014      	b.n	8018d54 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8018d2a:	2002      	movs	r0, #2
 8018d2c:	f002 fb36 	bl	801b39c <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018d30:	4b0b      	ldr	r3, [pc, #44]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d32:	2200      	movs	r2, #0
 8018d34:	735a      	strb	r2, [r3, #13]
        break;
 8018d36:	e00e      	b.n	8018d56 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8018d38:	2002      	movs	r0, #2
 8018d3a:	f002 fb2f 	bl	801b39c <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018d3e:	4b08      	ldr	r3, [pc, #32]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d40:	2200      	movs	r2, #0
 8018d42:	735a      	strb	r2, [r3, #13]
        break;
 8018d44:	e007      	b.n	8018d56 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8018d46:	2000      	movs	r0, #0
 8018d48:	f002 fb28 	bl	801b39c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018d4c:	4b04      	ldr	r3, [pc, #16]	@ (8018d60 <RadioSetModem+0xb4>)
 8018d4e:	2200      	movs	r2, #0
 8018d50:	735a      	strb	r2, [r3, #13]
        break;
 8018d52:	e000      	b.n	8018d56 <RadioSetModem+0xaa>
        break;
 8018d54:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8018d56:	bf00      	nop
 8018d58:	3708      	adds	r7, #8
 8018d5a:	46bd      	mov	sp, r7
 8018d5c:	bd80      	pop	{r7, pc}
 8018d5e:	bf00      	nop
 8018d60:	200020c8 	.word	0x200020c8

08018d64 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8018d64:	b580      	push	{r7, lr}
 8018d66:	b082      	sub	sp, #8
 8018d68:	af00      	add	r7, sp, #0
 8018d6a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8018d6c:	6878      	ldr	r0, [r7, #4]
 8018d6e:	f002 facf 	bl	801b310 <SUBGRF_SetRfFrequency>
}
 8018d72:	bf00      	nop
 8018d74:	3708      	adds	r7, #8
 8018d76:	46bd      	mov	sp, r7
 8018d78:	bd80      	pop	{r7, pc}

08018d7a <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8018d7a:	b580      	push	{r7, lr}
 8018d7c:	b090      	sub	sp, #64	@ 0x40
 8018d7e:	af0a      	add	r7, sp, #40	@ 0x28
 8018d80:	60f8      	str	r0, [r7, #12]
 8018d82:	60b9      	str	r1, [r7, #8]
 8018d84:	603b      	str	r3, [r7, #0]
 8018d86:	4613      	mov	r3, r2
 8018d88:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8018d8a:	2301      	movs	r3, #1
 8018d8c:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8018d8e:	2300      	movs	r3, #0
 8018d90:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8018d92:	2300      	movs	r3, #0
 8018d94:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 8018d96:	f000 fdf2 	bl	801997e <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8018d9a:	2000      	movs	r0, #0
 8018d9c:	f7ff ff86 	bl	8018cac <RadioSetModem>

    RadioSetChannel( freq );
 8018da0:	68f8      	ldr	r0, [r7, #12]
 8018da2:	f7ff ffdf 	bl	8018d64 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8018da6:	2301      	movs	r3, #1
 8018da8:	9309      	str	r3, [sp, #36]	@ 0x24
 8018daa:	2300      	movs	r3, #0
 8018dac:	9308      	str	r3, [sp, #32]
 8018dae:	2300      	movs	r3, #0
 8018db0:	9307      	str	r3, [sp, #28]
 8018db2:	2300      	movs	r3, #0
 8018db4:	9306      	str	r3, [sp, #24]
 8018db6:	2300      	movs	r3, #0
 8018db8:	9305      	str	r3, [sp, #20]
 8018dba:	2300      	movs	r3, #0
 8018dbc:	9304      	str	r3, [sp, #16]
 8018dbe:	2300      	movs	r3, #0
 8018dc0:	9303      	str	r3, [sp, #12]
 8018dc2:	2300      	movs	r3, #0
 8018dc4:	9302      	str	r3, [sp, #8]
 8018dc6:	2303      	movs	r3, #3
 8018dc8:	9301      	str	r3, [sp, #4]
 8018dca:	68bb      	ldr	r3, [r7, #8]
 8018dcc:	9300      	str	r3, [sp, #0]
 8018dce:	2300      	movs	r3, #0
 8018dd0:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8018dd4:	68b9      	ldr	r1, [r7, #8]
 8018dd6:	2000      	movs	r0, #0
 8018dd8:	f000 f83c 	bl	8018e54 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8018ddc:	2000      	movs	r0, #0
 8018dde:	f000 fdd5 	bl	801998c <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8018de2:	f000 ff6f 	bl	8019cc4 <RadioGetWakeupTime>
 8018de6:	4603      	mov	r3, r0
 8018de8:	4618      	mov	r0, r3
 8018dea:	f7e9 fcaf 	bl	800274c <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8018dee:	f004 f8c5 	bl	801cf7c <UTIL_TIMER_GetCurrentTime>
 8018df2:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8018df4:	e00d      	b.n	8018e12 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8018df6:	2000      	movs	r0, #0
 8018df8:	f000 feb6 	bl	8019b68 <RadioRssi>
 8018dfc:	4603      	mov	r3, r0
 8018dfe:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8018e00:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8018e04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8018e08:	429a      	cmp	r2, r3
 8018e0a:	dd02      	ble.n	8018e12 <RadioIsChannelFree+0x98>
        {
            status = false;
 8018e0c:	2300      	movs	r3, #0
 8018e0e:	75fb      	strb	r3, [r7, #23]
            break;
 8018e10:	e006      	b.n	8018e20 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8018e12:	6938      	ldr	r0, [r7, #16]
 8018e14:	f004 f8c4 	bl	801cfa0 <UTIL_TIMER_GetElapsedTime>
 8018e18:	4602      	mov	r2, r0
 8018e1a:	683b      	ldr	r3, [r7, #0]
 8018e1c:	4293      	cmp	r3, r2
 8018e1e:	d8ea      	bhi.n	8018df6 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 8018e20:	f000 fdad 	bl	801997e <RadioStandby>

    return status;
 8018e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8018e26:	4618      	mov	r0, r3
 8018e28:	3718      	adds	r7, #24
 8018e2a:	46bd      	mov	sp, r7
 8018e2c:	bd80      	pop	{r7, pc}

08018e2e <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8018e2e:	b580      	push	{r7, lr}
 8018e30:	b082      	sub	sp, #8
 8018e32:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8018e34:	2300      	movs	r3, #0
 8018e36:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018e38:	2300      	movs	r3, #0
 8018e3a:	2200      	movs	r2, #0
 8018e3c:	2100      	movs	r1, #0
 8018e3e:	2000      	movs	r0, #0
 8018e40:	f002 fa0a 	bl	801b258 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8018e44:	f001 ffb3 	bl	801adae <SUBGRF_GetRandom>
 8018e48:	6078      	str	r0, [r7, #4]

    return rnd;
 8018e4a:	687b      	ldr	r3, [r7, #4]
}
 8018e4c:	4618      	mov	r0, r3
 8018e4e:	3708      	adds	r7, #8
 8018e50:	46bd      	mov	sp, r7
 8018e52:	bd80      	pop	{r7, pc}

08018e54 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8018e54:	b580      	push	{r7, lr}
 8018e56:	b08a      	sub	sp, #40	@ 0x28
 8018e58:	af00      	add	r7, sp, #0
 8018e5a:	60b9      	str	r1, [r7, #8]
 8018e5c:	607a      	str	r2, [r7, #4]
 8018e5e:	461a      	mov	r2, r3
 8018e60:	4603      	mov	r3, r0
 8018e62:	73fb      	strb	r3, [r7, #15]
 8018e64:	4613      	mov	r3, r2
 8018e66:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8018e68:	4ab9      	ldr	r2, [pc, #740]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018e6a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8018e6e:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 8018e70:	f003 f89d 	bl	801bfae <RFW_DeInit>
    if( rxContinuous == true )
 8018e74:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8018e78:	2b00      	cmp	r3, #0
 8018e7a:	d001      	beq.n	8018e80 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8018e7c:	2300      	movs	r3, #0
 8018e7e:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8018e80:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8018e84:	2b00      	cmp	r3, #0
 8018e86:	d004      	beq.n	8018e92 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8018e88:	4ab2      	ldr	r2, [pc, #712]	@ (8019154 <RadioSetRxConfig+0x300>)
 8018e8a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8018e8e:	7013      	strb	r3, [r2, #0]
 8018e90:	e002      	b.n	8018e98 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8018e92:	4bb0      	ldr	r3, [pc, #704]	@ (8019154 <RadioSetRxConfig+0x300>)
 8018e94:	22ff      	movs	r2, #255	@ 0xff
 8018e96:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8018e98:	7bfb      	ldrb	r3, [r7, #15]
 8018e9a:	2b05      	cmp	r3, #5
 8018e9c:	d009      	beq.n	8018eb2 <RadioSetRxConfig+0x5e>
 8018e9e:	2b05      	cmp	r3, #5
 8018ea0:	f300 81d7 	bgt.w	8019252 <RadioSetRxConfig+0x3fe>
 8018ea4:	2b00      	cmp	r3, #0
 8018ea6:	f000 80bf 	beq.w	8019028 <RadioSetRxConfig+0x1d4>
 8018eaa:	2b01      	cmp	r3, #1
 8018eac:	f000 8124 	beq.w	80190f8 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8018eb0:	e1cf      	b.n	8019252 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8018eb2:	2001      	movs	r0, #1
 8018eb4:	f002 f8c2 	bl	801b03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018eb8:	4ba5      	ldr	r3, [pc, #660]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018eba:	2200      	movs	r2, #0
 8018ebc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8018ec0:	4aa3      	ldr	r2, [pc, #652]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018ec2:	687b      	ldr	r3, [r7, #4]
 8018ec4:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8018ec6:	4ba2      	ldr	r3, [pc, #648]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018ec8:	2209      	movs	r2, #9
 8018eca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8018ece:	4ba0      	ldr	r3, [pc, #640]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018ed0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8018ed4:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8018ed6:	68b8      	ldr	r0, [r7, #8]
 8018ed8:	f002 ff9c 	bl	801be14 <SUBGRF_GetFskBandwidthRegValue>
 8018edc:	4603      	mov	r3, r0
 8018ede:	461a      	mov	r2, r3
 8018ee0:	4b9b      	ldr	r3, [pc, #620]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018ee2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018ee6:	4b9a      	ldr	r3, [pc, #616]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018ee8:	2200      	movs	r2, #0
 8018eea:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8018eec:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018eee:	00db      	lsls	r3, r3, #3
 8018ef0:	b29a      	uxth	r2, r3
 8018ef2:	4b97      	ldr	r3, [pc, #604]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018ef4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8018ef6:	4b96      	ldr	r3, [pc, #600]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018ef8:	2200      	movs	r2, #0
 8018efa:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8018efc:	4b94      	ldr	r3, [pc, #592]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018efe:	2210      	movs	r2, #16
 8018f00:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8018f02:	4b93      	ldr	r3, [pc, #588]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018f04:	2200      	movs	r2, #0
 8018f06:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8018f08:	4b91      	ldr	r3, [pc, #580]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018f0a:	2200      	movs	r2, #0
 8018f0c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8018f0e:	4b91      	ldr	r3, [pc, #580]	@ (8019154 <RadioSetRxConfig+0x300>)
 8018f10:	781a      	ldrb	r2, [r3, #0]
 8018f12:	4b8f      	ldr	r3, [pc, #572]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018f14:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8018f16:	4b8e      	ldr	r3, [pc, #568]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018f18:	2201      	movs	r2, #1
 8018f1a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8018f1c:	4b8c      	ldr	r3, [pc, #560]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8018f1e:	2200      	movs	r2, #0
 8018f20:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8018f22:	2005      	movs	r0, #5
 8018f24:	f7ff fec2 	bl	8018cac <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018f28:	488b      	ldr	r0, [pc, #556]	@ (8019158 <RadioSetRxConfig+0x304>)
 8018f2a:	f002 fb2b 	bl	801b584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018f2e:	488b      	ldr	r0, [pc, #556]	@ (801915c <RadioSetRxConfig+0x308>)
 8018f30:	f002 fbf6 	bl	801b720 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8018f34:	4a8a      	ldr	r2, [pc, #552]	@ (8019160 <RadioSetRxConfig+0x30c>)
 8018f36:	f107 031c 	add.w	r3, r7, #28
 8018f3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018f3e:	e883 0003 	stmia.w	r3, {r0, r1}
 8018f42:	f107 031c 	add.w	r3, r7, #28
 8018f46:	4618      	mov	r0, r3
 8018f48:	f001 feaf 	bl	801acaa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8018f4c:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8018f50:	f001 fefa 	bl	801ad48 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8018f54:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8018f58:	f000 fe24 	bl	8019ba4 <RadioRead>
 8018f5c:	4603      	mov	r3, r0
 8018f5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8018f62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f66:	f023 0310 	bic.w	r3, r3, #16
 8018f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8018f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f72:	4619      	mov	r1, r3
 8018f74:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8018f78:	f000 fe02 	bl	8019b80 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8018f7c:	2104      	movs	r1, #4
 8018f7e:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8018f82:	f000 fdfd 	bl	8019b80 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8018f86:	f640 009b 	movw	r0, #2203	@ 0x89b
 8018f8a:	f000 fe0b 	bl	8019ba4 <RadioRead>
 8018f8e:	4603      	mov	r3, r0
 8018f90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8018f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f98:	f023 031c 	bic.w	r3, r3, #28
 8018f9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8018fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018fa4:	f043 0308 	orr.w	r3, r3, #8
 8018fa8:	b2db      	uxtb	r3, r3
 8018faa:	4619      	mov	r1, r3
 8018fac:	f640 009b 	movw	r0, #2203	@ 0x89b
 8018fb0:	f000 fde6 	bl	8019b80 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8018fb4:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8018fb8:	f000 fdf4 	bl	8019ba4 <RadioRead>
 8018fbc:	4603      	mov	r3, r0
 8018fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8018fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018fc6:	f023 0318 	bic.w	r3, r3, #24
 8018fca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8018fce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018fd2:	f043 0318 	orr.w	r3, r3, #24
 8018fd6:	b2db      	uxtb	r3, r3
 8018fd8:	4619      	mov	r1, r3
 8018fda:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8018fde:	f000 fdcf 	bl	8019b80 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8018fe2:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8018fe6:	f000 fddd 	bl	8019ba4 <RadioRead>
 8018fea:	4603      	mov	r3, r0
 8018fec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8018ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ff4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8018ff8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8018ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019000:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8019004:	b2db      	uxtb	r3, r3
 8019006:	4619      	mov	r1, r3
 8019008:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801900c:	f000 fdb8 	bl	8019b80 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8019010:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019012:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8019016:	fb02 f303 	mul.w	r3, r2, r3
 801901a:	461a      	mov	r2, r3
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	fbb2 f3f3 	udiv	r3, r2, r3
 8019022:	4a4b      	ldr	r2, [pc, #300]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019024:	6093      	str	r3, [r2, #8]
            break;
 8019026:	e115      	b.n	8019254 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8019028:	2000      	movs	r0, #0
 801902a:	f002 f807 	bl	801b03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801902e:	4b48      	ldr	r3, [pc, #288]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019030:	2200      	movs	r2, #0
 8019032:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8019036:	4a46      	ldr	r2, [pc, #280]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019038:	687b      	ldr	r3, [r7, #4]
 801903a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801903c:	4b44      	ldr	r3, [pc, #272]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 801903e:	220b      	movs	r2, #11
 8019040:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8019044:	68b8      	ldr	r0, [r7, #8]
 8019046:	f002 fee5 	bl	801be14 <SUBGRF_GetFskBandwidthRegValue>
 801904a:	4603      	mov	r3, r0
 801904c:	461a      	mov	r2, r3
 801904e:	4b40      	ldr	r3, [pc, #256]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019054:	4b3e      	ldr	r3, [pc, #248]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019056:	2200      	movs	r2, #0
 8019058:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801905a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801905c:	00db      	lsls	r3, r3, #3
 801905e:	b29a      	uxth	r2, r3
 8019060:	4b3b      	ldr	r3, [pc, #236]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019062:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8019064:	4b3a      	ldr	r3, [pc, #232]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019066:	2204      	movs	r2, #4
 8019068:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801906a:	4b39      	ldr	r3, [pc, #228]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 801906c:	2218      	movs	r2, #24
 801906e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8019070:	4b37      	ldr	r3, [pc, #220]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019072:	2200      	movs	r2, #0
 8019074:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8019076:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801907a:	f083 0301 	eor.w	r3, r3, #1
 801907e:	b2db      	uxtb	r3, r3
 8019080:	461a      	mov	r2, r3
 8019082:	4b33      	ldr	r3, [pc, #204]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019084:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8019086:	4b33      	ldr	r3, [pc, #204]	@ (8019154 <RadioSetRxConfig+0x300>)
 8019088:	781a      	ldrb	r2, [r3, #0]
 801908a:	4b31      	ldr	r3, [pc, #196]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 801908c:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801908e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8019092:	2b00      	cmp	r3, #0
 8019094:	d003      	beq.n	801909e <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8019096:	4b2e      	ldr	r3, [pc, #184]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019098:	22f2      	movs	r2, #242	@ 0xf2
 801909a:	75da      	strb	r2, [r3, #23]
 801909c:	e002      	b.n	80190a4 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801909e:	4b2c      	ldr	r3, [pc, #176]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 80190a0:	2201      	movs	r2, #1
 80190a2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80190a4:	4b2a      	ldr	r3, [pc, #168]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 80190a6:	2201      	movs	r2, #1
 80190a8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80190aa:	f000 fc68 	bl	801997e <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80190ae:	2000      	movs	r0, #0
 80190b0:	f7ff fdfc 	bl	8018cac <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80190b4:	4828      	ldr	r0, [pc, #160]	@ (8019158 <RadioSetRxConfig+0x304>)
 80190b6:	f002 fa65 	bl	801b584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80190ba:	4828      	ldr	r0, [pc, #160]	@ (801915c <RadioSetRxConfig+0x308>)
 80190bc:	f002 fb30 	bl	801b720 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80190c0:	4a28      	ldr	r2, [pc, #160]	@ (8019164 <RadioSetRxConfig+0x310>)
 80190c2:	f107 0314 	add.w	r3, r7, #20
 80190c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80190ca:	e883 0003 	stmia.w	r3, {r0, r1}
 80190ce:	f107 0314 	add.w	r3, r7, #20
 80190d2:	4618      	mov	r0, r3
 80190d4:	f001 fde9 	bl	801acaa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80190d8:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80190dc:	f001 fe34 	bl	801ad48 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80190e0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80190e2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80190e6:	fb02 f303 	mul.w	r3, r2, r3
 80190ea:	461a      	mov	r2, r3
 80190ec:	687b      	ldr	r3, [r7, #4]
 80190ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80190f2:	4a17      	ldr	r2, [pc, #92]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 80190f4:	6093      	str	r3, [r2, #8]
            break;
 80190f6:	e0ad      	b.n	8019254 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80190f8:	2000      	movs	r0, #0
 80190fa:	f001 ff9f 	bl	801b03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80190fe:	4b14      	ldr	r3, [pc, #80]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019100:	2201      	movs	r2, #1
 8019102:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8019106:	687b      	ldr	r3, [r7, #4]
 8019108:	b2da      	uxtb	r2, r3
 801910a:	4b11      	ldr	r3, [pc, #68]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 801910c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8019110:	4a15      	ldr	r2, [pc, #84]	@ (8019168 <RadioSetRxConfig+0x314>)
 8019112:	68bb      	ldr	r3, [r7, #8]
 8019114:	4413      	add	r3, r2
 8019116:	781a      	ldrb	r2, [r3, #0]
 8019118:	4b0d      	ldr	r3, [pc, #52]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 801911a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801911e:	4a0c      	ldr	r2, [pc, #48]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019120:	7bbb      	ldrb	r3, [r7, #14]
 8019122:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019126:	68bb      	ldr	r3, [r7, #8]
 8019128:	2b00      	cmp	r3, #0
 801912a:	d105      	bne.n	8019138 <RadioSetRxConfig+0x2e4>
 801912c:	687b      	ldr	r3, [r7, #4]
 801912e:	2b0b      	cmp	r3, #11
 8019130:	d008      	beq.n	8019144 <RadioSetRxConfig+0x2f0>
 8019132:	687b      	ldr	r3, [r7, #4]
 8019134:	2b0c      	cmp	r3, #12
 8019136:	d005      	beq.n	8019144 <RadioSetRxConfig+0x2f0>
 8019138:	68bb      	ldr	r3, [r7, #8]
 801913a:	2b01      	cmp	r3, #1
 801913c:	d116      	bne.n	801916c <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801913e:	687b      	ldr	r3, [r7, #4]
 8019140:	2b0c      	cmp	r3, #12
 8019142:	d113      	bne.n	801916c <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019144:	4b02      	ldr	r3, [pc, #8]	@ (8019150 <RadioSetRxConfig+0x2fc>)
 8019146:	2201      	movs	r2, #1
 8019148:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801914c:	e012      	b.n	8019174 <RadioSetRxConfig+0x320>
 801914e:	bf00      	nop
 8019150:	200020c8 	.word	0x200020c8
 8019154:	20000148 	.word	0x20000148
 8019158:	20002100 	.word	0x20002100
 801915c:	200020d6 	.word	0x200020d6
 8019160:	08021464 	.word	0x08021464
 8019164:	0802146c 	.word	0x0802146c
 8019168:	08021b44 	.word	0x08021b44
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801916c:	4b3b      	ldr	r3, [pc, #236]	@ (801925c <RadioSetRxConfig+0x408>)
 801916e:	2200      	movs	r2, #0
 8019170:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019174:	4b39      	ldr	r3, [pc, #228]	@ (801925c <RadioSetRxConfig+0x408>)
 8019176:	2201      	movs	r2, #1
 8019178:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801917a:	4b38      	ldr	r3, [pc, #224]	@ (801925c <RadioSetRxConfig+0x408>)
 801917c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8019180:	2b05      	cmp	r3, #5
 8019182:	d004      	beq.n	801918e <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8019184:	4b35      	ldr	r3, [pc, #212]	@ (801925c <RadioSetRxConfig+0x408>)
 8019186:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801918a:	2b06      	cmp	r3, #6
 801918c:	d10a      	bne.n	80191a4 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801918e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019190:	2b0b      	cmp	r3, #11
 8019192:	d803      	bhi.n	801919c <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019194:	4b31      	ldr	r3, [pc, #196]	@ (801925c <RadioSetRxConfig+0x408>)
 8019196:	220c      	movs	r2, #12
 8019198:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801919a:	e006      	b.n	80191aa <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801919c:	4a2f      	ldr	r2, [pc, #188]	@ (801925c <RadioSetRxConfig+0x408>)
 801919e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80191a0:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80191a2:	e002      	b.n	80191aa <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80191a4:	4a2d      	ldr	r2, [pc, #180]	@ (801925c <RadioSetRxConfig+0x408>)
 80191a6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80191a8:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80191aa:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80191ae:	4b2b      	ldr	r3, [pc, #172]	@ (801925c <RadioSetRxConfig+0x408>)
 80191b0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80191b2:	4b2b      	ldr	r3, [pc, #172]	@ (8019260 <RadioSetRxConfig+0x40c>)
 80191b4:	781a      	ldrb	r2, [r3, #0]
 80191b6:	4b29      	ldr	r3, [pc, #164]	@ (801925c <RadioSetRxConfig+0x408>)
 80191b8:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80191ba:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 80191be:	4b27      	ldr	r3, [pc, #156]	@ (801925c <RadioSetRxConfig+0x408>)
 80191c0:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80191c4:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80191c8:	4b24      	ldr	r3, [pc, #144]	@ (801925c <RadioSetRxConfig+0x408>)
 80191ca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 80191ce:	f000 fbd6 	bl	801997e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80191d2:	2001      	movs	r0, #1
 80191d4:	f7ff fd6a 	bl	8018cac <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80191d8:	4822      	ldr	r0, [pc, #136]	@ (8019264 <RadioSetRxConfig+0x410>)
 80191da:	f002 f9d3 	bl	801b584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80191de:	4822      	ldr	r0, [pc, #136]	@ (8019268 <RadioSetRxConfig+0x414>)
 80191e0:	f002 fa9e 	bl	801b720 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80191e4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80191e6:	b2db      	uxtb	r3, r3
 80191e8:	4618      	mov	r0, r3
 80191ea:	f001 ff36 	bl	801b05a <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 80191ee:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 80191f2:	f002 fbfd 	bl	801b9f0 <SUBGRF_ReadRegister>
 80191f6:	4603      	mov	r3, r0
 80191f8:	f003 0301 	and.w	r3, r3, #1
 80191fc:	b2db      	uxtb	r3, r3
 80191fe:	4619      	mov	r1, r3
 8019200:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8019204:	f002 fbd2 	bl	801b9ac <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8019208:	4b14      	ldr	r3, [pc, #80]	@ (801925c <RadioSetRxConfig+0x408>)
 801920a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801920e:	2b01      	cmp	r3, #1
 8019210:	d10d      	bne.n	801922e <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8019212:	f240 7036 	movw	r0, #1846	@ 0x736
 8019216:	f002 fbeb 	bl	801b9f0 <SUBGRF_ReadRegister>
 801921a:	4603      	mov	r3, r0
 801921c:	f023 0304 	bic.w	r3, r3, #4
 8019220:	b2db      	uxtb	r3, r3
 8019222:	4619      	mov	r1, r3
 8019224:	f240 7036 	movw	r0, #1846	@ 0x736
 8019228:	f002 fbc0 	bl	801b9ac <SUBGRF_WriteRegister>
 801922c:	e00c      	b.n	8019248 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801922e:	f240 7036 	movw	r0, #1846	@ 0x736
 8019232:	f002 fbdd 	bl	801b9f0 <SUBGRF_ReadRegister>
 8019236:	4603      	mov	r3, r0
 8019238:	f043 0304 	orr.w	r3, r3, #4
 801923c:	b2db      	uxtb	r3, r3
 801923e:	4619      	mov	r1, r3
 8019240:	f240 7036 	movw	r0, #1846	@ 0x736
 8019244:	f002 fbb2 	bl	801b9ac <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8019248:	4b04      	ldr	r3, [pc, #16]	@ (801925c <RadioSetRxConfig+0x408>)
 801924a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801924e:	609a      	str	r2, [r3, #8]
            break;
 8019250:	e000      	b.n	8019254 <RadioSetRxConfig+0x400>
            break;
 8019252:	bf00      	nop
    }
}
 8019254:	bf00      	nop
 8019256:	3728      	adds	r7, #40	@ 0x28
 8019258:	46bd      	mov	sp, r7
 801925a:	bd80      	pop	{r7, pc}
 801925c:	200020c8 	.word	0x200020c8
 8019260:	20000148 	.word	0x20000148
 8019264:	20002100 	.word	0x20002100
 8019268:	200020d6 	.word	0x200020d6

0801926c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801926c:	b580      	push	{r7, lr}
 801926e:	b086      	sub	sp, #24
 8019270:	af00      	add	r7, sp, #0
 8019272:	60ba      	str	r2, [r7, #8]
 8019274:	607b      	str	r3, [r7, #4]
 8019276:	4603      	mov	r3, r0
 8019278:	73fb      	strb	r3, [r7, #15]
 801927a:	460b      	mov	r3, r1
 801927c:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801927e:	f002 fe96 	bl	801bfae <RFW_DeInit>
    switch( modem )
 8019282:	7bfb      	ldrb	r3, [r7, #15]
 8019284:	2b04      	cmp	r3, #4
 8019286:	f000 80c7 	beq.w	8019418 <RadioSetTxConfig+0x1ac>
 801928a:	2b04      	cmp	r3, #4
 801928c:	f300 80d6 	bgt.w	801943c <RadioSetTxConfig+0x1d0>
 8019290:	2b00      	cmp	r3, #0
 8019292:	d002      	beq.n	801929a <RadioSetTxConfig+0x2e>
 8019294:	2b01      	cmp	r3, #1
 8019296:	d059      	beq.n	801934c <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019298:	e0d0      	b.n	801943c <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801929a:	4b77      	ldr	r3, [pc, #476]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801929c:	2200      	movs	r2, #0
 801929e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80192a2:	4a75      	ldr	r2, [pc, #468]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192a4:	6a3b      	ldr	r3, [r7, #32]
 80192a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80192a8:	4b73      	ldr	r3, [pc, #460]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192aa:	220b      	movs	r2, #11
 80192ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80192b0:	6878      	ldr	r0, [r7, #4]
 80192b2:	f002 fdaf 	bl	801be14 <SUBGRF_GetFskBandwidthRegValue>
 80192b6:	4603      	mov	r3, r0
 80192b8:	461a      	mov	r2, r3
 80192ba:	4b6f      	ldr	r3, [pc, #444]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80192c0:	4a6d      	ldr	r2, [pc, #436]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192c2:	68bb      	ldr	r3, [r7, #8]
 80192c4:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80192c6:	4b6c      	ldr	r3, [pc, #432]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192c8:	2200      	movs	r2, #0
 80192ca:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80192cc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80192ce:	00db      	lsls	r3, r3, #3
 80192d0:	b29a      	uxth	r2, r3
 80192d2:	4b69      	ldr	r3, [pc, #420]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192d4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80192d6:	4b68      	ldr	r3, [pc, #416]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192d8:	2204      	movs	r2, #4
 80192da:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80192dc:	4b66      	ldr	r3, [pc, #408]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192de:	2218      	movs	r2, #24
 80192e0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80192e2:	4b65      	ldr	r3, [pc, #404]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192e4:	2200      	movs	r2, #0
 80192e6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80192e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80192ec:	f083 0301 	eor.w	r3, r3, #1
 80192f0:	b2db      	uxtb	r3, r3
 80192f2:	461a      	mov	r2, r3
 80192f4:	4b60      	ldr	r3, [pc, #384]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80192f6:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80192f8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80192fc:	2b00      	cmp	r3, #0
 80192fe:	d003      	beq.n	8019308 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8019300:	4b5d      	ldr	r3, [pc, #372]	@ (8019478 <RadioSetTxConfig+0x20c>)
 8019302:	22f2      	movs	r2, #242	@ 0xf2
 8019304:	75da      	strb	r2, [r3, #23]
 8019306:	e002      	b.n	801930e <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019308:	4b5b      	ldr	r3, [pc, #364]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801930a:	2201      	movs	r2, #1
 801930c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801930e:	4b5a      	ldr	r3, [pc, #360]	@ (8019478 <RadioSetTxConfig+0x20c>)
 8019310:	2201      	movs	r2, #1
 8019312:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019314:	f000 fb33 	bl	801997e <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8019318:	2000      	movs	r0, #0
 801931a:	f7ff fcc7 	bl	8018cac <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801931e:	4857      	ldr	r0, [pc, #348]	@ (801947c <RadioSetTxConfig+0x210>)
 8019320:	f002 f930 	bl	801b584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019324:	4856      	ldr	r0, [pc, #344]	@ (8019480 <RadioSetTxConfig+0x214>)
 8019326:	f002 f9fb 	bl	801b720 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801932a:	4a56      	ldr	r2, [pc, #344]	@ (8019484 <RadioSetTxConfig+0x218>)
 801932c:	f107 0310 	add.w	r3, r7, #16
 8019330:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019334:	e883 0003 	stmia.w	r3, {r0, r1}
 8019338:	f107 0310 	add.w	r3, r7, #16
 801933c:	4618      	mov	r0, r3
 801933e:	f001 fcb4 	bl	801acaa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019342:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8019346:	f001 fcff 	bl	801ad48 <SUBGRF_SetWhiteningSeed>
            break;
 801934a:	e078      	b.n	801943e <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801934c:	4b4a      	ldr	r3, [pc, #296]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801934e:	2201      	movs	r2, #1
 8019350:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8019354:	6a3b      	ldr	r3, [r7, #32]
 8019356:	b2da      	uxtb	r2, r3
 8019358:	4b47      	ldr	r3, [pc, #284]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801935a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801935e:	4a4a      	ldr	r2, [pc, #296]	@ (8019488 <RadioSetTxConfig+0x21c>)
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	4413      	add	r3, r2
 8019364:	781a      	ldrb	r2, [r3, #0]
 8019366:	4b44      	ldr	r3, [pc, #272]	@ (8019478 <RadioSetTxConfig+0x20c>)
 8019368:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801936c:	4a42      	ldr	r2, [pc, #264]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801936e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019372:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019376:	687b      	ldr	r3, [r7, #4]
 8019378:	2b00      	cmp	r3, #0
 801937a:	d105      	bne.n	8019388 <RadioSetTxConfig+0x11c>
 801937c:	6a3b      	ldr	r3, [r7, #32]
 801937e:	2b0b      	cmp	r3, #11
 8019380:	d008      	beq.n	8019394 <RadioSetTxConfig+0x128>
 8019382:	6a3b      	ldr	r3, [r7, #32]
 8019384:	2b0c      	cmp	r3, #12
 8019386:	d005      	beq.n	8019394 <RadioSetTxConfig+0x128>
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	2b01      	cmp	r3, #1
 801938c:	d107      	bne.n	801939e <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801938e:	6a3b      	ldr	r3, [r7, #32]
 8019390:	2b0c      	cmp	r3, #12
 8019392:	d104      	bne.n	801939e <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019394:	4b38      	ldr	r3, [pc, #224]	@ (8019478 <RadioSetTxConfig+0x20c>)
 8019396:	2201      	movs	r2, #1
 8019398:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801939c:	e003      	b.n	80193a6 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801939e:	4b36      	ldr	r3, [pc, #216]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193a0:	2200      	movs	r2, #0
 80193a2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80193a6:	4b34      	ldr	r3, [pc, #208]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193a8:	2201      	movs	r2, #1
 80193aa:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80193ac:	4b32      	ldr	r3, [pc, #200]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80193b2:	2b05      	cmp	r3, #5
 80193b4:	d004      	beq.n	80193c0 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80193b6:	4b30      	ldr	r3, [pc, #192]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80193bc:	2b06      	cmp	r3, #6
 80193be:	d10a      	bne.n	80193d6 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 80193c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80193c2:	2b0b      	cmp	r3, #11
 80193c4:	d803      	bhi.n	80193ce <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80193c6:	4b2c      	ldr	r3, [pc, #176]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193c8:	220c      	movs	r2, #12
 80193ca:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80193cc:	e006      	b.n	80193dc <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80193ce:	4a2a      	ldr	r2, [pc, #168]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80193d2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80193d4:	e002      	b.n	80193dc <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80193d6:	4a28      	ldr	r2, [pc, #160]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193d8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80193da:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80193dc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80193e0:	4b25      	ldr	r3, [pc, #148]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193e2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80193e4:	4b29      	ldr	r3, [pc, #164]	@ (801948c <RadioSetTxConfig+0x220>)
 80193e6:	781a      	ldrb	r2, [r3, #0]
 80193e8:	4b23      	ldr	r3, [pc, #140]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193ea:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80193ec:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80193f0:	4b21      	ldr	r3, [pc, #132]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193f2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80193f6:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80193fa:	4b1f      	ldr	r3, [pc, #124]	@ (8019478 <RadioSetTxConfig+0x20c>)
 80193fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8019400:	f000 fabd 	bl	801997e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8019404:	2001      	movs	r0, #1
 8019406:	f7ff fc51 	bl	8018cac <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801940a:	481c      	ldr	r0, [pc, #112]	@ (801947c <RadioSetTxConfig+0x210>)
 801940c:	f002 f8ba 	bl	801b584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019410:	481b      	ldr	r0, [pc, #108]	@ (8019480 <RadioSetTxConfig+0x214>)
 8019412:	f002 f985 	bl	801b720 <SUBGRF_SetPacketParams>
            break;
 8019416:	e012      	b.n	801943e <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8019418:	2004      	movs	r0, #4
 801941a:	f7ff fc47 	bl	8018cac <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801941e:	4b16      	ldr	r3, [pc, #88]	@ (8019478 <RadioSetTxConfig+0x20c>)
 8019420:	2202      	movs	r2, #2
 8019422:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8019426:	4a14      	ldr	r2, [pc, #80]	@ (8019478 <RadioSetTxConfig+0x20c>)
 8019428:	6a3b      	ldr	r3, [r7, #32]
 801942a:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801942c:	4b12      	ldr	r3, [pc, #72]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801942e:	2216      	movs	r2, #22
 8019430:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019434:	4811      	ldr	r0, [pc, #68]	@ (801947c <RadioSetTxConfig+0x210>)
 8019436:	f002 f8a5 	bl	801b584 <SUBGRF_SetModulationParams>
            break;
 801943a:	e000      	b.n	801943e <RadioSetTxConfig+0x1d2>
            break;
 801943c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801943e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019442:	4618      	mov	r0, r3
 8019444:	f002 fbe8 	bl	801bc18 <SUBGRF_SetRfTxPower>
 8019448:	4603      	mov	r3, r0
 801944a:	461a      	mov	r2, r3
 801944c:	4b0a      	ldr	r3, [pc, #40]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801944e:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8019452:	210e      	movs	r1, #14
 8019454:	f640 101f 	movw	r0, #2335	@ 0x91f
 8019458:	f002 faa8 	bl	801b9ac <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801945c:	4b06      	ldr	r3, [pc, #24]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801945e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019462:	4618      	mov	r0, r3
 8019464:	f002 fdb7 	bl	801bfd6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8019468:	4a03      	ldr	r2, [pc, #12]	@ (8019478 <RadioSetTxConfig+0x20c>)
 801946a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801946c:	6053      	str	r3, [r2, #4]
}
 801946e:	bf00      	nop
 8019470:	3718      	adds	r7, #24
 8019472:	46bd      	mov	sp, r7
 8019474:	bd80      	pop	{r7, pc}
 8019476:	bf00      	nop
 8019478:	200020c8 	.word	0x200020c8
 801947c:	20002100 	.word	0x20002100
 8019480:	200020d6 	.word	0x200020d6
 8019484:	0802146c 	.word	0x0802146c
 8019488:	08021b44 	.word	0x08021b44
 801948c:	20000148 	.word	0x20000148

08019490 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8019490:	b480      	push	{r7}
 8019492:	b083      	sub	sp, #12
 8019494:	af00      	add	r7, sp, #0
 8019496:	6078      	str	r0, [r7, #4]
    return true;
 8019498:	2301      	movs	r3, #1
}
 801949a:	4618      	mov	r0, r3
 801949c:	370c      	adds	r7, #12
 801949e:	46bd      	mov	sp, r7
 80194a0:	bc80      	pop	{r7}
 80194a2:	4770      	bx	lr

080194a4 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80194a4:	b480      	push	{r7}
 80194a6:	b085      	sub	sp, #20
 80194a8:	af00      	add	r7, sp, #0
 80194aa:	4603      	mov	r3, r0
 80194ac:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80194ae:	2300      	movs	r3, #0
 80194b0:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80194b2:	79fb      	ldrb	r3, [r7, #7]
 80194b4:	2b0a      	cmp	r3, #10
 80194b6:	d83e      	bhi.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
 80194b8:	a201      	add	r2, pc, #4	@ (adr r2, 80194c0 <RadioGetLoRaBandwidthInHz+0x1c>)
 80194ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80194be:	bf00      	nop
 80194c0:	080194ed 	.word	0x080194ed
 80194c4:	080194fd 	.word	0x080194fd
 80194c8:	0801950d 	.word	0x0801950d
 80194cc:	0801951d 	.word	0x0801951d
 80194d0:	08019525 	.word	0x08019525
 80194d4:	0801952b 	.word	0x0801952b
 80194d8:	08019531 	.word	0x08019531
 80194dc:	08019537 	.word	0x08019537
 80194e0:	080194f5 	.word	0x080194f5
 80194e4:	08019505 	.word	0x08019505
 80194e8:	08019515 	.word	0x08019515
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80194ec:	f641 6384 	movw	r3, #7812	@ 0x1e84
 80194f0:	60fb      	str	r3, [r7, #12]
        break;
 80194f2:	e020      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80194f4:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 80194f8:	60fb      	str	r3, [r7, #12]
        break;
 80194fa:	e01c      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80194fc:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8019500:	60fb      	str	r3, [r7, #12]
        break;
 8019502:	e018      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8019504:	f245 1361 	movw	r3, #20833	@ 0x5161
 8019508:	60fb      	str	r3, [r7, #12]
        break;
 801950a:	e014      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801950c:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8019510:	60fb      	str	r3, [r7, #12]
        break;
 8019512:	e010      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8019514:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8019518:	60fb      	str	r3, [r7, #12]
        break;
 801951a:	e00c      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801951c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8019520:	60fb      	str	r3, [r7, #12]
        break;
 8019522:	e008      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8019524:	4b07      	ldr	r3, [pc, #28]	@ (8019544 <RadioGetLoRaBandwidthInHz+0xa0>)
 8019526:	60fb      	str	r3, [r7, #12]
        break;
 8019528:	e005      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801952a:	4b07      	ldr	r3, [pc, #28]	@ (8019548 <RadioGetLoRaBandwidthInHz+0xa4>)
 801952c:	60fb      	str	r3, [r7, #12]
        break;
 801952e:	e002      	b.n	8019536 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8019530:	4b06      	ldr	r3, [pc, #24]	@ (801954c <RadioGetLoRaBandwidthInHz+0xa8>)
 8019532:	60fb      	str	r3, [r7, #12]
        break;
 8019534:	bf00      	nop
    }

    return bandwidthInHz;
 8019536:	68fb      	ldr	r3, [r7, #12]
}
 8019538:	4618      	mov	r0, r3
 801953a:	3714      	adds	r7, #20
 801953c:	46bd      	mov	sp, r7
 801953e:	bc80      	pop	{r7}
 8019540:	4770      	bx	lr
 8019542:	bf00      	nop
 8019544:	0001e848 	.word	0x0001e848
 8019548:	0003d090 	.word	0x0003d090
 801954c:	0007a120 	.word	0x0007a120

08019550 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8019550:	b480      	push	{r7}
 8019552:	b083      	sub	sp, #12
 8019554:	af00      	add	r7, sp, #0
 8019556:	6078      	str	r0, [r7, #4]
 8019558:	4608      	mov	r0, r1
 801955a:	4611      	mov	r1, r2
 801955c:	461a      	mov	r2, r3
 801955e:	4603      	mov	r3, r0
 8019560:	70fb      	strb	r3, [r7, #3]
 8019562:	460b      	mov	r3, r1
 8019564:	803b      	strh	r3, [r7, #0]
 8019566:	4613      	mov	r3, r2
 8019568:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801956a:	883b      	ldrh	r3, [r7, #0]
 801956c:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801956e:	78ba      	ldrb	r2, [r7, #2]
 8019570:	f082 0201 	eor.w	r2, r2, #1
 8019574:	b2d2      	uxtb	r2, r2
 8019576:	2a00      	cmp	r2, #0
 8019578:	d001      	beq.n	801957e <RadioGetGfskTimeOnAirNumerator+0x2e>
 801957a:	2208      	movs	r2, #8
 801957c:	e000      	b.n	8019580 <RadioGetGfskTimeOnAirNumerator+0x30>
 801957e:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8019580:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019582:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8019586:	7c3b      	ldrb	r3, [r7, #16]
 8019588:	7d39      	ldrb	r1, [r7, #20]
 801958a:	2900      	cmp	r1, #0
 801958c:	d001      	beq.n	8019592 <RadioGetGfskTimeOnAirNumerator+0x42>
 801958e:	2102      	movs	r1, #2
 8019590:	e000      	b.n	8019594 <RadioGetGfskTimeOnAirNumerator+0x44>
 8019592:	2100      	movs	r1, #0
 8019594:	440b      	add	r3, r1
 8019596:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019598:	4413      	add	r3, r2
}
 801959a:	4618      	mov	r0, r3
 801959c:	370c      	adds	r7, #12
 801959e:	46bd      	mov	sp, r7
 80195a0:	bc80      	pop	{r7}
 80195a2:	4770      	bx	lr

080195a4 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80195a4:	b480      	push	{r7}
 80195a6:	b08b      	sub	sp, #44	@ 0x2c
 80195a8:	af00      	add	r7, sp, #0
 80195aa:	60f8      	str	r0, [r7, #12]
 80195ac:	60b9      	str	r1, [r7, #8]
 80195ae:	4611      	mov	r1, r2
 80195b0:	461a      	mov	r2, r3
 80195b2:	460b      	mov	r3, r1
 80195b4:	71fb      	strb	r3, [r7, #7]
 80195b6:	4613      	mov	r3, r2
 80195b8:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80195ba:	79fb      	ldrb	r3, [r7, #7]
 80195bc:	3304      	adds	r3, #4
 80195be:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80195c0:	2300      	movs	r3, #0
 80195c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80195c6:	68bb      	ldr	r3, [r7, #8]
 80195c8:	2b05      	cmp	r3, #5
 80195ca:	d002      	beq.n	80195d2 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80195cc:	68bb      	ldr	r3, [r7, #8]
 80195ce:	2b06      	cmp	r3, #6
 80195d0:	d104      	bne.n	80195dc <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80195d2:	88bb      	ldrh	r3, [r7, #4]
 80195d4:	2b0b      	cmp	r3, #11
 80195d6:	d801      	bhi.n	80195dc <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80195d8:	230c      	movs	r3, #12
 80195da:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80195dc:	68fb      	ldr	r3, [r7, #12]
 80195de:	2b00      	cmp	r3, #0
 80195e0:	d105      	bne.n	80195ee <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80195e2:	68bb      	ldr	r3, [r7, #8]
 80195e4:	2b0b      	cmp	r3, #11
 80195e6:	d008      	beq.n	80195fa <RadioGetLoRaTimeOnAirNumerator+0x56>
 80195e8:	68bb      	ldr	r3, [r7, #8]
 80195ea:	2b0c      	cmp	r3, #12
 80195ec:	d005      	beq.n	80195fa <RadioGetLoRaTimeOnAirNumerator+0x56>
 80195ee:	68fb      	ldr	r3, [r7, #12]
 80195f0:	2b01      	cmp	r3, #1
 80195f2:	d105      	bne.n	8019600 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80195f4:	68bb      	ldr	r3, [r7, #8]
 80195f6:	2b0c      	cmp	r3, #12
 80195f8:	d102      	bne.n	8019600 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80195fa:	2301      	movs	r3, #1
 80195fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019600:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8019604:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8019606:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801960a:	2a00      	cmp	r2, #0
 801960c:	d001      	beq.n	8019612 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801960e:	2210      	movs	r2, #16
 8019610:	e000      	b.n	8019614 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8019612:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019614:	4413      	add	r3, r2
 8019616:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8019618:	68bb      	ldr	r3, [r7, #8]
 801961a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801961c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801961e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8019622:	2a00      	cmp	r2, #0
 8019624:	d001      	beq.n	801962a <RadioGetLoRaTimeOnAirNumerator+0x86>
 8019626:	2200      	movs	r2, #0
 8019628:	e000      	b.n	801962c <RadioGetLoRaTimeOnAirNumerator+0x88>
 801962a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801962c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801962e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8019630:	68bb      	ldr	r3, [r7, #8]
 8019632:	2b06      	cmp	r3, #6
 8019634:	d803      	bhi.n	801963e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8019636:	68bb      	ldr	r3, [r7, #8]
 8019638:	009b      	lsls	r3, r3, #2
 801963a:	623b      	str	r3, [r7, #32]
 801963c:	e00e      	b.n	801965c <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801963e:	69fb      	ldr	r3, [r7, #28]
 8019640:	3308      	adds	r3, #8
 8019642:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8019644:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019648:	2b00      	cmp	r3, #0
 801964a:	d004      	beq.n	8019656 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801964c:	68bb      	ldr	r3, [r7, #8]
 801964e:	3b02      	subs	r3, #2
 8019650:	009b      	lsls	r3, r3, #2
 8019652:	623b      	str	r3, [r7, #32]
 8019654:	e002      	b.n	801965c <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8019656:	68bb      	ldr	r3, [r7, #8]
 8019658:	009b      	lsls	r3, r3, #2
 801965a:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801965c:	69fb      	ldr	r3, [r7, #28]
 801965e:	2b00      	cmp	r3, #0
 8019660:	da01      	bge.n	8019666 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8019662:	2300      	movs	r3, #0
 8019664:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8019666:	69fa      	ldr	r2, [r7, #28]
 8019668:	6a3b      	ldr	r3, [r7, #32]
 801966a:	4413      	add	r3, r2
 801966c:	1e5a      	subs	r2, r3, #1
 801966e:	6a3b      	ldr	r3, [r7, #32]
 8019670:	fb92 f3f3 	sdiv	r3, r2, r3
 8019674:	697a      	ldr	r2, [r7, #20]
 8019676:	fb03 f202 	mul.w	r2, r3, r2
 801967a:	88bb      	ldrh	r3, [r7, #4]
 801967c:	4413      	add	r3, r2
    int32_t intermediate =
 801967e:	330c      	adds	r3, #12
 8019680:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8019682:	68bb      	ldr	r3, [r7, #8]
 8019684:	2b06      	cmp	r3, #6
 8019686:	d802      	bhi.n	801968e <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8019688:	69bb      	ldr	r3, [r7, #24]
 801968a:	3302      	adds	r3, #2
 801968c:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801968e:	69bb      	ldr	r3, [r7, #24]
 8019690:	009b      	lsls	r3, r3, #2
 8019692:	1c5a      	adds	r2, r3, #1
 8019694:	68bb      	ldr	r3, [r7, #8]
 8019696:	3b02      	subs	r3, #2
 8019698:	fa02 f303 	lsl.w	r3, r2, r3
}
 801969c:	4618      	mov	r0, r3
 801969e:	372c      	adds	r7, #44	@ 0x2c
 80196a0:	46bd      	mov	sp, r7
 80196a2:	bc80      	pop	{r7}
 80196a4:	4770      	bx	lr
	...

080196a8 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80196a8:	b580      	push	{r7, lr}
 80196aa:	b08a      	sub	sp, #40	@ 0x28
 80196ac:	af04      	add	r7, sp, #16
 80196ae:	60b9      	str	r1, [r7, #8]
 80196b0:	607a      	str	r2, [r7, #4]
 80196b2:	461a      	mov	r2, r3
 80196b4:	4603      	mov	r3, r0
 80196b6:	73fb      	strb	r3, [r7, #15]
 80196b8:	4613      	mov	r3, r2
 80196ba:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80196bc:	2300      	movs	r3, #0
 80196be:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 80196c0:	2301      	movs	r3, #1
 80196c2:	613b      	str	r3, [r7, #16]

    switch( modem )
 80196c4:	7bfb      	ldrb	r3, [r7, #15]
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	d002      	beq.n	80196d0 <RadioTimeOnAir+0x28>
 80196ca:	2b01      	cmp	r3, #1
 80196cc:	d017      	beq.n	80196fe <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 80196ce:	e035      	b.n	801973c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80196d0:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 80196d4:	8c3a      	ldrh	r2, [r7, #32]
 80196d6:	7bb9      	ldrb	r1, [r7, #14]
 80196d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80196dc:	9301      	str	r3, [sp, #4]
 80196de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80196e2:	9300      	str	r3, [sp, #0]
 80196e4:	4603      	mov	r3, r0
 80196e6:	6878      	ldr	r0, [r7, #4]
 80196e8:	f7ff ff32 	bl	8019550 <RadioGetGfskTimeOnAirNumerator>
 80196ec:	4603      	mov	r3, r0
 80196ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80196f2:	fb02 f303 	mul.w	r3, r2, r3
 80196f6:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80196f8:	687b      	ldr	r3, [r7, #4]
 80196fa:	613b      	str	r3, [r7, #16]
        break;
 80196fc:	e01e      	b.n	801973c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80196fe:	8c39      	ldrh	r1, [r7, #32]
 8019700:	7bba      	ldrb	r2, [r7, #14]
 8019702:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019706:	9302      	str	r3, [sp, #8]
 8019708:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801970c:	9301      	str	r3, [sp, #4]
 801970e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019712:	9300      	str	r3, [sp, #0]
 8019714:	460b      	mov	r3, r1
 8019716:	6879      	ldr	r1, [r7, #4]
 8019718:	68b8      	ldr	r0, [r7, #8]
 801971a:	f7ff ff43 	bl	80195a4 <RadioGetLoRaTimeOnAirNumerator>
 801971e:	4603      	mov	r3, r0
 8019720:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019724:	fb02 f303 	mul.w	r3, r2, r3
 8019728:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801972a:	4a0a      	ldr	r2, [pc, #40]	@ (8019754 <RadioTimeOnAir+0xac>)
 801972c:	68bb      	ldr	r3, [r7, #8]
 801972e:	4413      	add	r3, r2
 8019730:	781b      	ldrb	r3, [r3, #0]
 8019732:	4618      	mov	r0, r3
 8019734:	f7ff feb6 	bl	80194a4 <RadioGetLoRaBandwidthInHz>
 8019738:	6138      	str	r0, [r7, #16]
        break;
 801973a:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801973c:	697a      	ldr	r2, [r7, #20]
 801973e:	693b      	ldr	r3, [r7, #16]
 8019740:	4413      	add	r3, r2
 8019742:	1e5a      	subs	r2, r3, #1
 8019744:	693b      	ldr	r3, [r7, #16]
 8019746:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801974a:	4618      	mov	r0, r3
 801974c:	3718      	adds	r7, #24
 801974e:	46bd      	mov	sp, r7
 8019750:	bd80      	pop	{r7, pc}
 8019752:	bf00      	nop
 8019754:	08021b44 	.word	0x08021b44

08019758 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 8019758:	b580      	push	{r7, lr}
 801975a:	b084      	sub	sp, #16
 801975c:	af00      	add	r7, sp, #0
 801975e:	6078      	str	r0, [r7, #4]
 8019760:	460b      	mov	r3, r1
 8019762:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8019764:	2300      	movs	r3, #0
 8019766:	2200      	movs	r2, #0
 8019768:	f240 2101 	movw	r1, #513	@ 0x201
 801976c:	f240 2001 	movw	r0, #513	@ 0x201
 8019770:	f001 fd72 	bl	801b258 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8019774:	4b73      	ldr	r3, [pc, #460]	@ (8019944 <RadioSend+0x1ec>)
 8019776:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801977a:	2101      	movs	r1, #1
 801977c:	4618      	mov	r0, r3
 801977e:	f002 fa23 	bl	801bbc8 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8019782:	4b70      	ldr	r3, [pc, #448]	@ (8019944 <RadioSend+0x1ec>)
 8019784:	781b      	ldrb	r3, [r3, #0]
 8019786:	2b01      	cmp	r3, #1
 8019788:	d112      	bne.n	80197b0 <RadioSend+0x58>
 801978a:	4b6e      	ldr	r3, [pc, #440]	@ (8019944 <RadioSend+0x1ec>)
 801978c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8019790:	2b06      	cmp	r3, #6
 8019792:	d10d      	bne.n	80197b0 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8019794:	f640 0089 	movw	r0, #2185	@ 0x889
 8019798:	f002 f92a 	bl	801b9f0 <SUBGRF_ReadRegister>
 801979c:	4603      	mov	r3, r0
 801979e:	f023 0304 	bic.w	r3, r3, #4
 80197a2:	b2db      	uxtb	r3, r3
 80197a4:	4619      	mov	r1, r3
 80197a6:	f640 0089 	movw	r0, #2185	@ 0x889
 80197aa:	f002 f8ff 	bl	801b9ac <SUBGRF_WriteRegister>
 80197ae:	e00c      	b.n	80197ca <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 80197b0:	f640 0089 	movw	r0, #2185	@ 0x889
 80197b4:	f002 f91c 	bl	801b9f0 <SUBGRF_ReadRegister>
 80197b8:	4603      	mov	r3, r0
 80197ba:	f043 0304 	orr.w	r3, r3, #4
 80197be:	b2db      	uxtb	r3, r3
 80197c0:	4619      	mov	r1, r3
 80197c2:	f640 0089 	movw	r0, #2185	@ 0x889
 80197c6:	f002 f8f1 	bl	801b9ac <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 80197ca:	4b5e      	ldr	r3, [pc, #376]	@ (8019944 <RadioSend+0x1ec>)
 80197cc:	781b      	ldrb	r3, [r3, #0]
 80197ce:	2b04      	cmp	r3, #4
 80197d0:	f200 80a8 	bhi.w	8019924 <RadioSend+0x1cc>
 80197d4:	a201      	add	r2, pc, #4	@ (adr r2, 80197dc <RadioSend+0x84>)
 80197d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80197da:	bf00      	nop
 80197dc:	0801980b 	.word	0x0801980b
 80197e0:	080197f1 	.word	0x080197f1
 80197e4:	0801980b 	.word	0x0801980b
 80197e8:	0801986d 	.word	0x0801986d
 80197ec:	0801988d 	.word	0x0801988d
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 80197f0:	4a54      	ldr	r2, [pc, #336]	@ (8019944 <RadioSend+0x1ec>)
 80197f2:	78fb      	ldrb	r3, [r7, #3]
 80197f4:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80197f6:	4854      	ldr	r0, [pc, #336]	@ (8019948 <RadioSend+0x1f0>)
 80197f8:	f001 ff92 	bl	801b720 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80197fc:	78fb      	ldrb	r3, [r7, #3]
 80197fe:	2200      	movs	r2, #0
 8019800:	4619      	mov	r1, r3
 8019802:	6878      	ldr	r0, [r7, #4]
 8019804:	f001 fa3e 	bl	801ac84 <SUBGRF_SendPayload>
            break;
 8019808:	e08d      	b.n	8019926 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801980a:	f002 fbd6 	bl	801bfba <RFW_Is_Init>
 801980e:	4603      	mov	r3, r0
 8019810:	2b01      	cmp	r3, #1
 8019812:	d11e      	bne.n	8019852 <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8019814:	f107 020d 	add.w	r2, r7, #13
 8019818:	78fb      	ldrb	r3, [r7, #3]
 801981a:	4619      	mov	r1, r3
 801981c:	6878      	ldr	r0, [r7, #4]
 801981e:	f002 fbe4 	bl	801bfea <RFW_TransmitInit>
 8019822:	4603      	mov	r3, r0
 8019824:	2b00      	cmp	r3, #0
 8019826:	d10c      	bne.n	8019842 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8019828:	7b7a      	ldrb	r2, [r7, #13]
 801982a:	4b46      	ldr	r3, [pc, #280]	@ (8019944 <RadioSend+0x1ec>)
 801982c:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801982e:	4846      	ldr	r0, [pc, #280]	@ (8019948 <RadioSend+0x1f0>)
 8019830:	f001 ff76 	bl	801b720 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8019834:	7b7b      	ldrb	r3, [r7, #13]
 8019836:	2200      	movs	r2, #0
 8019838:	4619      	mov	r1, r3
 801983a:	6878      	ldr	r0, [r7, #4]
 801983c:	f001 fa22 	bl	801ac84 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8019840:	e071      	b.n	8019926 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8019842:	4b42      	ldr	r3, [pc, #264]	@ (801994c <RadioSend+0x1f4>)
 8019844:	2201      	movs	r2, #1
 8019846:	2100      	movs	r1, #0
 8019848:	2002      	movs	r0, #2
 801984a:	f003 fc87 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801984e:	2303      	movs	r3, #3
 8019850:	e073      	b.n	801993a <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8019852:	4a3c      	ldr	r2, [pc, #240]	@ (8019944 <RadioSend+0x1ec>)
 8019854:	78fb      	ldrb	r3, [r7, #3]
 8019856:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019858:	483b      	ldr	r0, [pc, #236]	@ (8019948 <RadioSend+0x1f0>)
 801985a:	f001 ff61 	bl	801b720 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801985e:	78fb      	ldrb	r3, [r7, #3]
 8019860:	2200      	movs	r2, #0
 8019862:	4619      	mov	r1, r3
 8019864:	6878      	ldr	r0, [r7, #4]
 8019866:	f001 fa0d 	bl	801ac84 <SUBGRF_SendPayload>
            break;
 801986a:	e05c      	b.n	8019926 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801986c:	4b35      	ldr	r3, [pc, #212]	@ (8019944 <RadioSend+0x1ec>)
 801986e:	2202      	movs	r2, #2
 8019870:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8019872:	4a34      	ldr	r2, [pc, #208]	@ (8019944 <RadioSend+0x1ec>)
 8019874:	78fb      	ldrb	r3, [r7, #3]
 8019876:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019878:	4833      	ldr	r0, [pc, #204]	@ (8019948 <RadioSend+0x1f0>)
 801987a:	f001 ff51 	bl	801b720 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801987e:	78fb      	ldrb	r3, [r7, #3]
 8019880:	2200      	movs	r2, #0
 8019882:	4619      	mov	r1, r3
 8019884:	6878      	ldr	r0, [r7, #4]
 8019886:	f001 f9fd 	bl	801ac84 <SUBGRF_SendPayload>
            break;
 801988a:	e04c      	b.n	8019926 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801988c:	78fb      	ldrb	r3, [r7, #3]
 801988e:	461a      	mov	r2, r3
 8019890:	6879      	ldr	r1, [r7, #4]
 8019892:	482f      	ldr	r0, [pc, #188]	@ (8019950 <RadioSend+0x1f8>)
 8019894:	f000 fcca 	bl	801a22c <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8019898:	4b2a      	ldr	r3, [pc, #168]	@ (8019944 <RadioSend+0x1ec>)
 801989a:	2202      	movs	r2, #2
 801989c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801989e:	78fb      	ldrb	r3, [r7, #3]
 80198a0:	3301      	adds	r3, #1
 80198a2:	b2da      	uxtb	r2, r3
 80198a4:	4b27      	ldr	r3, [pc, #156]	@ (8019944 <RadioSend+0x1ec>)
 80198a6:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80198a8:	4827      	ldr	r0, [pc, #156]	@ (8019948 <RadioSend+0x1f0>)
 80198aa:	f001 ff39 	bl	801b720 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 80198ae:	2100      	movs	r1, #0
 80198b0:	20f1      	movs	r0, #241	@ 0xf1
 80198b2:	f000 f965 	bl	8019b80 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 80198b6:	2100      	movs	r1, #0
 80198b8:	20f0      	movs	r0, #240	@ 0xf0
 80198ba:	f000 f961 	bl	8019b80 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 80198be:	4b21      	ldr	r3, [pc, #132]	@ (8019944 <RadioSend+0x1ec>)
 80198c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80198c2:	2b64      	cmp	r3, #100	@ 0x64
 80198c4:	d108      	bne.n	80198d8 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 80198c6:	2170      	movs	r1, #112	@ 0x70
 80198c8:	20f3      	movs	r0, #243	@ 0xf3
 80198ca:	f000 f959 	bl	8019b80 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 80198ce:	211d      	movs	r1, #29
 80198d0:	20f2      	movs	r0, #242	@ 0xf2
 80198d2:	f000 f955 	bl	8019b80 <RadioWrite>
 80198d6:	e007      	b.n	80198e8 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 80198d8:	21e1      	movs	r1, #225	@ 0xe1
 80198da:	20f3      	movs	r0, #243	@ 0xf3
 80198dc:	f000 f950 	bl	8019b80 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 80198e0:	2104      	movs	r1, #4
 80198e2:	20f2      	movs	r0, #242	@ 0xf2
 80198e4:	f000 f94c 	bl	8019b80 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 80198e8:	78fb      	ldrb	r3, [r7, #3]
 80198ea:	b29b      	uxth	r3, r3
 80198ec:	00db      	lsls	r3, r3, #3
 80198ee:	b29b      	uxth	r3, r3
 80198f0:	3302      	adds	r3, #2
 80198f2:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 80198f4:	89fb      	ldrh	r3, [r7, #14]
 80198f6:	0a1b      	lsrs	r3, r3, #8
 80198f8:	b29b      	uxth	r3, r3
 80198fa:	b2db      	uxtb	r3, r3
 80198fc:	4619      	mov	r1, r3
 80198fe:	20f4      	movs	r0, #244	@ 0xf4
 8019900:	f000 f93e 	bl	8019b80 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8019904:	89fb      	ldrh	r3, [r7, #14]
 8019906:	b2db      	uxtb	r3, r3
 8019908:	4619      	mov	r1, r3
 801990a:	20f5      	movs	r0, #245	@ 0xf5
 801990c:	f000 f938 	bl	8019b80 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8019910:	78fb      	ldrb	r3, [r7, #3]
 8019912:	3301      	adds	r3, #1
 8019914:	b2db      	uxtb	r3, r3
 8019916:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801991a:	4619      	mov	r1, r3
 801991c:	480c      	ldr	r0, [pc, #48]	@ (8019950 <RadioSend+0x1f8>)
 801991e:	f001 f9b1 	bl	801ac84 <SUBGRF_SendPayload>
            break;
 8019922:	e000      	b.n	8019926 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019924:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8019926:	4b07      	ldr	r3, [pc, #28]	@ (8019944 <RadioSend+0x1ec>)
 8019928:	685b      	ldr	r3, [r3, #4]
 801992a:	4619      	mov	r1, r3
 801992c:	4809      	ldr	r0, [pc, #36]	@ (8019954 <RadioSend+0x1fc>)
 801992e:	f003 fa7b 	bl	801ce28 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8019932:	4808      	ldr	r0, [pc, #32]	@ (8019954 <RadioSend+0x1fc>)
 8019934:	f003 f99a 	bl	801cc6c <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 8019938:	2300      	movs	r3, #0
}
 801993a:	4618      	mov	r0, r3
 801993c:	3710      	adds	r7, #16
 801993e:	46bd      	mov	sp, r7
 8019940:	bd80      	pop	{r7, pc}
 8019942:	bf00      	nop
 8019944:	200020c8 	.word	0x200020c8
 8019948:	200020d6 	.word	0x200020d6
 801994c:	08021474 	.word	0x08021474
 8019950:	20001fc4 	.word	0x20001fc4
 8019954:	20002124 	.word	0x20002124

08019958 <RadioSleep>:

static void RadioSleep( void )
{
 8019958:	b580      	push	{r7, lr}
 801995a:	b082      	sub	sp, #8
 801995c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801995e:	2300      	movs	r3, #0
 8019960:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8019962:	793b      	ldrb	r3, [r7, #4]
 8019964:	f043 0304 	orr.w	r3, r3, #4
 8019968:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801996a:	7938      	ldrb	r0, [r7, #4]
 801996c:	f001 fa66 	bl	801ae3c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8019970:	2002      	movs	r0, #2
 8019972:	f7e8 feeb 	bl	800274c <HAL_Delay>
}
 8019976:	bf00      	nop
 8019978:	3708      	adds	r7, #8
 801997a:	46bd      	mov	sp, r7
 801997c:	bd80      	pop	{r7, pc}

0801997e <RadioStandby>:

static void RadioStandby( void )
{
 801997e:	b580      	push	{r7, lr}
 8019980:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8019982:	2000      	movs	r0, #0
 8019984:	f001 fa8e 	bl	801aea4 <SUBGRF_SetStandby>
}
 8019988:	bf00      	nop
 801998a:	bd80      	pop	{r7, pc}

0801998c <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801998c:	b580      	push	{r7, lr}
 801998e:	b082      	sub	sp, #8
 8019990:	af00      	add	r7, sp, #0
 8019992:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 8019994:	f002 fb11 	bl	801bfba <RFW_Is_Init>
 8019998:	4603      	mov	r3, r0
 801999a:	2b01      	cmp	r3, #1
 801999c:	d102      	bne.n	80199a4 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801999e:	f002 fb34 	bl	801c00a <RFW_ReceiveInit>
 80199a2:	e007      	b.n	80199b4 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80199a4:	2300      	movs	r3, #0
 80199a6:	2200      	movs	r2, #0
 80199a8:	f240 2162 	movw	r1, #610	@ 0x262
 80199ac:	f240 2062 	movw	r0, #610	@ 0x262
 80199b0:	f001 fc52 	bl	801b258 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	2b00      	cmp	r3, #0
 80199b8:	d006      	beq.n	80199c8 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80199ba:	6879      	ldr	r1, [r7, #4]
 80199bc:	4811      	ldr	r0, [pc, #68]	@ (8019a04 <RadioRx+0x78>)
 80199be:	f003 fa33 	bl	801ce28 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80199c2:	4810      	ldr	r0, [pc, #64]	@ (8019a04 <RadioRx+0x78>)
 80199c4:	f003 f952 	bl	801cc6c <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80199c8:	4b0f      	ldr	r3, [pc, #60]	@ (8019a08 <RadioRx+0x7c>)
 80199ca:	2200      	movs	r2, #0
 80199cc:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80199ce:	4b0e      	ldr	r3, [pc, #56]	@ (8019a08 <RadioRx+0x7c>)
 80199d0:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80199d4:	2100      	movs	r1, #0
 80199d6:	4618      	mov	r0, r3
 80199d8:	f002 f8f6 	bl	801bbc8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 80199dc:	4b0a      	ldr	r3, [pc, #40]	@ (8019a08 <RadioRx+0x7c>)
 80199de:	785b      	ldrb	r3, [r3, #1]
 80199e0:	2b00      	cmp	r3, #0
 80199e2:	d004      	beq.n	80199ee <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80199e4:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80199e8:	f001 fa98 	bl	801af1c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 80199ec:	e005      	b.n	80199fa <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80199ee:	4b06      	ldr	r3, [pc, #24]	@ (8019a08 <RadioRx+0x7c>)
 80199f0:	689b      	ldr	r3, [r3, #8]
 80199f2:	019b      	lsls	r3, r3, #6
 80199f4:	4618      	mov	r0, r3
 80199f6:	f001 fa91 	bl	801af1c <SUBGRF_SetRx>
}
 80199fa:	bf00      	nop
 80199fc:	3708      	adds	r7, #8
 80199fe:	46bd      	mov	sp, r7
 8019a00:	bd80      	pop	{r7, pc}
 8019a02:	bf00      	nop
 8019a04:	2000213c 	.word	0x2000213c
 8019a08:	200020c8 	.word	0x200020c8

08019a0c <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8019a0c:	b580      	push	{r7, lr}
 8019a0e:	b082      	sub	sp, #8
 8019a10:	af00      	add	r7, sp, #0
 8019a12:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 8019a14:	f002 fad1 	bl	801bfba <RFW_Is_Init>
 8019a18:	4603      	mov	r3, r0
 8019a1a:	2b01      	cmp	r3, #1
 8019a1c:	d102      	bne.n	8019a24 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8019a1e:	f002 faf4 	bl	801c00a <RFW_ReceiveInit>
 8019a22:	e007      	b.n	8019a34 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019a24:	2300      	movs	r3, #0
 8019a26:	2200      	movs	r2, #0
 8019a28:	f240 2162 	movw	r1, #610	@ 0x262
 8019a2c:	f240 2062 	movw	r0, #610	@ 0x262
 8019a30:	f001 fc12 	bl	801b258 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	2b00      	cmp	r3, #0
 8019a38:	d006      	beq.n	8019a48 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019a3a:	6879      	ldr	r1, [r7, #4]
 8019a3c:	4811      	ldr	r0, [pc, #68]	@ (8019a84 <RadioRxBoosted+0x78>)
 8019a3e:	f003 f9f3 	bl	801ce28 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019a42:	4810      	ldr	r0, [pc, #64]	@ (8019a84 <RadioRxBoosted+0x78>)
 8019a44:	f003 f912 	bl	801cc6c <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019a48:	4b0f      	ldr	r3, [pc, #60]	@ (8019a88 <RadioRxBoosted+0x7c>)
 8019a4a:	2200      	movs	r2, #0
 8019a4c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8019a88 <RadioRxBoosted+0x7c>)
 8019a50:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019a54:	2100      	movs	r1, #0
 8019a56:	4618      	mov	r0, r3
 8019a58:	f002 f8b6 	bl	801bbc8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8019a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8019a88 <RadioRxBoosted+0x7c>)
 8019a5e:	785b      	ldrb	r3, [r3, #1]
 8019a60:	2b00      	cmp	r3, #0
 8019a62:	d004      	beq.n	8019a6e <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8019a64:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8019a68:	f001 fa78 	bl	801af5c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8019a6c:	e005      	b.n	8019a7a <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8019a6e:	4b06      	ldr	r3, [pc, #24]	@ (8019a88 <RadioRxBoosted+0x7c>)
 8019a70:	689b      	ldr	r3, [r3, #8]
 8019a72:	019b      	lsls	r3, r3, #6
 8019a74:	4618      	mov	r0, r3
 8019a76:	f001 fa71 	bl	801af5c <SUBGRF_SetRxBoosted>
}
 8019a7a:	bf00      	nop
 8019a7c:	3708      	adds	r7, #8
 8019a7e:	46bd      	mov	sp, r7
 8019a80:	bd80      	pop	{r7, pc}
 8019a82:	bf00      	nop
 8019a84:	2000213c 	.word	0x2000213c
 8019a88:	200020c8 	.word	0x200020c8

08019a8c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8019a8c:	b580      	push	{r7, lr}
 8019a8e:	b082      	sub	sp, #8
 8019a90:	af00      	add	r7, sp, #0
 8019a92:	6078      	str	r0, [r7, #4]
 8019a94:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	005a      	lsls	r2, r3, #1
 8019a9a:	683b      	ldr	r3, [r7, #0]
 8019a9c:	4413      	add	r3, r2
 8019a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8019ad0 <RadioSetRxDutyCycle+0x44>)
 8019aa0:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8019aa2:	2300      	movs	r3, #0
 8019aa4:	2200      	movs	r2, #0
 8019aa6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8019aaa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8019aae:	f001 fbd3 	bl	801b258 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019ab2:	4b07      	ldr	r3, [pc, #28]	@ (8019ad0 <RadioSetRxDutyCycle+0x44>)
 8019ab4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019ab8:	2100      	movs	r1, #0
 8019aba:	4618      	mov	r0, r3
 8019abc:	f002 f884 	bl	801bbc8 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8019ac0:	6839      	ldr	r1, [r7, #0]
 8019ac2:	6878      	ldr	r0, [r7, #4]
 8019ac4:	f001 fa6e 	bl	801afa4 <SUBGRF_SetRxDutyCycle>
}
 8019ac8:	bf00      	nop
 8019aca:	3708      	adds	r7, #8
 8019acc:	46bd      	mov	sp, r7
 8019ace:	bd80      	pop	{r7, pc}
 8019ad0:	200020c8 	.word	0x200020c8

08019ad4 <RadioStartCad>:

static void RadioStartCad( void )
{
 8019ad4:	b580      	push	{r7, lr}
 8019ad6:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019ad8:	4b09      	ldr	r3, [pc, #36]	@ (8019b00 <RadioStartCad+0x2c>)
 8019ada:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019ade:	2100      	movs	r1, #0
 8019ae0:	4618      	mov	r0, r3
 8019ae2:	f002 f871 	bl	801bbc8 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8019ae6:	2300      	movs	r3, #0
 8019ae8:	2200      	movs	r2, #0
 8019aea:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8019aee:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 8019af2:	f001 fbb1 	bl	801b258 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8019af6:	f001 fa81 	bl	801affc <SUBGRF_SetCad>
}
 8019afa:	bf00      	nop
 8019afc:	bd80      	pop	{r7, pc}
 8019afe:	bf00      	nop
 8019b00:	200020c8 	.word	0x200020c8

08019b04 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8019b04:	b580      	push	{r7, lr}
 8019b06:	b084      	sub	sp, #16
 8019b08:	af00      	add	r7, sp, #0
 8019b0a:	6078      	str	r0, [r7, #4]
 8019b0c:	460b      	mov	r3, r1
 8019b0e:	70fb      	strb	r3, [r7, #3]
 8019b10:	4613      	mov	r3, r2
 8019b12:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 8019b14:	883b      	ldrh	r3, [r7, #0]
 8019b16:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019b1a:	fb02 f303 	mul.w	r3, r2, r3
 8019b1e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8019b20:	6878      	ldr	r0, [r7, #4]
 8019b22:	f001 fbf5 	bl	801b310 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8019b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019b2a:	4618      	mov	r0, r3
 8019b2c:	f002 f874 	bl	801bc18 <SUBGRF_SetRfTxPower>
 8019b30:	4603      	mov	r3, r0
 8019b32:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8019b34:	210e      	movs	r1, #14
 8019b36:	f640 101f 	movw	r0, #2335	@ 0x91f
 8019b3a:	f001 ff37 	bl	801b9ac <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8019b3e:	7afb      	ldrb	r3, [r7, #11]
 8019b40:	2101      	movs	r1, #1
 8019b42:	4618      	mov	r0, r3
 8019b44:	f002 f840 	bl	801bbc8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8019b48:	f001 fa66 	bl	801b018 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8019b4c:	68f9      	ldr	r1, [r7, #12]
 8019b4e:	4805      	ldr	r0, [pc, #20]	@ (8019b64 <RadioSetTxContinuousWave+0x60>)
 8019b50:	f003 f96a 	bl	801ce28 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019b54:	4803      	ldr	r0, [pc, #12]	@ (8019b64 <RadioSetTxContinuousWave+0x60>)
 8019b56:	f003 f889 	bl	801cc6c <UTIL_TIMER_Start>
}
 8019b5a:	bf00      	nop
 8019b5c:	3710      	adds	r7, #16
 8019b5e:	46bd      	mov	sp, r7
 8019b60:	bd80      	pop	{r7, pc}
 8019b62:	bf00      	nop
 8019b64:	20002124 	.word	0x20002124

08019b68 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8019b68:	b580      	push	{r7, lr}
 8019b6a:	b082      	sub	sp, #8
 8019b6c:	af00      	add	r7, sp, #0
 8019b6e:	4603      	mov	r3, r0
 8019b70:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8019b72:	f001 fe88 	bl	801b886 <SUBGRF_GetRssiInst>
 8019b76:	4603      	mov	r3, r0
}
 8019b78:	4618      	mov	r0, r3
 8019b7a:	3708      	adds	r7, #8
 8019b7c:	46bd      	mov	sp, r7
 8019b7e:	bd80      	pop	{r7, pc}

08019b80 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8019b80:	b580      	push	{r7, lr}
 8019b82:	b082      	sub	sp, #8
 8019b84:	af00      	add	r7, sp, #0
 8019b86:	4603      	mov	r3, r0
 8019b88:	460a      	mov	r2, r1
 8019b8a:	80fb      	strh	r3, [r7, #6]
 8019b8c:	4613      	mov	r3, r2
 8019b8e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8019b90:	797a      	ldrb	r2, [r7, #5]
 8019b92:	88fb      	ldrh	r3, [r7, #6]
 8019b94:	4611      	mov	r1, r2
 8019b96:	4618      	mov	r0, r3
 8019b98:	f001 ff08 	bl	801b9ac <SUBGRF_WriteRegister>
}
 8019b9c:	bf00      	nop
 8019b9e:	3708      	adds	r7, #8
 8019ba0:	46bd      	mov	sp, r7
 8019ba2:	bd80      	pop	{r7, pc}

08019ba4 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8019ba4:	b580      	push	{r7, lr}
 8019ba6:	b082      	sub	sp, #8
 8019ba8:	af00      	add	r7, sp, #0
 8019baa:	4603      	mov	r3, r0
 8019bac:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8019bae:	88fb      	ldrh	r3, [r7, #6]
 8019bb0:	4618      	mov	r0, r3
 8019bb2:	f001 ff1d 	bl	801b9f0 <SUBGRF_ReadRegister>
 8019bb6:	4603      	mov	r3, r0
}
 8019bb8:	4618      	mov	r0, r3
 8019bba:	3708      	adds	r7, #8
 8019bbc:	46bd      	mov	sp, r7
 8019bbe:	bd80      	pop	{r7, pc}

08019bc0 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019bc0:	b580      	push	{r7, lr}
 8019bc2:	b082      	sub	sp, #8
 8019bc4:	af00      	add	r7, sp, #0
 8019bc6:	4603      	mov	r3, r0
 8019bc8:	6039      	str	r1, [r7, #0]
 8019bca:	80fb      	strh	r3, [r7, #6]
 8019bcc:	4613      	mov	r3, r2
 8019bce:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8019bd0:	797b      	ldrb	r3, [r7, #5]
 8019bd2:	b29a      	uxth	r2, r3
 8019bd4:	88fb      	ldrh	r3, [r7, #6]
 8019bd6:	6839      	ldr	r1, [r7, #0]
 8019bd8:	4618      	mov	r0, r3
 8019bda:	f001 ff29 	bl	801ba30 <SUBGRF_WriteRegisters>
}
 8019bde:	bf00      	nop
 8019be0:	3708      	adds	r7, #8
 8019be2:	46bd      	mov	sp, r7
 8019be4:	bd80      	pop	{r7, pc}

08019be6 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019be6:	b580      	push	{r7, lr}
 8019be8:	b082      	sub	sp, #8
 8019bea:	af00      	add	r7, sp, #0
 8019bec:	4603      	mov	r3, r0
 8019bee:	6039      	str	r1, [r7, #0]
 8019bf0:	80fb      	strh	r3, [r7, #6]
 8019bf2:	4613      	mov	r3, r2
 8019bf4:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8019bf6:	797b      	ldrb	r3, [r7, #5]
 8019bf8:	b29a      	uxth	r2, r3
 8019bfa:	88fb      	ldrh	r3, [r7, #6]
 8019bfc:	6839      	ldr	r1, [r7, #0]
 8019bfe:	4618      	mov	r0, r3
 8019c00:	f001 ff38 	bl	801ba74 <SUBGRF_ReadRegisters>
}
 8019c04:	bf00      	nop
 8019c06:	3708      	adds	r7, #8
 8019c08:	46bd      	mov	sp, r7
 8019c0a:	bd80      	pop	{r7, pc}

08019c0c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8019c0c:	b580      	push	{r7, lr}
 8019c0e:	b082      	sub	sp, #8
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	4603      	mov	r3, r0
 8019c14:	460a      	mov	r2, r1
 8019c16:	71fb      	strb	r3, [r7, #7]
 8019c18:	4613      	mov	r3, r2
 8019c1a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8019c1c:	79fb      	ldrb	r3, [r7, #7]
 8019c1e:	2b01      	cmp	r3, #1
 8019c20:	d10a      	bne.n	8019c38 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8019c22:	4a0e      	ldr	r2, [pc, #56]	@ (8019c5c <RadioSetMaxPayloadLength+0x50>)
 8019c24:	79bb      	ldrb	r3, [r7, #6]
 8019c26:	7013      	strb	r3, [r2, #0]
 8019c28:	4b0c      	ldr	r3, [pc, #48]	@ (8019c5c <RadioSetMaxPayloadLength+0x50>)
 8019c2a:	781a      	ldrb	r2, [r3, #0]
 8019c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8019c60 <RadioSetMaxPayloadLength+0x54>)
 8019c2e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c30:	480c      	ldr	r0, [pc, #48]	@ (8019c64 <RadioSetMaxPayloadLength+0x58>)
 8019c32:	f001 fd75 	bl	801b720 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8019c36:	e00d      	b.n	8019c54 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8019c38:	4b09      	ldr	r3, [pc, #36]	@ (8019c60 <RadioSetMaxPayloadLength+0x54>)
 8019c3a:	7d5b      	ldrb	r3, [r3, #21]
 8019c3c:	2b01      	cmp	r3, #1
 8019c3e:	d109      	bne.n	8019c54 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8019c40:	4a06      	ldr	r2, [pc, #24]	@ (8019c5c <RadioSetMaxPayloadLength+0x50>)
 8019c42:	79bb      	ldrb	r3, [r7, #6]
 8019c44:	7013      	strb	r3, [r2, #0]
 8019c46:	4b05      	ldr	r3, [pc, #20]	@ (8019c5c <RadioSetMaxPayloadLength+0x50>)
 8019c48:	781a      	ldrb	r2, [r3, #0]
 8019c4a:	4b05      	ldr	r3, [pc, #20]	@ (8019c60 <RadioSetMaxPayloadLength+0x54>)
 8019c4c:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c4e:	4805      	ldr	r0, [pc, #20]	@ (8019c64 <RadioSetMaxPayloadLength+0x58>)
 8019c50:	f001 fd66 	bl	801b720 <SUBGRF_SetPacketParams>
}
 8019c54:	bf00      	nop
 8019c56:	3708      	adds	r7, #8
 8019c58:	46bd      	mov	sp, r7
 8019c5a:	bd80      	pop	{r7, pc}
 8019c5c:	20000148 	.word	0x20000148
 8019c60:	200020c8 	.word	0x200020c8
 8019c64:	200020d6 	.word	0x200020d6

08019c68 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8019c68:	b580      	push	{r7, lr}
 8019c6a:	b082      	sub	sp, #8
 8019c6c:	af00      	add	r7, sp, #0
 8019c6e:	4603      	mov	r3, r0
 8019c70:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8019c72:	4a13      	ldr	r2, [pc, #76]	@ (8019cc0 <RadioSetPublicNetwork+0x58>)
 8019c74:	79fb      	ldrb	r3, [r7, #7]
 8019c76:	7313      	strb	r3, [r2, #12]
 8019c78:	4b11      	ldr	r3, [pc, #68]	@ (8019cc0 <RadioSetPublicNetwork+0x58>)
 8019c7a:	7b1a      	ldrb	r2, [r3, #12]
 8019c7c:	4b10      	ldr	r3, [pc, #64]	@ (8019cc0 <RadioSetPublicNetwork+0x58>)
 8019c7e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8019c80:	2001      	movs	r0, #1
 8019c82:	f7ff f813 	bl	8018cac <RadioSetModem>
    if( enable == true )
 8019c86:	79fb      	ldrb	r3, [r7, #7]
 8019c88:	2b00      	cmp	r3, #0
 8019c8a:	d00a      	beq.n	8019ca2 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8019c8c:	2134      	movs	r1, #52	@ 0x34
 8019c8e:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8019c92:	f001 fe8b 	bl	801b9ac <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8019c96:	2144      	movs	r1, #68	@ 0x44
 8019c98:	f240 7041 	movw	r0, #1857	@ 0x741
 8019c9c:	f001 fe86 	bl	801b9ac <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8019ca0:	e009      	b.n	8019cb6 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8019ca2:	2114      	movs	r1, #20
 8019ca4:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8019ca8:	f001 fe80 	bl	801b9ac <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8019cac:	2124      	movs	r1, #36	@ 0x24
 8019cae:	f240 7041 	movw	r0, #1857	@ 0x741
 8019cb2:	f001 fe7b 	bl	801b9ac <SUBGRF_WriteRegister>
}
 8019cb6:	bf00      	nop
 8019cb8:	3708      	adds	r7, #8
 8019cba:	46bd      	mov	sp, r7
 8019cbc:	bd80      	pop	{r7, pc}
 8019cbe:	bf00      	nop
 8019cc0:	200020c8 	.word	0x200020c8

08019cc4 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8019cc4:	b580      	push	{r7, lr}
 8019cc6:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8019cc8:	f001 ffda 	bl	801bc80 <SUBGRF_GetRadioWakeUpTime>
 8019ccc:	4603      	mov	r3, r0
 8019cce:	3303      	adds	r3, #3
}
 8019cd0:	4618      	mov	r0, r3
 8019cd2:	bd80      	pop	{r7, pc}

08019cd4 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8019cd4:	b580      	push	{r7, lr}
 8019cd6:	b082      	sub	sp, #8
 8019cd8:	af00      	add	r7, sp, #0
 8019cda:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8019cdc:	f000 f80e 	bl	8019cfc <RadioOnTxTimeoutProcess>
}
 8019ce0:	bf00      	nop
 8019ce2:	3708      	adds	r7, #8
 8019ce4:	46bd      	mov	sp, r7
 8019ce6:	bd80      	pop	{r7, pc}

08019ce8 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8019ce8:	b580      	push	{r7, lr}
 8019cea:	b082      	sub	sp, #8
 8019cec:	af00      	add	r7, sp, #0
 8019cee:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8019cf0:	f000 f818 	bl	8019d24 <RadioOnRxTimeoutProcess>
}
 8019cf4:	bf00      	nop
 8019cf6:	3708      	adds	r7, #8
 8019cf8:	46bd      	mov	sp, r7
 8019cfa:	bd80      	pop	{r7, pc}

08019cfc <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8019cfc:	b580      	push	{r7, lr}
 8019cfe:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8019d00:	4b07      	ldr	r3, [pc, #28]	@ (8019d20 <RadioOnTxTimeoutProcess+0x24>)
 8019d02:	681b      	ldr	r3, [r3, #0]
 8019d04:	2b00      	cmp	r3, #0
 8019d06:	d008      	beq.n	8019d1a <RadioOnTxTimeoutProcess+0x1e>
 8019d08:	4b05      	ldr	r3, [pc, #20]	@ (8019d20 <RadioOnTxTimeoutProcess+0x24>)
 8019d0a:	681b      	ldr	r3, [r3, #0]
 8019d0c:	685b      	ldr	r3, [r3, #4]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d003      	beq.n	8019d1a <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8019d12:	4b03      	ldr	r3, [pc, #12]	@ (8019d20 <RadioOnTxTimeoutProcess+0x24>)
 8019d14:	681b      	ldr	r3, [r3, #0]
 8019d16:	685b      	ldr	r3, [r3, #4]
 8019d18:	4798      	blx	r3
    }
}
 8019d1a:	bf00      	nop
 8019d1c:	bd80      	pop	{r7, pc}
 8019d1e:	bf00      	nop
 8019d20:	200020c4 	.word	0x200020c4

08019d24 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8019d24:	b580      	push	{r7, lr}
 8019d26:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8019d28:	4b07      	ldr	r3, [pc, #28]	@ (8019d48 <RadioOnRxTimeoutProcess+0x24>)
 8019d2a:	681b      	ldr	r3, [r3, #0]
 8019d2c:	2b00      	cmp	r3, #0
 8019d2e:	d008      	beq.n	8019d42 <RadioOnRxTimeoutProcess+0x1e>
 8019d30:	4b05      	ldr	r3, [pc, #20]	@ (8019d48 <RadioOnRxTimeoutProcess+0x24>)
 8019d32:	681b      	ldr	r3, [r3, #0]
 8019d34:	68db      	ldr	r3, [r3, #12]
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d003      	beq.n	8019d42 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8019d3a:	4b03      	ldr	r3, [pc, #12]	@ (8019d48 <RadioOnRxTimeoutProcess+0x24>)
 8019d3c:	681b      	ldr	r3, [r3, #0]
 8019d3e:	68db      	ldr	r3, [r3, #12]
 8019d40:	4798      	blx	r3
    }
}
 8019d42:	bf00      	nop
 8019d44:	bd80      	pop	{r7, pc}
 8019d46:	bf00      	nop
 8019d48:	200020c4 	.word	0x200020c4

08019d4c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8019d4c:	b580      	push	{r7, lr}
 8019d4e:	b082      	sub	sp, #8
 8019d50:	af00      	add	r7, sp, #0
 8019d52:	4603      	mov	r3, r0
 8019d54:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8019d56:	4a05      	ldr	r2, [pc, #20]	@ (8019d6c <RadioOnDioIrq+0x20>)
 8019d58:	88fb      	ldrh	r3, [r7, #6]
 8019d5a:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 8019d5e:	f000 f807 	bl	8019d70 <RadioIrqProcess>
}
 8019d62:	bf00      	nop
 8019d64:	3708      	adds	r7, #8
 8019d66:	46bd      	mov	sp, r7
 8019d68:	bd80      	pop	{r7, pc}
 8019d6a:	bf00      	nop
 8019d6c:	200020c8 	.word	0x200020c8

08019d70 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8019d70:	b5b0      	push	{r4, r5, r7, lr}
 8019d72:	b082      	sub	sp, #8
 8019d74:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8019d76:	2300      	movs	r3, #0
 8019d78:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8019d7a:	2300      	movs	r3, #0
 8019d7c:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8019d7e:	4ba8      	ldr	r3, [pc, #672]	@ (801a020 <RadioIrqProcess+0x2b0>)
 8019d80:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8019d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019d88:	f000 810d 	beq.w	8019fa6 <RadioIrqProcess+0x236>
 8019d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019d90:	f300 81e8 	bgt.w	801a164 <RadioIrqProcess+0x3f4>
 8019d94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019d98:	f000 80f1 	beq.w	8019f7e <RadioIrqProcess+0x20e>
 8019d9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019da0:	f300 81e0 	bgt.w	801a164 <RadioIrqProcess+0x3f4>
 8019da4:	2b80      	cmp	r3, #128	@ 0x80
 8019da6:	f000 80d6 	beq.w	8019f56 <RadioIrqProcess+0x1e6>
 8019daa:	2b80      	cmp	r3, #128	@ 0x80
 8019dac:	f300 81da 	bgt.w	801a164 <RadioIrqProcess+0x3f4>
 8019db0:	2b20      	cmp	r3, #32
 8019db2:	dc49      	bgt.n	8019e48 <RadioIrqProcess+0xd8>
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	f340 81d5 	ble.w	801a164 <RadioIrqProcess+0x3f4>
 8019dba:	3b01      	subs	r3, #1
 8019dbc:	2b1f      	cmp	r3, #31
 8019dbe:	f200 81d1 	bhi.w	801a164 <RadioIrqProcess+0x3f4>
 8019dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8019dc8 <RadioIrqProcess+0x58>)
 8019dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019dc8:	08019e51 	.word	0x08019e51
 8019dcc:	08019e8b 	.word	0x08019e8b
 8019dd0:	0801a165 	.word	0x0801a165
 8019dd4:	0801a041 	.word	0x0801a041
 8019dd8:	0801a165 	.word	0x0801a165
 8019ddc:	0801a165 	.word	0x0801a165
 8019de0:	0801a165 	.word	0x0801a165
 8019de4:	0801a0bd 	.word	0x0801a0bd
 8019de8:	0801a165 	.word	0x0801a165
 8019dec:	0801a165 	.word	0x0801a165
 8019df0:	0801a165 	.word	0x0801a165
 8019df4:	0801a165 	.word	0x0801a165
 8019df8:	0801a165 	.word	0x0801a165
 8019dfc:	0801a165 	.word	0x0801a165
 8019e00:	0801a165 	.word	0x0801a165
 8019e04:	0801a0d9 	.word	0x0801a0d9
 8019e08:	0801a165 	.word	0x0801a165
 8019e0c:	0801a165 	.word	0x0801a165
 8019e10:	0801a165 	.word	0x0801a165
 8019e14:	0801a165 	.word	0x0801a165
 8019e18:	0801a165 	.word	0x0801a165
 8019e1c:	0801a165 	.word	0x0801a165
 8019e20:	0801a165 	.word	0x0801a165
 8019e24:	0801a165 	.word	0x0801a165
 8019e28:	0801a165 	.word	0x0801a165
 8019e2c:	0801a165 	.word	0x0801a165
 8019e30:	0801a165 	.word	0x0801a165
 8019e34:	0801a165 	.word	0x0801a165
 8019e38:	0801a165 	.word	0x0801a165
 8019e3c:	0801a165 	.word	0x0801a165
 8019e40:	0801a165 	.word	0x0801a165
 8019e44:	0801a0e7 	.word	0x0801a0e7
 8019e48:	2b40      	cmp	r3, #64	@ 0x40
 8019e4a:	f000 816d 	beq.w	801a128 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 8019e4e:	e189      	b.n	801a164 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8019e50:	4874      	ldr	r0, [pc, #464]	@ (801a024 <RadioIrqProcess+0x2b4>)
 8019e52:	f002 ff79 	bl	801cd48 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8019e56:	2000      	movs	r0, #0
 8019e58:	f001 f824 	bl	801aea4 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8019e5c:	f002 f8b4 	bl	801bfc8 <RFW_Is_LongPacketModeEnabled>
 8019e60:	4603      	mov	r3, r0
 8019e62:	2b01      	cmp	r3, #1
 8019e64:	d101      	bne.n	8019e6a <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8019e66:	f002 f8d8 	bl	801c01a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8019e6a:	4b6f      	ldr	r3, [pc, #444]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019e6c:	681b      	ldr	r3, [r3, #0]
 8019e6e:	2b00      	cmp	r3, #0
 8019e70:	f000 817a 	beq.w	801a168 <RadioIrqProcess+0x3f8>
 8019e74:	4b6c      	ldr	r3, [pc, #432]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019e76:	681b      	ldr	r3, [r3, #0]
 8019e78:	681b      	ldr	r3, [r3, #0]
 8019e7a:	2b00      	cmp	r3, #0
 8019e7c:	f000 8174 	beq.w	801a168 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8019e80:	4b69      	ldr	r3, [pc, #420]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019e82:	681b      	ldr	r3, [r3, #0]
 8019e84:	681b      	ldr	r3, [r3, #0]
 8019e86:	4798      	blx	r3
        break;
 8019e88:	e16e      	b.n	801a168 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 8019e8a:	4868      	ldr	r0, [pc, #416]	@ (801a02c <RadioIrqProcess+0x2bc>)
 8019e8c:	f002 ff5c 	bl	801cd48 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8019e90:	4b63      	ldr	r3, [pc, #396]	@ (801a020 <RadioIrqProcess+0x2b0>)
 8019e92:	785b      	ldrb	r3, [r3, #1]
 8019e94:	f083 0301 	eor.w	r3, r3, #1
 8019e98:	b2db      	uxtb	r3, r3
 8019e9a:	2b00      	cmp	r3, #0
 8019e9c:	d014      	beq.n	8019ec8 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8019e9e:	2000      	movs	r0, #0
 8019ea0:	f001 f800 	bl	801aea4 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8019ea4:	2100      	movs	r1, #0
 8019ea6:	f640 1002 	movw	r0, #2306	@ 0x902
 8019eaa:	f001 fd7f 	bl	801b9ac <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8019eae:	f640 1044 	movw	r0, #2372	@ 0x944
 8019eb2:	f001 fd9d 	bl	801b9f0 <SUBGRF_ReadRegister>
 8019eb6:	4603      	mov	r3, r0
 8019eb8:	f043 0302 	orr.w	r3, r3, #2
 8019ebc:	b2db      	uxtb	r3, r3
 8019ebe:	4619      	mov	r1, r3
 8019ec0:	f640 1044 	movw	r0, #2372	@ 0x944
 8019ec4:	f001 fd72 	bl	801b9ac <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8019ec8:	1dfb      	adds	r3, r7, #7
 8019eca:	22ff      	movs	r2, #255	@ 0xff
 8019ecc:	4619      	mov	r1, r3
 8019ece:	4858      	ldr	r0, [pc, #352]	@ (801a030 <RadioIrqProcess+0x2c0>)
 8019ed0:	f000 feb6 	bl	801ac40 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8019ed4:	4857      	ldr	r0, [pc, #348]	@ (801a034 <RadioIrqProcess+0x2c4>)
 8019ed6:	f001 fd17 	bl	801b908 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8019eda:	4b53      	ldr	r3, [pc, #332]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019edc:	681b      	ldr	r3, [r3, #0]
 8019ede:	2b00      	cmp	r3, #0
 8019ee0:	f000 8144 	beq.w	801a16c <RadioIrqProcess+0x3fc>
 8019ee4:	4b50      	ldr	r3, [pc, #320]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019ee6:	681b      	ldr	r3, [r3, #0]
 8019ee8:	689b      	ldr	r3, [r3, #8]
 8019eea:	2b00      	cmp	r3, #0
 8019eec:	f000 813e 	beq.w	801a16c <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 8019ef0:	4b4b      	ldr	r3, [pc, #300]	@ (801a020 <RadioIrqProcess+0x2b0>)
 8019ef2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8019ef6:	2b01      	cmp	r3, #1
 8019ef8:	d10e      	bne.n	8019f18 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8019efa:	4b4b      	ldr	r3, [pc, #300]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019efc:	681b      	ldr	r3, [r3, #0]
 8019efe:	689c      	ldr	r4, [r3, #8]
 8019f00:	79fb      	ldrb	r3, [r7, #7]
 8019f02:	4619      	mov	r1, r3
 8019f04:	4b46      	ldr	r3, [pc, #280]	@ (801a020 <RadioIrqProcess+0x2b0>)
 8019f06:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8019f0a:	461a      	mov	r2, r3
 8019f0c:	4b44      	ldr	r3, [pc, #272]	@ (801a020 <RadioIrqProcess+0x2b0>)
 8019f0e:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 8019f12:	4847      	ldr	r0, [pc, #284]	@ (801a030 <RadioIrqProcess+0x2c0>)
 8019f14:	47a0      	blx	r4
                break;
 8019f16:	e01d      	b.n	8019f54 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8019f18:	4b41      	ldr	r3, [pc, #260]	@ (801a020 <RadioIrqProcess+0x2b0>)
 8019f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019f1c:	463a      	mov	r2, r7
 8019f1e:	4611      	mov	r1, r2
 8019f20:	4618      	mov	r0, r3
 8019f22:	f001 ff9f 	bl	801be64 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8019f26:	4b40      	ldr	r3, [pc, #256]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019f28:	681b      	ldr	r3, [r3, #0]
 8019f2a:	689c      	ldr	r4, [r3, #8]
 8019f2c:	79fb      	ldrb	r3, [r7, #7]
 8019f2e:	4619      	mov	r1, r3
 8019f30:	4b3b      	ldr	r3, [pc, #236]	@ (801a020 <RadioIrqProcess+0x2b0>)
 8019f32:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 8019f36:	4618      	mov	r0, r3
 8019f38:	683b      	ldr	r3, [r7, #0]
 8019f3a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8019f3e:	4a3e      	ldr	r2, [pc, #248]	@ (801a038 <RadioIrqProcess+0x2c8>)
 8019f40:	fb82 5203 	smull	r5, r2, r2, r3
 8019f44:	1192      	asrs	r2, r2, #6
 8019f46:	17db      	asrs	r3, r3, #31
 8019f48:	1ad3      	subs	r3, r2, r3
 8019f4a:	b25b      	sxtb	r3, r3
 8019f4c:	4602      	mov	r2, r0
 8019f4e:	4838      	ldr	r0, [pc, #224]	@ (801a030 <RadioIrqProcess+0x2c0>)
 8019f50:	47a0      	blx	r4
                break;
 8019f52:	bf00      	nop
        break;
 8019f54:	e10a      	b.n	801a16c <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 8019f56:	2000      	movs	r0, #0
 8019f58:	f000 ffa4 	bl	801aea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8019f5c:	4b32      	ldr	r3, [pc, #200]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019f5e:	681b      	ldr	r3, [r3, #0]
 8019f60:	2b00      	cmp	r3, #0
 8019f62:	f000 8105 	beq.w	801a170 <RadioIrqProcess+0x400>
 8019f66:	4b30      	ldr	r3, [pc, #192]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019f68:	681b      	ldr	r3, [r3, #0]
 8019f6a:	699b      	ldr	r3, [r3, #24]
 8019f6c:	2b00      	cmp	r3, #0
 8019f6e:	f000 80ff 	beq.w	801a170 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 8019f72:	4b2d      	ldr	r3, [pc, #180]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019f74:	681b      	ldr	r3, [r3, #0]
 8019f76:	699b      	ldr	r3, [r3, #24]
 8019f78:	2000      	movs	r0, #0
 8019f7a:	4798      	blx	r3
        break;
 8019f7c:	e0f8      	b.n	801a170 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 8019f7e:	2000      	movs	r0, #0
 8019f80:	f000 ff90 	bl	801aea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8019f84:	4b28      	ldr	r3, [pc, #160]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019f86:	681b      	ldr	r3, [r3, #0]
 8019f88:	2b00      	cmp	r3, #0
 8019f8a:	f000 80f3 	beq.w	801a174 <RadioIrqProcess+0x404>
 8019f8e:	4b26      	ldr	r3, [pc, #152]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019f90:	681b      	ldr	r3, [r3, #0]
 8019f92:	699b      	ldr	r3, [r3, #24]
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	f000 80ed 	beq.w	801a174 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 8019f9a:	4b23      	ldr	r3, [pc, #140]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019f9c:	681b      	ldr	r3, [r3, #0]
 8019f9e:	699b      	ldr	r3, [r3, #24]
 8019fa0:	2001      	movs	r0, #1
 8019fa2:	4798      	blx	r3
        break;
 8019fa4:	e0e6      	b.n	801a174 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8019fa6:	4b25      	ldr	r3, [pc, #148]	@ (801a03c <RadioIrqProcess+0x2cc>)
 8019fa8:	2201      	movs	r2, #1
 8019faa:	2100      	movs	r1, #0
 8019fac:	2002      	movs	r0, #2
 8019fae:	f003 f8d5 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8019fb2:	f000 fe2b 	bl	801ac0c <SUBGRF_GetOperatingMode>
 8019fb6:	4603      	mov	r3, r0
 8019fb8:	2b04      	cmp	r3, #4
 8019fba:	d115      	bne.n	8019fe8 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 8019fbc:	4819      	ldr	r0, [pc, #100]	@ (801a024 <RadioIrqProcess+0x2b4>)
 8019fbe:	f002 fec3 	bl	801cd48 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8019fc2:	2000      	movs	r0, #0
 8019fc4:	f000 ff6e 	bl	801aea4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8019fc8:	4b17      	ldr	r3, [pc, #92]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019fca:	681b      	ldr	r3, [r3, #0]
 8019fcc:	2b00      	cmp	r3, #0
 8019fce:	f000 80d3 	beq.w	801a178 <RadioIrqProcess+0x408>
 8019fd2:	4b15      	ldr	r3, [pc, #84]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019fd4:	681b      	ldr	r3, [r3, #0]
 8019fd6:	685b      	ldr	r3, [r3, #4]
 8019fd8:	2b00      	cmp	r3, #0
 8019fda:	f000 80cd 	beq.w	801a178 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 8019fde:	4b12      	ldr	r3, [pc, #72]	@ (801a028 <RadioIrqProcess+0x2b8>)
 8019fe0:	681b      	ldr	r3, [r3, #0]
 8019fe2:	685b      	ldr	r3, [r3, #4]
 8019fe4:	4798      	blx	r3
        break;
 8019fe6:	e0c7      	b.n	801a178 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8019fe8:	f000 fe10 	bl	801ac0c <SUBGRF_GetOperatingMode>
 8019fec:	4603      	mov	r3, r0
 8019fee:	2b05      	cmp	r3, #5
 8019ff0:	f040 80c2 	bne.w	801a178 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 8019ff4:	480d      	ldr	r0, [pc, #52]	@ (801a02c <RadioIrqProcess+0x2bc>)
 8019ff6:	f002 fea7 	bl	801cd48 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8019ffa:	2000      	movs	r0, #0
 8019ffc:	f000 ff52 	bl	801aea4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a000:	4b09      	ldr	r3, [pc, #36]	@ (801a028 <RadioIrqProcess+0x2b8>)
 801a002:	681b      	ldr	r3, [r3, #0]
 801a004:	2b00      	cmp	r3, #0
 801a006:	f000 80b7 	beq.w	801a178 <RadioIrqProcess+0x408>
 801a00a:	4b07      	ldr	r3, [pc, #28]	@ (801a028 <RadioIrqProcess+0x2b8>)
 801a00c:	681b      	ldr	r3, [r3, #0]
 801a00e:	68db      	ldr	r3, [r3, #12]
 801a010:	2b00      	cmp	r3, #0
 801a012:	f000 80b1 	beq.w	801a178 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801a016:	4b04      	ldr	r3, [pc, #16]	@ (801a028 <RadioIrqProcess+0x2b8>)
 801a018:	681b      	ldr	r3, [r3, #0]
 801a01a:	68db      	ldr	r3, [r3, #12]
 801a01c:	4798      	blx	r3
        break;
 801a01e:	e0ab      	b.n	801a178 <RadioIrqProcess+0x408>
 801a020:	200020c8 	.word	0x200020c8
 801a024:	20002124 	.word	0x20002124
 801a028:	200020c4 	.word	0x200020c4
 801a02c:	2000213c 	.word	0x2000213c
 801a030:	20001fc4 	.word	0x20001fc4
 801a034:	200020ec 	.word	0x200020ec
 801a038:	10624dd3 	.word	0x10624dd3
 801a03c:	0802148c 	.word	0x0802148c
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801a040:	4b54      	ldr	r3, [pc, #336]	@ (801a194 <RadioIrqProcess+0x424>)
 801a042:	2201      	movs	r2, #1
 801a044:	2100      	movs	r1, #0
 801a046:	2002      	movs	r0, #2
 801a048:	f003 f888 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801a04c:	4b52      	ldr	r3, [pc, #328]	@ (801a198 <RadioIrqProcess+0x428>)
 801a04e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a050:	2b00      	cmp	r3, #0
 801a052:	f000 8093 	beq.w	801a17c <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801a056:	4a51      	ldr	r2, [pc, #324]	@ (801a19c <RadioIrqProcess+0x42c>)
 801a058:	4b4f      	ldr	r3, [pc, #316]	@ (801a198 <RadioIrqProcess+0x428>)
 801a05a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a05c:	0c1b      	lsrs	r3, r3, #16
 801a05e:	b2db      	uxtb	r3, r3
 801a060:	4619      	mov	r1, r3
 801a062:	f640 1003 	movw	r0, #2307	@ 0x903
 801a066:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801a068:	4a4c      	ldr	r2, [pc, #304]	@ (801a19c <RadioIrqProcess+0x42c>)
 801a06a:	4b4b      	ldr	r3, [pc, #300]	@ (801a198 <RadioIrqProcess+0x428>)
 801a06c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a06e:	0a1b      	lsrs	r3, r3, #8
 801a070:	b2db      	uxtb	r3, r3
 801a072:	4619      	mov	r1, r3
 801a074:	f640 1004 	movw	r0, #2308	@ 0x904
 801a078:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801a07a:	4a48      	ldr	r2, [pc, #288]	@ (801a19c <RadioIrqProcess+0x42c>)
 801a07c:	4b46      	ldr	r3, [pc, #280]	@ (801a198 <RadioIrqProcess+0x428>)
 801a07e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a080:	b2db      	uxtb	r3, r3
 801a082:	4619      	mov	r1, r3
 801a084:	f640 1005 	movw	r0, #2309	@ 0x905
 801a088:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801a08a:	4c44      	ldr	r4, [pc, #272]	@ (801a19c <RadioIrqProcess+0x42c>)
 801a08c:	4b44      	ldr	r3, [pc, #272]	@ (801a1a0 <RadioIrqProcess+0x430>)
 801a08e:	f640 1002 	movw	r0, #2306	@ 0x902
 801a092:	4798      	blx	r3
 801a094:	4603      	mov	r3, r0
 801a096:	f043 0301 	orr.w	r3, r3, #1
 801a09a:	b2db      	uxtb	r3, r3
 801a09c:	4619      	mov	r1, r3
 801a09e:	f640 1002 	movw	r0, #2306	@ 0x902
 801a0a2:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801a0a4:	4b3c      	ldr	r3, [pc, #240]	@ (801a198 <RadioIrqProcess+0x428>)
 801a0a6:	2200      	movs	r2, #0
 801a0a8:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801a0aa:	2300      	movs	r3, #0
 801a0ac:	2200      	movs	r2, #0
 801a0ae:	f240 2162 	movw	r1, #610	@ 0x262
 801a0b2:	f240 2062 	movw	r0, #610	@ 0x262
 801a0b6:	f001 f8cf 	bl	801b258 <SUBGRF_SetDioIrqParams>
        break;
 801a0ba:	e05f      	b.n	801a17c <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801a0bc:	4b39      	ldr	r3, [pc, #228]	@ (801a1a4 <RadioIrqProcess+0x434>)
 801a0be:	2201      	movs	r2, #1
 801a0c0:	2100      	movs	r1, #0
 801a0c2:	2002      	movs	r0, #2
 801a0c4:	f003 f84a 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801a0c8:	f001 ff77 	bl	801bfba <RFW_Is_Init>
 801a0cc:	4603      	mov	r3, r0
 801a0ce:	2b01      	cmp	r3, #1
 801a0d0:	d156      	bne.n	801a180 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801a0d2:	f001 ffa8 	bl	801c026 <RFW_ReceivePayload>
        break;
 801a0d6:	e053      	b.n	801a180 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801a0d8:	4b33      	ldr	r3, [pc, #204]	@ (801a1a8 <RadioIrqProcess+0x438>)
 801a0da:	2201      	movs	r2, #1
 801a0dc:	2100      	movs	r1, #0
 801a0de:	2002      	movs	r0, #2
 801a0e0:	f003 f83c 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a0e4:	e051      	b.n	801a18a <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801a0e6:	4831      	ldr	r0, [pc, #196]	@ (801a1ac <RadioIrqProcess+0x43c>)
 801a0e8:	f002 fe2e 	bl	801cd48 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a0ec:	4b2a      	ldr	r3, [pc, #168]	@ (801a198 <RadioIrqProcess+0x428>)
 801a0ee:	785b      	ldrb	r3, [r3, #1]
 801a0f0:	f083 0301 	eor.w	r3, r3, #1
 801a0f4:	b2db      	uxtb	r3, r3
 801a0f6:	2b00      	cmp	r3, #0
 801a0f8:	d002      	beq.n	801a100 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801a0fa:	2000      	movs	r0, #0
 801a0fc:	f000 fed2 	bl	801aea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a100:	4b2b      	ldr	r3, [pc, #172]	@ (801a1b0 <RadioIrqProcess+0x440>)
 801a102:	681b      	ldr	r3, [r3, #0]
 801a104:	2b00      	cmp	r3, #0
 801a106:	d03d      	beq.n	801a184 <RadioIrqProcess+0x414>
 801a108:	4b29      	ldr	r3, [pc, #164]	@ (801a1b0 <RadioIrqProcess+0x440>)
 801a10a:	681b      	ldr	r3, [r3, #0]
 801a10c:	68db      	ldr	r3, [r3, #12]
 801a10e:	2b00      	cmp	r3, #0
 801a110:	d038      	beq.n	801a184 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801a112:	4b27      	ldr	r3, [pc, #156]	@ (801a1b0 <RadioIrqProcess+0x440>)
 801a114:	681b      	ldr	r3, [r3, #0]
 801a116:	68db      	ldr	r3, [r3, #12]
 801a118:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801a11a:	4b26      	ldr	r3, [pc, #152]	@ (801a1b4 <RadioIrqProcess+0x444>)
 801a11c:	2201      	movs	r2, #1
 801a11e:	2100      	movs	r1, #0
 801a120:	2002      	movs	r0, #2
 801a122:	f003 f81b 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a126:	e02d      	b.n	801a184 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801a128:	4b23      	ldr	r3, [pc, #140]	@ (801a1b8 <RadioIrqProcess+0x448>)
 801a12a:	2201      	movs	r2, #1
 801a12c:	2100      	movs	r1, #0
 801a12e:	2002      	movs	r0, #2
 801a130:	f003 f814 	bl	801d15c <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801a134:	4b18      	ldr	r3, [pc, #96]	@ (801a198 <RadioIrqProcess+0x428>)
 801a136:	785b      	ldrb	r3, [r3, #1]
 801a138:	f083 0301 	eor.w	r3, r3, #1
 801a13c:	b2db      	uxtb	r3, r3
 801a13e:	2b00      	cmp	r3, #0
 801a140:	d002      	beq.n	801a148 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801a142:	2000      	movs	r0, #0
 801a144:	f000 feae 	bl	801aea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801a148:	4b19      	ldr	r3, [pc, #100]	@ (801a1b0 <RadioIrqProcess+0x440>)
 801a14a:	681b      	ldr	r3, [r3, #0]
 801a14c:	2b00      	cmp	r3, #0
 801a14e:	d01b      	beq.n	801a188 <RadioIrqProcess+0x418>
 801a150:	4b17      	ldr	r3, [pc, #92]	@ (801a1b0 <RadioIrqProcess+0x440>)
 801a152:	681b      	ldr	r3, [r3, #0]
 801a154:	691b      	ldr	r3, [r3, #16]
 801a156:	2b00      	cmp	r3, #0
 801a158:	d016      	beq.n	801a188 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801a15a:	4b15      	ldr	r3, [pc, #84]	@ (801a1b0 <RadioIrqProcess+0x440>)
 801a15c:	681b      	ldr	r3, [r3, #0]
 801a15e:	691b      	ldr	r3, [r3, #16]
 801a160:	4798      	blx	r3
        break;
 801a162:	e011      	b.n	801a188 <RadioIrqProcess+0x418>
        break;
 801a164:	bf00      	nop
 801a166:	e010      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a168:	bf00      	nop
 801a16a:	e00e      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a16c:	bf00      	nop
 801a16e:	e00c      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a170:	bf00      	nop
 801a172:	e00a      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a174:	bf00      	nop
 801a176:	e008      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a178:	bf00      	nop
 801a17a:	e006      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a17c:	bf00      	nop
 801a17e:	e004      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a180:	bf00      	nop
 801a182:	e002      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a184:	bf00      	nop
 801a186:	e000      	b.n	801a18a <RadioIrqProcess+0x41a>
        break;
 801a188:	bf00      	nop
    }
}
 801a18a:	bf00      	nop
 801a18c:	3708      	adds	r7, #8
 801a18e:	46bd      	mov	sp, r7
 801a190:	bdb0      	pop	{r4, r5, r7, pc}
 801a192:	bf00      	nop
 801a194:	080214a0 	.word	0x080214a0
 801a198:	200020c8 	.word	0x200020c8
 801a19c:	08019b81 	.word	0x08019b81
 801a1a0:	08019ba5 	.word	0x08019ba5
 801a1a4:	080214ac 	.word	0x080214ac
 801a1a8:	080214b8 	.word	0x080214b8
 801a1ac:	2000213c 	.word	0x2000213c
 801a1b0:	200020c4 	.word	0x200020c4
 801a1b4:	080214c4 	.word	0x080214c4
 801a1b8:	080214d0 	.word	0x080214d0

0801a1bc <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801a1bc:	b580      	push	{r7, lr}
 801a1be:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801a1c0:	4b09      	ldr	r3, [pc, #36]	@ (801a1e8 <RadioTxPrbs+0x2c>)
 801a1c2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801a1c6:	2101      	movs	r1, #1
 801a1c8:	4618      	mov	r0, r3
 801a1ca:	f001 fcfd 	bl	801bbc8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801a1ce:	4b07      	ldr	r3, [pc, #28]	@ (801a1ec <RadioTxPrbs+0x30>)
 801a1d0:	212d      	movs	r1, #45	@ 0x2d
 801a1d2:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801a1d6:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801a1d8:	f000 ff27 	bl	801b02a <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801a1dc:	4804      	ldr	r0, [pc, #16]	@ (801a1f0 <RadioTxPrbs+0x34>)
 801a1de:	f000 fe7d 	bl	801aedc <SUBGRF_SetTx>
}
 801a1e2:	bf00      	nop
 801a1e4:	bd80      	pop	{r7, pc}
 801a1e6:	bf00      	nop
 801a1e8:	200020c8 	.word	0x200020c8
 801a1ec:	08019b81 	.word	0x08019b81
 801a1f0:	000fffff 	.word	0x000fffff

0801a1f4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801a1f4:	b580      	push	{r7, lr}
 801a1f6:	b084      	sub	sp, #16
 801a1f8:	af00      	add	r7, sp, #0
 801a1fa:	4603      	mov	r3, r0
 801a1fc:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801a1fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a202:	4618      	mov	r0, r3
 801a204:	f001 fd08 	bl	801bc18 <SUBGRF_SetRfTxPower>
 801a208:	4603      	mov	r3, r0
 801a20a:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801a20c:	210e      	movs	r1, #14
 801a20e:	f640 101f 	movw	r0, #2335	@ 0x91f
 801a212:	f001 fbcb 	bl	801b9ac <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801a216:	7bfb      	ldrb	r3, [r7, #15]
 801a218:	2101      	movs	r1, #1
 801a21a:	4618      	mov	r0, r3
 801a21c:	f001 fcd4 	bl	801bbc8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801a220:	f000 fefa 	bl	801b018 <SUBGRF_SetTxContinuousWave>
}
 801a224:	bf00      	nop
 801a226:	3710      	adds	r7, #16
 801a228:	46bd      	mov	sp, r7
 801a22a:	bd80      	pop	{r7, pc}

0801a22c <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801a22c:	b480      	push	{r7}
 801a22e:	b089      	sub	sp, #36	@ 0x24
 801a230:	af00      	add	r7, sp, #0
 801a232:	60f8      	str	r0, [r7, #12]
 801a234:	60b9      	str	r1, [r7, #8]
 801a236:	4613      	mov	r3, r2
 801a238:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801a23a:	2300      	movs	r3, #0
 801a23c:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801a23e:	2300      	movs	r3, #0
 801a240:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801a242:	2300      	movs	r3, #0
 801a244:	61bb      	str	r3, [r7, #24]
 801a246:	e011      	b.n	801a26c <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801a248:	69bb      	ldr	r3, [r7, #24]
 801a24a:	68ba      	ldr	r2, [r7, #8]
 801a24c:	4413      	add	r3, r2
 801a24e:	781a      	ldrb	r2, [r3, #0]
 801a250:	69bb      	ldr	r3, [r7, #24]
 801a252:	68b9      	ldr	r1, [r7, #8]
 801a254:	440b      	add	r3, r1
 801a256:	43d2      	mvns	r2, r2
 801a258:	b2d2      	uxtb	r2, r2
 801a25a:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801a25c:	69bb      	ldr	r3, [r7, #24]
 801a25e:	68fa      	ldr	r2, [r7, #12]
 801a260:	4413      	add	r3, r2
 801a262:	2200      	movs	r2, #0
 801a264:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801a266:	69bb      	ldr	r3, [r7, #24]
 801a268:	3301      	adds	r3, #1
 801a26a:	61bb      	str	r3, [r7, #24]
 801a26c:	79fb      	ldrb	r3, [r7, #7]
 801a26e:	69ba      	ldr	r2, [r7, #24]
 801a270:	429a      	cmp	r2, r3
 801a272:	dbe9      	blt.n	801a248 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801a274:	2300      	movs	r3, #0
 801a276:	61bb      	str	r3, [r7, #24]
 801a278:	e049      	b.n	801a30e <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801a27a:	69bb      	ldr	r3, [r7, #24]
 801a27c:	425a      	negs	r2, r3
 801a27e:	f003 0307 	and.w	r3, r3, #7
 801a282:	f002 0207 	and.w	r2, r2, #7
 801a286:	bf58      	it	pl
 801a288:	4253      	negpl	r3, r2
 801a28a:	b2db      	uxtb	r3, r3
 801a28c:	f1c3 0307 	rsb	r3, r3, #7
 801a290:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801a292:	69bb      	ldr	r3, [r7, #24]
 801a294:	2b00      	cmp	r3, #0
 801a296:	da00      	bge.n	801a29a <payload_integration+0x6e>
 801a298:	3307      	adds	r3, #7
 801a29a:	10db      	asrs	r3, r3, #3
 801a29c:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801a29e:	69bb      	ldr	r3, [r7, #24]
 801a2a0:	3301      	adds	r3, #1
 801a2a2:	425a      	negs	r2, r3
 801a2a4:	f003 0307 	and.w	r3, r3, #7
 801a2a8:	f002 0207 	and.w	r2, r2, #7
 801a2ac:	bf58      	it	pl
 801a2ae:	4253      	negpl	r3, r2
 801a2b0:	b2db      	uxtb	r3, r3
 801a2b2:	f1c3 0307 	rsb	r3, r3, #7
 801a2b6:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801a2b8:	69bb      	ldr	r3, [r7, #24]
 801a2ba:	3301      	adds	r3, #1
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	da00      	bge.n	801a2c2 <payload_integration+0x96>
 801a2c0:	3307      	adds	r3, #7
 801a2c2:	10db      	asrs	r3, r3, #3
 801a2c4:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801a2c6:	7dbb      	ldrb	r3, [r7, #22]
 801a2c8:	68ba      	ldr	r2, [r7, #8]
 801a2ca:	4413      	add	r3, r2
 801a2cc:	781b      	ldrb	r3, [r3, #0]
 801a2ce:	461a      	mov	r2, r3
 801a2d0:	7dfb      	ldrb	r3, [r7, #23]
 801a2d2:	fa42 f303 	asr.w	r3, r2, r3
 801a2d6:	b2db      	uxtb	r3, r3
 801a2d8:	f003 0301 	and.w	r3, r3, #1
 801a2dc:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801a2de:	7ffa      	ldrb	r2, [r7, #31]
 801a2e0:	7cfb      	ldrb	r3, [r7, #19]
 801a2e2:	4053      	eors	r3, r2
 801a2e4:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801a2e6:	7d3b      	ldrb	r3, [r7, #20]
 801a2e8:	68fa      	ldr	r2, [r7, #12]
 801a2ea:	4413      	add	r3, r2
 801a2ec:	781b      	ldrb	r3, [r3, #0]
 801a2ee:	b25a      	sxtb	r2, r3
 801a2f0:	7ff9      	ldrb	r1, [r7, #31]
 801a2f2:	7d7b      	ldrb	r3, [r7, #21]
 801a2f4:	fa01 f303 	lsl.w	r3, r1, r3
 801a2f8:	b25b      	sxtb	r3, r3
 801a2fa:	4313      	orrs	r3, r2
 801a2fc:	b259      	sxtb	r1, r3
 801a2fe:	7d3b      	ldrb	r3, [r7, #20]
 801a300:	68fa      	ldr	r2, [r7, #12]
 801a302:	4413      	add	r3, r2
 801a304:	b2ca      	uxtb	r2, r1
 801a306:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801a308:	69bb      	ldr	r3, [r7, #24]
 801a30a:	3301      	adds	r3, #1
 801a30c:	61bb      	str	r3, [r7, #24]
 801a30e:	79fb      	ldrb	r3, [r7, #7]
 801a310:	00db      	lsls	r3, r3, #3
 801a312:	69ba      	ldr	r2, [r7, #24]
 801a314:	429a      	cmp	r2, r3
 801a316:	dbb0      	blt.n	801a27a <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801a318:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a31c:	01db      	lsls	r3, r3, #7
 801a31e:	b25a      	sxtb	r2, r3
 801a320:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a324:	019b      	lsls	r3, r3, #6
 801a326:	b25b      	sxtb	r3, r3
 801a328:	4313      	orrs	r3, r2
 801a32a:	b25b      	sxtb	r3, r3
 801a32c:	7ffa      	ldrb	r2, [r7, #31]
 801a32e:	2a00      	cmp	r2, #0
 801a330:	d101      	bne.n	801a336 <payload_integration+0x10a>
 801a332:	2220      	movs	r2, #32
 801a334:	e000      	b.n	801a338 <payload_integration+0x10c>
 801a336:	2200      	movs	r2, #0
 801a338:	4313      	orrs	r3, r2
 801a33a:	b259      	sxtb	r1, r3
 801a33c:	79fb      	ldrb	r3, [r7, #7]
 801a33e:	68fa      	ldr	r2, [r7, #12]
 801a340:	4413      	add	r3, r2
 801a342:	b2ca      	uxtb	r2, r1
 801a344:	701a      	strb	r2, [r3, #0]
}
 801a346:	bf00      	nop
 801a348:	3724      	adds	r7, #36	@ 0x24
 801a34a:	46bd      	mov	sp, r7
 801a34c:	bc80      	pop	{r7}
 801a34e:	4770      	bx	lr

0801a350 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801a350:	b580      	push	{r7, lr}
 801a352:	b08c      	sub	sp, #48	@ 0x30
 801a354:	af00      	add	r7, sp, #0
 801a356:	60b9      	str	r1, [r7, #8]
 801a358:	607a      	str	r2, [r7, #4]
 801a35a:	603b      	str	r3, [r7, #0]
 801a35c:	4603      	mov	r3, r0
 801a35e:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801a360:	2300      	movs	r3, #0
 801a362:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801a364:	f107 0320 	add.w	r3, r7, #32
 801a368:	2200      	movs	r2, #0
 801a36a:	601a      	str	r2, [r3, #0]
 801a36c:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a36e:	f001 fe1e 	bl	801bfae <RFW_DeInit>

    if( rxContinuous != 0 )
 801a372:	687b      	ldr	r3, [r7, #4]
 801a374:	2b00      	cmp	r3, #0
 801a376:	d001      	beq.n	801a37c <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 801a378:	2300      	movs	r3, #0
 801a37a:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801a37c:	687b      	ldr	r3, [r7, #4]
 801a37e:	2b00      	cmp	r3, #0
 801a380:	bf14      	ite	ne
 801a382:	2301      	movne	r3, #1
 801a384:	2300      	moveq	r3, #0
 801a386:	b2da      	uxtb	r2, r3
 801a388:	4ba3      	ldr	r3, [pc, #652]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a38a:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801a38c:	7bfb      	ldrb	r3, [r7, #15]
 801a38e:	2b00      	cmp	r3, #0
 801a390:	d003      	beq.n	801a39a <RadioSetRxGenericConfig+0x4a>
 801a392:	2b01      	cmp	r3, #1
 801a394:	f000 80dc 	beq.w	801a550 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801a398:	e195      	b.n	801a6c6 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801a39a:	68bb      	ldr	r3, [r7, #8]
 801a39c:	689b      	ldr	r3, [r3, #8]
 801a39e:	2b00      	cmp	r3, #0
 801a3a0:	d003      	beq.n	801a3aa <RadioSetRxGenericConfig+0x5a>
 801a3a2:	68bb      	ldr	r3, [r7, #8]
 801a3a4:	68db      	ldr	r3, [r3, #12]
 801a3a6:	2b00      	cmp	r3, #0
 801a3a8:	d102      	bne.n	801a3b0 <RadioSetRxGenericConfig+0x60>
            return -1;
 801a3aa:	f04f 33ff 	mov.w	r3, #4294967295
 801a3ae:	e18b      	b.n	801a6c8 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801a3b0:	68bb      	ldr	r3, [r7, #8]
 801a3b2:	7f9b      	ldrb	r3, [r3, #30]
 801a3b4:	2b08      	cmp	r3, #8
 801a3b6:	d902      	bls.n	801a3be <RadioSetRxGenericConfig+0x6e>
            return -1;
 801a3b8:	f04f 33ff 	mov.w	r3, #4294967295
 801a3bc:	e184      	b.n	801a6c8 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801a3be:	68bb      	ldr	r3, [r7, #8]
 801a3c0:	6919      	ldr	r1, [r3, #16]
 801a3c2:	68bb      	ldr	r3, [r7, #8]
 801a3c4:	7f9b      	ldrb	r3, [r3, #30]
 801a3c6:	461a      	mov	r2, r3
 801a3c8:	f107 0320 	add.w	r3, r7, #32
 801a3cc:	4618      	mov	r0, r3
 801a3ce:	f001 fee1 	bl	801c194 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a3d2:	68bb      	ldr	r3, [r7, #8]
 801a3d4:	681b      	ldr	r3, [r3, #0]
 801a3d6:	2b00      	cmp	r3, #0
 801a3d8:	bf14      	ite	ne
 801a3da:	2301      	movne	r3, #1
 801a3dc:	2300      	moveq	r3, #0
 801a3de:	b2db      	uxtb	r3, r3
 801a3e0:	4618      	mov	r0, r3
 801a3e2:	f000 fe2b 	bl	801b03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a3e6:	4b8c      	ldr	r3, [pc, #560]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a3e8:	2200      	movs	r2, #0
 801a3ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a3ee:	68bb      	ldr	r3, [r7, #8]
 801a3f0:	689b      	ldr	r3, [r3, #8]
 801a3f2:	4a89      	ldr	r2, [pc, #548]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a3f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801a3f6:	68bb      	ldr	r3, [r7, #8]
 801a3f8:	f893 2020 	ldrb.w	r2, [r3, #32]
 801a3fc:	4b86      	ldr	r3, [pc, #536]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a3fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801a402:	68bb      	ldr	r3, [r7, #8]
 801a404:	685b      	ldr	r3, [r3, #4]
 801a406:	4618      	mov	r0, r3
 801a408:	f001 fd04 	bl	801be14 <SUBGRF_GetFskBandwidthRegValue>
 801a40c:	4603      	mov	r3, r0
 801a40e:	461a      	mov	r2, r3
 801a410:	4b81      	ldr	r3, [pc, #516]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a412:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a416:	4b80      	ldr	r3, [pc, #512]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a418:	2200      	movs	r2, #0
 801a41a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801a41c:	68bb      	ldr	r3, [r7, #8]
 801a41e:	68db      	ldr	r3, [r3, #12]
 801a420:	b29b      	uxth	r3, r3
 801a422:	00db      	lsls	r3, r3, #3
 801a424:	b29a      	uxth	r2, r3
 801a426:	4b7c      	ldr	r3, [pc, #496]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a428:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801a42a:	68bb      	ldr	r3, [r7, #8]
 801a42c:	7fda      	ldrb	r2, [r3, #31]
 801a42e:	4b7a      	ldr	r3, [pc, #488]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a430:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a432:	68bb      	ldr	r3, [r7, #8]
 801a434:	7f9b      	ldrb	r3, [r3, #30]
 801a436:	00db      	lsls	r3, r3, #3
 801a438:	b2da      	uxtb	r2, r3
 801a43a:	4b77      	ldr	r3, [pc, #476]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a43c:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801a43e:	68bb      	ldr	r3, [r7, #8]
 801a440:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801a444:	4b74      	ldr	r3, [pc, #464]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a446:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801a448:	68bb      	ldr	r3, [r7, #8]
 801a44a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a44e:	2b00      	cmp	r3, #0
 801a450:	d105      	bne.n	801a45e <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801a452:	68bb      	ldr	r3, [r7, #8]
 801a454:	695b      	ldr	r3, [r3, #20]
 801a456:	b2da      	uxtb	r2, r3
 801a458:	4b6f      	ldr	r3, [pc, #444]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a45a:	759a      	strb	r2, [r3, #22]
 801a45c:	e00b      	b.n	801a476 <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801a45e:	68bb      	ldr	r3, [r7, #8]
 801a460:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a464:	2b02      	cmp	r3, #2
 801a466:	d103      	bne.n	801a470 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a468:	4b6b      	ldr	r3, [pc, #428]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a46a:	22ff      	movs	r2, #255	@ 0xff
 801a46c:	759a      	strb	r2, [r3, #22]
 801a46e:	e002      	b.n	801a476 <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a470:	4b69      	ldr	r3, [pc, #420]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a472:	22ff      	movs	r2, #255	@ 0xff
 801a474:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801a476:	68bb      	ldr	r3, [r7, #8]
 801a478:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801a47c:	2b02      	cmp	r3, #2
 801a47e:	d004      	beq.n	801a48a <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a480:	68bb      	ldr	r3, [r7, #8]
 801a482:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a486:	2b02      	cmp	r3, #2
 801a488:	d12d      	bne.n	801a4e6 <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801a48a:	68bb      	ldr	r3, [r7, #8]
 801a48c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a490:	2bf1      	cmp	r3, #241	@ 0xf1
 801a492:	d00c      	beq.n	801a4ae <RadioSetRxGenericConfig+0x15e>
 801a494:	68bb      	ldr	r3, [r7, #8]
 801a496:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a49a:	2bf2      	cmp	r3, #242	@ 0xf2
 801a49c:	d007      	beq.n	801a4ae <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a49e:	68bb      	ldr	r3, [r7, #8]
 801a4a0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a4a4:	2b01      	cmp	r3, #1
 801a4a6:	d002      	beq.n	801a4ae <RadioSetRxGenericConfig+0x15e>
                return -1;
 801a4a8:	f04f 33ff 	mov.w	r3, #4294967295
 801a4ac:	e10c      	b.n	801a6c8 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801a4ae:	2300      	movs	r3, #0
 801a4b0:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801a4b2:	68bb      	ldr	r3, [r7, #8]
 801a4b4:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801a4b6:	4b59      	ldr	r3, [pc, #356]	@ (801a61c <RadioSetRxGenericConfig+0x2cc>)
 801a4b8:	6819      	ldr	r1, [r3, #0]
 801a4ba:	f107 0314 	add.w	r3, r7, #20
 801a4be:	4a58      	ldr	r2, [pc, #352]	@ (801a620 <RadioSetRxGenericConfig+0x2d0>)
 801a4c0:	4618      	mov	r0, r3
 801a4c2:	f001 fd67 	bl	801bf94 <RFW_Init>
 801a4c6:	4603      	mov	r3, r0
 801a4c8:	2b00      	cmp	r3, #0
 801a4ca:	d002      	beq.n	801a4d2 <RadioSetRxGenericConfig+0x182>
                return -1;
 801a4cc:	f04f 33ff 	mov.w	r3, #4294967295
 801a4d0:	e0fa      	b.n	801a6c8 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a4d2:	4b51      	ldr	r3, [pc, #324]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a4d4:	2200      	movs	r2, #0
 801a4d6:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a4d8:	4b4f      	ldr	r3, [pc, #316]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a4da:	2201      	movs	r2, #1
 801a4dc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a4de:	4b4e      	ldr	r3, [pc, #312]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a4e0:	2200      	movs	r2, #0
 801a4e2:	755a      	strb	r2, [r3, #21]
        {
 801a4e4:	e00e      	b.n	801a504 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a4e6:	68bb      	ldr	r3, [r7, #8]
 801a4e8:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801a4ec:	4b4a      	ldr	r3, [pc, #296]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a4ee:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a4f0:	68bb      	ldr	r3, [r7, #8]
 801a4f2:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801a4f6:	4b48      	ldr	r3, [pc, #288]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a4f8:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801a4fa:	68bb      	ldr	r3, [r7, #8]
 801a4fc:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801a500:	4b45      	ldr	r3, [pc, #276]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a502:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801a504:	f7ff fa3b 	bl	801997e <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a508:	2000      	movs	r0, #0
 801a50a:	f7fe fbcf 	bl	8018cac <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a50e:	4845      	ldr	r0, [pc, #276]	@ (801a624 <RadioSetRxGenericConfig+0x2d4>)
 801a510:	f001 f838 	bl	801b584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a514:	4844      	ldr	r0, [pc, #272]	@ (801a628 <RadioSetRxGenericConfig+0x2d8>)
 801a516:	f001 f903 	bl	801b720 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a51a:	f107 0320 	add.w	r3, r7, #32
 801a51e:	4618      	mov	r0, r3
 801a520:	f000 fbc3 	bl	801acaa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a524:	68bb      	ldr	r3, [r7, #8]
 801a526:	8b9b      	ldrh	r3, [r3, #28]
 801a528:	4618      	mov	r0, r3
 801a52a:	f000 fc0d 	bl	801ad48 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a52e:	68bb      	ldr	r3, [r7, #8]
 801a530:	8b1b      	ldrh	r3, [r3, #24]
 801a532:	4618      	mov	r0, r3
 801a534:	f000 fbe8 	bl	801ad08 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801a538:	683b      	ldr	r3, [r7, #0]
 801a53a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801a53e:	fb03 f202 	mul.w	r2, r3, r2
 801a542:	68bb      	ldr	r3, [r7, #8]
 801a544:	689b      	ldr	r3, [r3, #8]
 801a546:	fbb2 f3f3 	udiv	r3, r2, r3
 801a54a:	4a33      	ldr	r2, [pc, #204]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a54c:	6093      	str	r3, [r2, #8]
        break;
 801a54e:	e0ba      	b.n	801a6c6 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801a550:	68bb      	ldr	r3, [r7, #8]
 801a552:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801a554:	2b00      	cmp	r3, #0
 801a556:	d102      	bne.n	801a55e <RadioSetRxGenericConfig+0x20e>
            return -1;
 801a558:	f04f 33ff 	mov.w	r3, #4294967295
 801a55c:	e0b4      	b.n	801a6c8 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801a55e:	68bb      	ldr	r3, [r7, #8]
 801a560:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801a564:	2b01      	cmp	r3, #1
 801a566:	d105      	bne.n	801a574 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801a568:	68bb      	ldr	r3, [r7, #8]
 801a56a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801a56e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801a572:	e002      	b.n	801a57a <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 801a574:	23ff      	movs	r3, #255	@ 0xff
 801a576:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a57a:	68bb      	ldr	r3, [r7, #8]
 801a57c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a57e:	2b00      	cmp	r3, #0
 801a580:	bf14      	ite	ne
 801a582:	2301      	movne	r3, #1
 801a584:	2300      	moveq	r3, #0
 801a586:	b2db      	uxtb	r3, r3
 801a588:	4618      	mov	r0, r3
 801a58a:	f000 fd57 	bl	801b03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801a58e:	683b      	ldr	r3, [r7, #0]
 801a590:	b2db      	uxtb	r3, r3
 801a592:	4618      	mov	r0, r3
 801a594:	f000 fd61 	bl	801b05a <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801a598:	4b1f      	ldr	r3, [pc, #124]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a59a:	2201      	movs	r2, #1
 801a59c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801a5a0:	68bb      	ldr	r3, [r7, #8]
 801a5a2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801a5a6:	4b1c      	ldr	r3, [pc, #112]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a5a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801a5ac:	68bb      	ldr	r3, [r7, #8]
 801a5ae:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801a5b2:	4b19      	ldr	r3, [pc, #100]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a5b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801a5b8:	68bb      	ldr	r3, [r7, #8]
 801a5ba:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801a5be:	4b16      	ldr	r3, [pc, #88]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a5c0:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801a5c4:	68bb      	ldr	r3, [r7, #8]
 801a5c6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801a5ca:	2b02      	cmp	r3, #2
 801a5cc:	d010      	beq.n	801a5f0 <RadioSetRxGenericConfig+0x2a0>
 801a5ce:	2b02      	cmp	r3, #2
 801a5d0:	dc2c      	bgt.n	801a62c <RadioSetRxGenericConfig+0x2dc>
 801a5d2:	2b00      	cmp	r3, #0
 801a5d4:	d002      	beq.n	801a5dc <RadioSetRxGenericConfig+0x28c>
 801a5d6:	2b01      	cmp	r3, #1
 801a5d8:	d005      	beq.n	801a5e6 <RadioSetRxGenericConfig+0x296>
            break;
 801a5da:	e027      	b.n	801a62c <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a5dc:	4b0e      	ldr	r3, [pc, #56]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a5de:	2200      	movs	r2, #0
 801a5e0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a5e4:	e023      	b.n	801a62e <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a5e6:	4b0c      	ldr	r3, [pc, #48]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a5e8:	2201      	movs	r2, #1
 801a5ea:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a5ee:	e01e      	b.n	801a62e <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801a5f0:	68bb      	ldr	r3, [r7, #8]
 801a5f2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a5f6:	2b0b      	cmp	r3, #11
 801a5f8:	d004      	beq.n	801a604 <RadioSetRxGenericConfig+0x2b4>
 801a5fa:	68bb      	ldr	r3, [r7, #8]
 801a5fc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a600:	2b0c      	cmp	r3, #12
 801a602:	d104      	bne.n	801a60e <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a604:	4b04      	ldr	r3, [pc, #16]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a606:	2201      	movs	r2, #1
 801a608:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a60c:	e00f      	b.n	801a62e <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a60e:	4b02      	ldr	r3, [pc, #8]	@ (801a618 <RadioSetRxGenericConfig+0x2c8>)
 801a610:	2200      	movs	r2, #0
 801a612:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801a616:	e00a      	b.n	801a62e <RadioSetRxGenericConfig+0x2de>
 801a618:	200020c8 	.word	0x200020c8
 801a61c:	200020c4 	.word	0x200020c4
 801a620:	2000213c 	.word	0x2000213c
 801a624:	20002100 	.word	0x20002100
 801a628:	200020d6 	.word	0x200020d6
            break;
 801a62c:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801a62e:	4b28      	ldr	r3, [pc, #160]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a630:	2201      	movs	r2, #1
 801a632:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801a634:	68bb      	ldr	r3, [r7, #8]
 801a636:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801a638:	4b25      	ldr	r3, [pc, #148]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a63a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801a63c:	68bb      	ldr	r3, [r7, #8]
 801a63e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801a642:	4b23      	ldr	r3, [pc, #140]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a644:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801a646:	4a22      	ldr	r2, [pc, #136]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a648:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801a64c:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801a64e:	68bb      	ldr	r3, [r7, #8]
 801a650:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801a654:	4b1e      	ldr	r3, [pc, #120]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a656:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801a65a:	68bb      	ldr	r3, [r7, #8]
 801a65c:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801a660:	4b1b      	ldr	r3, [pc, #108]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a662:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801a666:	f7ff f98a 	bl	801997e <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801a66a:	2001      	movs	r0, #1
 801a66c:	f7fe fb1e 	bl	8018cac <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a670:	4818      	ldr	r0, [pc, #96]	@ (801a6d4 <RadioSetRxGenericConfig+0x384>)
 801a672:	f000 ff87 	bl	801b584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a676:	4818      	ldr	r0, [pc, #96]	@ (801a6d8 <RadioSetRxGenericConfig+0x388>)
 801a678:	f001 f852 	bl	801b720 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801a67c:	4b14      	ldr	r3, [pc, #80]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a67e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801a682:	2b01      	cmp	r3, #1
 801a684:	d10d      	bne.n	801a6a2 <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801a686:	f240 7036 	movw	r0, #1846	@ 0x736
 801a68a:	f001 f9b1 	bl	801b9f0 <SUBGRF_ReadRegister>
 801a68e:	4603      	mov	r3, r0
 801a690:	f023 0304 	bic.w	r3, r3, #4
 801a694:	b2db      	uxtb	r3, r3
 801a696:	4619      	mov	r1, r3
 801a698:	f240 7036 	movw	r0, #1846	@ 0x736
 801a69c:	f001 f986 	bl	801b9ac <SUBGRF_WriteRegister>
 801a6a0:	e00c      	b.n	801a6bc <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801a6a2:	f240 7036 	movw	r0, #1846	@ 0x736
 801a6a6:	f001 f9a3 	bl	801b9f0 <SUBGRF_ReadRegister>
 801a6aa:	4603      	mov	r3, r0
 801a6ac:	f043 0304 	orr.w	r3, r3, #4
 801a6b0:	b2db      	uxtb	r3, r3
 801a6b2:	4619      	mov	r1, r3
 801a6b4:	f240 7036 	movw	r0, #1846	@ 0x736
 801a6b8:	f001 f978 	bl	801b9ac <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801a6bc:	4b04      	ldr	r3, [pc, #16]	@ (801a6d0 <RadioSetRxGenericConfig+0x380>)
 801a6be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a6c2:	609a      	str	r2, [r3, #8]
        break;
 801a6c4:	bf00      	nop
    }
    return status;
 801a6c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801a6c8:	4618      	mov	r0, r3
 801a6ca:	3730      	adds	r7, #48	@ 0x30
 801a6cc:	46bd      	mov	sp, r7
 801a6ce:	bd80      	pop	{r7, pc}
 801a6d0:	200020c8 	.word	0x200020c8
 801a6d4:	20002100 	.word	0x20002100
 801a6d8:	200020d6 	.word	0x200020d6

0801a6dc <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801a6dc:	b580      	push	{r7, lr}
 801a6de:	b08e      	sub	sp, #56	@ 0x38
 801a6e0:	af00      	add	r7, sp, #0
 801a6e2:	60b9      	str	r1, [r7, #8]
 801a6e4:	607b      	str	r3, [r7, #4]
 801a6e6:	4603      	mov	r3, r0
 801a6e8:	73fb      	strb	r3, [r7, #15]
 801a6ea:	4613      	mov	r3, r2
 801a6ec:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801a6ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a6f2:	2200      	movs	r2, #0
 801a6f4:	601a      	str	r2, [r3, #0]
 801a6f6:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a6f8:	f001 fc59 	bl	801bfae <RFW_DeInit>
    switch( modem )
 801a6fc:	7bfb      	ldrb	r3, [r7, #15]
 801a6fe:	2b03      	cmp	r3, #3
 801a700:	f200 8205 	bhi.w	801ab0e <RadioSetTxGenericConfig+0x432>
 801a704:	a201      	add	r2, pc, #4	@ (adr r2, 801a70c <RadioSetTxGenericConfig+0x30>)
 801a706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a70a:	bf00      	nop
 801a70c:	0801a891 	.word	0x0801a891
 801a710:	0801a9d9 	.word	0x0801a9d9
 801a714:	0801aad1 	.word	0x0801aad1
 801a718:	0801a71d 	.word	0x0801a71d
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801a71c:	68bb      	ldr	r3, [r7, #8]
 801a71e:	7c9b      	ldrb	r3, [r3, #18]
 801a720:	2b08      	cmp	r3, #8
 801a722:	d902      	bls.n	801a72a <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 801a724:	f04f 33ff 	mov.w	r3, #4294967295
 801a728:	e206      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801a72a:	68bb      	ldr	r3, [r7, #8]
 801a72c:	6899      	ldr	r1, [r3, #8]
 801a72e:	68bb      	ldr	r3, [r7, #8]
 801a730:	7c9b      	ldrb	r3, [r3, #18]
 801a732:	461a      	mov	r2, r3
 801a734:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a738:	4618      	mov	r0, r3
 801a73a:	f001 fd2b 	bl	801c194 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801a73e:	68bb      	ldr	r3, [r7, #8]
 801a740:	681b      	ldr	r3, [r3, #0]
 801a742:	2b00      	cmp	r3, #0
 801a744:	d102      	bne.n	801a74c <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 801a746:	f04f 33ff 	mov.w	r3, #4294967295
 801a74a:	e1f5      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 801a74c:	68bb      	ldr	r3, [r7, #8]
 801a74e:	681b      	ldr	r3, [r3, #0]
 801a750:	f242 7210 	movw	r2, #10000	@ 0x2710
 801a754:	4293      	cmp	r3, r2
 801a756:	d813      	bhi.n	801a780 <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801a758:	2302      	movs	r3, #2
 801a75a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801a75e:	4b99      	ldr	r3, [pc, #612]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a760:	2203      	movs	r2, #3
 801a762:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801a764:	4b97      	ldr	r3, [pc, #604]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a766:	2203      	movs	r2, #3
 801a768:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801a76c:	68bb      	ldr	r3, [r7, #8]
 801a76e:	681b      	ldr	r3, [r3, #0]
 801a770:	4a94      	ldr	r2, [pc, #592]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a772:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801a774:	68bb      	ldr	r3, [r7, #8]
 801a776:	7cda      	ldrb	r2, [r3, #19]
 801a778:	4b92      	ldr	r3, [pc, #584]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a77a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801a77e:	e017      	b.n	801a7b0 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801a780:	2300      	movs	r3, #0
 801a782:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a786:	4b8f      	ldr	r3, [pc, #572]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a788:	2200      	movs	r2, #0
 801a78a:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a78c:	4b8d      	ldr	r3, [pc, #564]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a78e:	2200      	movs	r2, #0
 801a790:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801a794:	68bb      	ldr	r3, [r7, #8]
 801a796:	681b      	ldr	r3, [r3, #0]
 801a798:	4a8a      	ldr	r2, [pc, #552]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a79a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801a79c:	68bb      	ldr	r3, [r7, #8]
 801a79e:	7cda      	ldrb	r2, [r3, #19]
 801a7a0:	4b88      	ldr	r3, [pc, #544]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a7a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801a7a6:	68bb      	ldr	r3, [r7, #8]
 801a7a8:	681b      	ldr	r3, [r3, #0]
 801a7aa:	089b      	lsrs	r3, r3, #2
 801a7ac:	4a85      	ldr	r2, [pc, #532]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a7ae:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801a7b0:	68bb      	ldr	r3, [r7, #8]
 801a7b2:	685b      	ldr	r3, [r3, #4]
 801a7b4:	b29b      	uxth	r3, r3
 801a7b6:	00db      	lsls	r3, r3, #3
 801a7b8:	b29a      	uxth	r2, r3
 801a7ba:	4b82      	ldr	r3, [pc, #520]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a7bc:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801a7be:	4b81      	ldr	r3, [pc, #516]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a7c0:	2204      	movs	r2, #4
 801a7c2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801a7c4:	68bb      	ldr	r3, [r7, #8]
 801a7c6:	7c9b      	ldrb	r3, [r3, #18]
 801a7c8:	00db      	lsls	r3, r3, #3
 801a7ca:	b2da      	uxtb	r2, r3
 801a7cc:	4b7d      	ldr	r3, [pc, #500]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a7ce:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801a7d0:	4b7c      	ldr	r3, [pc, #496]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a7d2:	2200      	movs	r2, #0
 801a7d4:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801a7d6:	68bb      	ldr	r3, [r7, #8]
 801a7d8:	7d9b      	ldrb	r3, [r3, #22]
 801a7da:	2b02      	cmp	r3, #2
 801a7dc:	d003      	beq.n	801a7e6 <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a7de:	68bb      	ldr	r3, [r7, #8]
 801a7e0:	7d1b      	ldrb	r3, [r3, #20]
 801a7e2:	2b02      	cmp	r3, #2
 801a7e4:	d12b      	bne.n	801a83e <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801a7e6:	68bb      	ldr	r3, [r7, #8]
 801a7e8:	7d5b      	ldrb	r3, [r3, #21]
 801a7ea:	2bf1      	cmp	r3, #241	@ 0xf1
 801a7ec:	d00a      	beq.n	801a804 <RadioSetTxGenericConfig+0x128>
 801a7ee:	68bb      	ldr	r3, [r7, #8]
 801a7f0:	7d5b      	ldrb	r3, [r3, #21]
 801a7f2:	2bf2      	cmp	r3, #242	@ 0xf2
 801a7f4:	d006      	beq.n	801a804 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a7f6:	68bb      	ldr	r3, [r7, #8]
 801a7f8:	7d5b      	ldrb	r3, [r3, #21]
 801a7fa:	2b01      	cmp	r3, #1
 801a7fc:	d002      	beq.n	801a804 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 801a7fe:	f04f 33ff 	mov.w	r3, #4294967295
 801a802:	e199      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801a804:	68bb      	ldr	r3, [r7, #8]
 801a806:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801a808:	2301      	movs	r3, #1
 801a80a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801a80e:	4b6e      	ldr	r3, [pc, #440]	@ (801a9c8 <RadioSetTxGenericConfig+0x2ec>)
 801a810:	6819      	ldr	r1, [r3, #0]
 801a812:	f107 0320 	add.w	r3, r7, #32
 801a816:	4a6d      	ldr	r2, [pc, #436]	@ (801a9cc <RadioSetTxGenericConfig+0x2f0>)
 801a818:	4618      	mov	r0, r3
 801a81a:	f001 fbbb 	bl	801bf94 <RFW_Init>
 801a81e:	4603      	mov	r3, r0
 801a820:	2b00      	cmp	r3, #0
 801a822:	d002      	beq.n	801a82a <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 801a824:	f04f 33ff 	mov.w	r3, #4294967295
 801a828:	e186      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a82a:	4b66      	ldr	r3, [pc, #408]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a82c:	2200      	movs	r2, #0
 801a82e:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a830:	4b64      	ldr	r3, [pc, #400]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a832:	2201      	movs	r2, #1
 801a834:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a836:	4b63      	ldr	r3, [pc, #396]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a838:	2200      	movs	r2, #0
 801a83a:	755a      	strb	r2, [r3, #21]
        {
 801a83c:	e00b      	b.n	801a856 <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801a83e:	68bb      	ldr	r3, [r7, #8]
 801a840:	7d5a      	ldrb	r2, [r3, #21]
 801a842:	4b60      	ldr	r3, [pc, #384]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a844:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801a846:	68bb      	ldr	r3, [r7, #8]
 801a848:	7d9a      	ldrb	r2, [r3, #22]
 801a84a:	4b5e      	ldr	r3, [pc, #376]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a84c:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801a84e:	68bb      	ldr	r3, [r7, #8]
 801a850:	7d1a      	ldrb	r2, [r3, #20]
 801a852:	4b5c      	ldr	r3, [pc, #368]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a854:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801a856:	f7ff f892 	bl	801997e <RadioStandby>
        RadioSetModem( radio_modem );
 801a85a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801a85e:	4618      	mov	r0, r3
 801a860:	f7fe fa24 	bl	8018cac <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a864:	485a      	ldr	r0, [pc, #360]	@ (801a9d0 <RadioSetTxGenericConfig+0x2f4>)
 801a866:	f000 fe8d 	bl	801b584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a86a:	485a      	ldr	r0, [pc, #360]	@ (801a9d4 <RadioSetTxGenericConfig+0x2f8>)
 801a86c:	f000 ff58 	bl	801b720 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a870:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a874:	4618      	mov	r0, r3
 801a876:	f000 fa18 	bl	801acaa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801a87a:	68bb      	ldr	r3, [r7, #8]
 801a87c:	8a1b      	ldrh	r3, [r3, #16]
 801a87e:	4618      	mov	r0, r3
 801a880:	f000 fa62 	bl	801ad48 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801a884:	68bb      	ldr	r3, [r7, #8]
 801a886:	899b      	ldrh	r3, [r3, #12]
 801a888:	4618      	mov	r0, r3
 801a88a:	f000 fa3d 	bl	801ad08 <SUBGRF_SetCrcPolynomial>
        break;
 801a88e:	e13f      	b.n	801ab10 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801a890:	68bb      	ldr	r3, [r7, #8]
 801a892:	681b      	ldr	r3, [r3, #0]
 801a894:	2b00      	cmp	r3, #0
 801a896:	d102      	bne.n	801a89e <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 801a898:	f04f 33ff 	mov.w	r3, #4294967295
 801a89c:	e14c      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 801a89e:	68bb      	ldr	r3, [r7, #8]
 801a8a0:	7c9b      	ldrb	r3, [r3, #18]
 801a8a2:	2b08      	cmp	r3, #8
 801a8a4:	d902      	bls.n	801a8ac <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 801a8a6:	f04f 33ff 	mov.w	r3, #4294967295
 801a8aa:	e145      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801a8ac:	68bb      	ldr	r3, [r7, #8]
 801a8ae:	6899      	ldr	r1, [r3, #8]
 801a8b0:	68bb      	ldr	r3, [r7, #8]
 801a8b2:	7c9b      	ldrb	r3, [r3, #18]
 801a8b4:	461a      	mov	r2, r3
 801a8b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a8ba:	4618      	mov	r0, r3
 801a8bc:	f001 fc6a 	bl	801c194 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a8c0:	4b40      	ldr	r3, [pc, #256]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a8c2:	2200      	movs	r2, #0
 801a8c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a8c8:	68bb      	ldr	r3, [r7, #8]
 801a8ca:	681b      	ldr	r3, [r3, #0]
 801a8cc:	4a3d      	ldr	r2, [pc, #244]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a8ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801a8d0:	68bb      	ldr	r3, [r7, #8]
 801a8d2:	7cda      	ldrb	r2, [r3, #19]
 801a8d4:	4b3b      	ldr	r3, [pc, #236]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a8d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801a8da:	68bb      	ldr	r3, [r7, #8]
 801a8dc:	699b      	ldr	r3, [r3, #24]
 801a8de:	4a39      	ldr	r2, [pc, #228]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a8e0:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a8e2:	4b38      	ldr	r3, [pc, #224]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a8e4:	2200      	movs	r2, #0
 801a8e6:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801a8e8:	68bb      	ldr	r3, [r7, #8]
 801a8ea:	685b      	ldr	r3, [r3, #4]
 801a8ec:	b29b      	uxth	r3, r3
 801a8ee:	00db      	lsls	r3, r3, #3
 801a8f0:	b29a      	uxth	r2, r3
 801a8f2:	4b34      	ldr	r3, [pc, #208]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a8f4:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801a8f6:	4b33      	ldr	r3, [pc, #204]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a8f8:	2204      	movs	r2, #4
 801a8fa:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a8fc:	68bb      	ldr	r3, [r7, #8]
 801a8fe:	7c9b      	ldrb	r3, [r3, #18]
 801a900:	00db      	lsls	r3, r3, #3
 801a902:	b2da      	uxtb	r2, r3
 801a904:	4b2f      	ldr	r3, [pc, #188]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a906:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801a908:	4b2e      	ldr	r3, [pc, #184]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a90a:	2200      	movs	r2, #0
 801a90c:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801a90e:	68bb      	ldr	r3, [r7, #8]
 801a910:	7d9b      	ldrb	r3, [r3, #22]
 801a912:	2b02      	cmp	r3, #2
 801a914:	d003      	beq.n	801a91e <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a916:	68bb      	ldr	r3, [r7, #8]
 801a918:	7d1b      	ldrb	r3, [r3, #20]
 801a91a:	2b02      	cmp	r3, #2
 801a91c:	d12a      	bne.n	801a974 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801a91e:	68bb      	ldr	r3, [r7, #8]
 801a920:	7d5b      	ldrb	r3, [r3, #21]
 801a922:	2bf1      	cmp	r3, #241	@ 0xf1
 801a924:	d00a      	beq.n	801a93c <RadioSetTxGenericConfig+0x260>
 801a926:	68bb      	ldr	r3, [r7, #8]
 801a928:	7d5b      	ldrb	r3, [r3, #21]
 801a92a:	2bf2      	cmp	r3, #242	@ 0xf2
 801a92c:	d006      	beq.n	801a93c <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a92e:	68bb      	ldr	r3, [r7, #8]
 801a930:	7d5b      	ldrb	r3, [r3, #21]
 801a932:	2b01      	cmp	r3, #1
 801a934:	d002      	beq.n	801a93c <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 801a936:	f04f 33ff 	mov.w	r3, #4294967295
 801a93a:	e0fd      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801a93c:	2301      	movs	r3, #1
 801a93e:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801a940:	68bb      	ldr	r3, [r7, #8]
 801a942:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801a944:	4b20      	ldr	r3, [pc, #128]	@ (801a9c8 <RadioSetTxGenericConfig+0x2ec>)
 801a946:	6819      	ldr	r1, [r3, #0]
 801a948:	f107 0314 	add.w	r3, r7, #20
 801a94c:	4a1f      	ldr	r2, [pc, #124]	@ (801a9cc <RadioSetTxGenericConfig+0x2f0>)
 801a94e:	4618      	mov	r0, r3
 801a950:	f001 fb20 	bl	801bf94 <RFW_Init>
 801a954:	4603      	mov	r3, r0
 801a956:	2b00      	cmp	r3, #0
 801a958:	d002      	beq.n	801a960 <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 801a95a:	f04f 33ff 	mov.w	r3, #4294967295
 801a95e:	e0eb      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a960:	4b18      	ldr	r3, [pc, #96]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a962:	2200      	movs	r2, #0
 801a964:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a966:	4b17      	ldr	r3, [pc, #92]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a968:	2201      	movs	r2, #1
 801a96a:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a96c:	4b15      	ldr	r3, [pc, #84]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a96e:	2200      	movs	r2, #0
 801a970:	755a      	strb	r2, [r3, #21]
        {
 801a972:	e00b      	b.n	801a98c <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a974:	68bb      	ldr	r3, [r7, #8]
 801a976:	7d5a      	ldrb	r2, [r3, #21]
 801a978:	4b12      	ldr	r3, [pc, #72]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a97a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a97c:	68bb      	ldr	r3, [r7, #8]
 801a97e:	7d9a      	ldrb	r2, [r3, #22]
 801a980:	4b10      	ldr	r3, [pc, #64]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a982:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801a984:	68bb      	ldr	r3, [r7, #8]
 801a986:	7d1a      	ldrb	r2, [r3, #20]
 801a988:	4b0e      	ldr	r3, [pc, #56]	@ (801a9c4 <RadioSetTxGenericConfig+0x2e8>)
 801a98a:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801a98c:	f7fe fff7 	bl	801997e <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a990:	2000      	movs	r0, #0
 801a992:	f7fe f98b 	bl	8018cac <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a996:	480e      	ldr	r0, [pc, #56]	@ (801a9d0 <RadioSetTxGenericConfig+0x2f4>)
 801a998:	f000 fdf4 	bl	801b584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a99c:	480d      	ldr	r0, [pc, #52]	@ (801a9d4 <RadioSetTxGenericConfig+0x2f8>)
 801a99e:	f000 febf 	bl	801b720 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a9a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801a9a6:	4618      	mov	r0, r3
 801a9a8:	f000 f97f 	bl	801acaa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a9ac:	68bb      	ldr	r3, [r7, #8]
 801a9ae:	8a1b      	ldrh	r3, [r3, #16]
 801a9b0:	4618      	mov	r0, r3
 801a9b2:	f000 f9c9 	bl	801ad48 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a9b6:	68bb      	ldr	r3, [r7, #8]
 801a9b8:	899b      	ldrh	r3, [r3, #12]
 801a9ba:	4618      	mov	r0, r3
 801a9bc:	f000 f9a4 	bl	801ad08 <SUBGRF_SetCrcPolynomial>
        break;
 801a9c0:	e0a6      	b.n	801ab10 <RadioSetTxGenericConfig+0x434>
 801a9c2:	bf00      	nop
 801a9c4:	200020c8 	.word	0x200020c8
 801a9c8:	200020c4 	.word	0x200020c4
 801a9cc:	20002124 	.word	0x20002124
 801a9d0:	20002100 	.word	0x20002100
 801a9d4:	200020d6 	.word	0x200020d6
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801a9d8:	4b59      	ldr	r3, [pc, #356]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801a9da:	2201      	movs	r2, #1
 801a9dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801a9e0:	68bb      	ldr	r3, [r7, #8]
 801a9e2:	781a      	ldrb	r2, [r3, #0]
 801a9e4:	4b56      	ldr	r3, [pc, #344]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801a9e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801a9ea:	68bb      	ldr	r3, [r7, #8]
 801a9ec:	785a      	ldrb	r2, [r3, #1]
 801a9ee:	4b54      	ldr	r3, [pc, #336]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801a9f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801a9f4:	68bb      	ldr	r3, [r7, #8]
 801a9f6:	789a      	ldrb	r2, [r3, #2]
 801a9f8:	4b51      	ldr	r3, [pc, #324]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801a9fa:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801a9fe:	68bb      	ldr	r3, [r7, #8]
 801aa00:	78db      	ldrb	r3, [r3, #3]
 801aa02:	2b02      	cmp	r3, #2
 801aa04:	d010      	beq.n	801aa28 <RadioSetTxGenericConfig+0x34c>
 801aa06:	2b02      	cmp	r3, #2
 801aa08:	dc20      	bgt.n	801aa4c <RadioSetTxGenericConfig+0x370>
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	d002      	beq.n	801aa14 <RadioSetTxGenericConfig+0x338>
 801aa0e:	2b01      	cmp	r3, #1
 801aa10:	d005      	beq.n	801aa1e <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801aa12:	e01b      	b.n	801aa4c <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801aa14:	4b4a      	ldr	r3, [pc, #296]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa16:	2200      	movs	r2, #0
 801aa18:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa1c:	e017      	b.n	801aa4e <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801aa1e:	4b48      	ldr	r3, [pc, #288]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa20:	2201      	movs	r2, #1
 801aa22:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa26:	e012      	b.n	801aa4e <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801aa28:	68bb      	ldr	r3, [r7, #8]
 801aa2a:	781b      	ldrb	r3, [r3, #0]
 801aa2c:	2b0b      	cmp	r3, #11
 801aa2e:	d003      	beq.n	801aa38 <RadioSetTxGenericConfig+0x35c>
 801aa30:	68bb      	ldr	r3, [r7, #8]
 801aa32:	781b      	ldrb	r3, [r3, #0]
 801aa34:	2b0c      	cmp	r3, #12
 801aa36:	d104      	bne.n	801aa42 <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801aa38:	4b41      	ldr	r3, [pc, #260]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa3a:	2201      	movs	r2, #1
 801aa3c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa40:	e005      	b.n	801aa4e <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801aa42:	4b3f      	ldr	r3, [pc, #252]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa44:	2200      	movs	r2, #0
 801aa46:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa4a:	e000      	b.n	801aa4e <RadioSetTxGenericConfig+0x372>
            break;
 801aa4c:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801aa4e:	4b3c      	ldr	r3, [pc, #240]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa50:	2201      	movs	r2, #1
 801aa52:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801aa54:	68bb      	ldr	r3, [r7, #8]
 801aa56:	889a      	ldrh	r2, [r3, #4]
 801aa58:	4b39      	ldr	r3, [pc, #228]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa5a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801aa5c:	68bb      	ldr	r3, [r7, #8]
 801aa5e:	799a      	ldrb	r2, [r3, #6]
 801aa60:	4b37      	ldr	r3, [pc, #220]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa62:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801aa64:	68bb      	ldr	r3, [r7, #8]
 801aa66:	79da      	ldrb	r2, [r3, #7]
 801aa68:	4b35      	ldr	r3, [pc, #212]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa6a:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801aa6e:	68bb      	ldr	r3, [r7, #8]
 801aa70:	7a1a      	ldrb	r2, [r3, #8]
 801aa72:	4b33      	ldr	r3, [pc, #204]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801aa78:	f7fe ff81 	bl	801997e <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801aa7c:	2001      	movs	r0, #1
 801aa7e:	f7fe f915 	bl	8018cac <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801aa82:	4830      	ldr	r0, [pc, #192]	@ (801ab44 <RadioSetTxGenericConfig+0x468>)
 801aa84:	f000 fd7e 	bl	801b584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801aa88:	482f      	ldr	r0, [pc, #188]	@ (801ab48 <RadioSetTxGenericConfig+0x46c>)
 801aa8a:	f000 fe49 	bl	801b720 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801aa8e:	4b2c      	ldr	r3, [pc, #176]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aa90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801aa94:	2b06      	cmp	r3, #6
 801aa96:	d10d      	bne.n	801aab4 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801aa98:	f640 0089 	movw	r0, #2185	@ 0x889
 801aa9c:	f000 ffa8 	bl	801b9f0 <SUBGRF_ReadRegister>
 801aaa0:	4603      	mov	r3, r0
 801aaa2:	f023 0304 	bic.w	r3, r3, #4
 801aaa6:	b2db      	uxtb	r3, r3
 801aaa8:	4619      	mov	r1, r3
 801aaaa:	f640 0089 	movw	r0, #2185	@ 0x889
 801aaae:	f000 ff7d 	bl	801b9ac <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801aab2:	e02d      	b.n	801ab10 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801aab4:	f640 0089 	movw	r0, #2185	@ 0x889
 801aab8:	f000 ff9a 	bl	801b9f0 <SUBGRF_ReadRegister>
 801aabc:	4603      	mov	r3, r0
 801aabe:	f043 0304 	orr.w	r3, r3, #4
 801aac2:	b2db      	uxtb	r3, r3
 801aac4:	4619      	mov	r1, r3
 801aac6:	f640 0089 	movw	r0, #2185	@ 0x889
 801aaca:	f000 ff6f 	bl	801b9ac <SUBGRF_WriteRegister>
        break;
 801aace:	e01f      	b.n	801ab10 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801aad0:	68bb      	ldr	r3, [r7, #8]
 801aad2:	681b      	ldr	r3, [r3, #0]
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	d004      	beq.n	801aae2 <RadioSetTxGenericConfig+0x406>
 801aad8:	68bb      	ldr	r3, [r7, #8]
 801aada:	681b      	ldr	r3, [r3, #0]
 801aadc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801aae0:	d902      	bls.n	801aae8 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 801aae2:	f04f 33ff 	mov.w	r3, #4294967295
 801aae6:	e027      	b.n	801ab38 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 801aae8:	2003      	movs	r0, #3
 801aaea:	f7fe f8df 	bl	8018cac <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801aaee:	4b14      	ldr	r3, [pc, #80]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aaf0:	2202      	movs	r2, #2
 801aaf2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801aaf6:	68bb      	ldr	r3, [r7, #8]
 801aaf8:	681b      	ldr	r3, [r3, #0]
 801aafa:	4a11      	ldr	r2, [pc, #68]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801aafc:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801aafe:	4b10      	ldr	r3, [pc, #64]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801ab00:	2216      	movs	r2, #22
 801ab02:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ab06:	480f      	ldr	r0, [pc, #60]	@ (801ab44 <RadioSetTxGenericConfig+0x468>)
 801ab08:	f000 fd3c 	bl	801b584 <SUBGRF_SetModulationParams>
        break;
 801ab0c:	e000      	b.n	801ab10 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 801ab0e:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801ab10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801ab14:	4618      	mov	r0, r3
 801ab16:	f001 f87f 	bl	801bc18 <SUBGRF_SetRfTxPower>
 801ab1a:	4603      	mov	r3, r0
 801ab1c:	461a      	mov	r2, r3
 801ab1e:	4b08      	ldr	r3, [pc, #32]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801ab20:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801ab24:	4b06      	ldr	r3, [pc, #24]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801ab26:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801ab2a:	4618      	mov	r0, r3
 801ab2c:	f001 fa53 	bl	801bfd6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801ab30:	4a03      	ldr	r2, [pc, #12]	@ (801ab40 <RadioSetTxGenericConfig+0x464>)
 801ab32:	687b      	ldr	r3, [r7, #4]
 801ab34:	6053      	str	r3, [r2, #4]
    return 0;
 801ab36:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801ab38:	4618      	mov	r0, r3
 801ab3a:	3738      	adds	r7, #56	@ 0x38
 801ab3c:	46bd      	mov	sp, r7
 801ab3e:	bd80      	pop	{r7, pc}
 801ab40:	200020c8 	.word	0x200020c8
 801ab44:	20002100 	.word	0x20002100
 801ab48:	200020d6 	.word	0x200020d6

0801ab4c <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801ab4c:	b480      	push	{r7}
 801ab4e:	b085      	sub	sp, #20
 801ab50:	af00      	add	r7, sp, #0
 801ab52:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801ab54:	2301      	movs	r3, #1
 801ab56:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801ab58:	7bfb      	ldrb	r3, [r7, #15]
}
 801ab5a:	4618      	mov	r0, r3
 801ab5c:	3714      	adds	r7, #20
 801ab5e:	46bd      	mov	sp, r7
 801ab60:	bc80      	pop	{r7}
 801ab62:	4770      	bx	lr

0801ab64 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801ab64:	b480      	push	{r7}
 801ab66:	b083      	sub	sp, #12
 801ab68:	af00      	add	r7, sp, #0
 801ab6a:	6078      	str	r0, [r7, #4]
 801ab6c:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801ab6e:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801ab70:	4618      	mov	r0, r3
 801ab72:	370c      	adds	r7, #12
 801ab74:	46bd      	mov	sp, r7
 801ab76:	bc80      	pop	{r7}
 801ab78:	4770      	bx	lr
	...

0801ab7c <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801ab7c:	b580      	push	{r7, lr}
 801ab7e:	b084      	sub	sp, #16
 801ab80:	af00      	add	r7, sp, #0
 801ab82:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801ab84:	687b      	ldr	r3, [r7, #4]
 801ab86:	2b00      	cmp	r3, #0
 801ab88:	d002      	beq.n	801ab90 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801ab8a:	4a1d      	ldr	r2, [pc, #116]	@ (801ac00 <SUBGRF_Init+0x84>)
 801ab8c:	687b      	ldr	r3, [r7, #4]
 801ab8e:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801ab90:	f7e7 fb4c 	bl	800222c <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801ab94:	2002      	movs	r0, #2
 801ab96:	f001 f91b 	bl	801bdd0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801ab9a:	4b1a      	ldr	r3, [pc, #104]	@ (801ac04 <SUBGRF_Init+0x88>)
 801ab9c:	2200      	movs	r2, #0
 801ab9e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801aba0:	2000      	movs	r0, #0
 801aba2:	f000 f97f 	bl	801aea4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801aba6:	f7f1 f9a5 	bl	800bef4 <RBI_IsTCXO>
 801abaa:	4603      	mov	r3, r0
 801abac:	2b01      	cmp	r3, #1
 801abae:	d10e      	bne.n	801abce <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801abb0:	2140      	movs	r1, #64	@ 0x40
 801abb2:	2001      	movs	r0, #1
 801abb4:	f000 fb8a 	bl	801b2cc <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801abb8:	2100      	movs	r1, #0
 801abba:	f640 1011 	movw	r0, #2321	@ 0x911
 801abbe:	f000 fef5 	bl	801b9ac <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801abc2:	237f      	movs	r3, #127	@ 0x7f
 801abc4:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801abc6:	7b38      	ldrb	r0, [r7, #12]
 801abc8:	f000 fa8d 	bl	801b0e6 <SUBGRF_Calibrate>
 801abcc:	e009      	b.n	801abe2 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801abce:	2120      	movs	r1, #32
 801abd0:	f640 1011 	movw	r0, #2321	@ 0x911
 801abd4:	f000 feea 	bl	801b9ac <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801abd8:	2120      	movs	r1, #32
 801abda:	f640 1012 	movw	r0, #2322	@ 0x912
 801abde:	f000 fee5 	bl	801b9ac <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801abe2:	210e      	movs	r1, #14
 801abe4:	f640 101f 	movw	r0, #2335	@ 0x91f
 801abe8:	f000 fee0 	bl	801b9ac <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801abec:	f7f1 f966 	bl	800bebc <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801abf0:	4b05      	ldr	r3, [pc, #20]	@ (801ac08 <SUBGRF_Init+0x8c>)
 801abf2:	2201      	movs	r2, #1
 801abf4:	701a      	strb	r2, [r3, #0]
}
 801abf6:	bf00      	nop
 801abf8:	3710      	adds	r7, #16
 801abfa:	46bd      	mov	sp, r7
 801abfc:	bd80      	pop	{r7, pc}
 801abfe:	bf00      	nop
 801ac00:	20002160 	.word	0x20002160
 801ac04:	2000215c 	.word	0x2000215c
 801ac08:	20002154 	.word	0x20002154

0801ac0c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801ac0c:	b480      	push	{r7}
 801ac0e:	af00      	add	r7, sp, #0
    return OperatingMode;
 801ac10:	4b02      	ldr	r3, [pc, #8]	@ (801ac1c <SUBGRF_GetOperatingMode+0x10>)
 801ac12:	781b      	ldrb	r3, [r3, #0]
}
 801ac14:	4618      	mov	r0, r3
 801ac16:	46bd      	mov	sp, r7
 801ac18:	bc80      	pop	{r7}
 801ac1a:	4770      	bx	lr
 801ac1c:	20002154 	.word	0x20002154

0801ac20 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801ac20:	b580      	push	{r7, lr}
 801ac22:	b082      	sub	sp, #8
 801ac24:	af00      	add	r7, sp, #0
 801ac26:	6078      	str	r0, [r7, #4]
 801ac28:	460b      	mov	r3, r1
 801ac2a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801ac2c:	78fb      	ldrb	r3, [r7, #3]
 801ac2e:	461a      	mov	r2, r3
 801ac30:	6879      	ldr	r1, [r7, #4]
 801ac32:	2000      	movs	r0, #0
 801ac34:	f000 ff40 	bl	801bab8 <SUBGRF_WriteBuffer>
}
 801ac38:	bf00      	nop
 801ac3a:	3708      	adds	r7, #8
 801ac3c:	46bd      	mov	sp, r7
 801ac3e:	bd80      	pop	{r7, pc}

0801ac40 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801ac40:	b580      	push	{r7, lr}
 801ac42:	b086      	sub	sp, #24
 801ac44:	af00      	add	r7, sp, #0
 801ac46:	60f8      	str	r0, [r7, #12]
 801ac48:	60b9      	str	r1, [r7, #8]
 801ac4a:	4613      	mov	r3, r2
 801ac4c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801ac4e:	2300      	movs	r3, #0
 801ac50:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801ac52:	f107 0317 	add.w	r3, r7, #23
 801ac56:	4619      	mov	r1, r3
 801ac58:	68b8      	ldr	r0, [r7, #8]
 801ac5a:	f000 fe29 	bl	801b8b0 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801ac5e:	68bb      	ldr	r3, [r7, #8]
 801ac60:	781b      	ldrb	r3, [r3, #0]
 801ac62:	79fa      	ldrb	r2, [r7, #7]
 801ac64:	429a      	cmp	r2, r3
 801ac66:	d201      	bcs.n	801ac6c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801ac68:	2301      	movs	r3, #1
 801ac6a:	e007      	b.n	801ac7c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801ac6c:	7df8      	ldrb	r0, [r7, #23]
 801ac6e:	68bb      	ldr	r3, [r7, #8]
 801ac70:	781b      	ldrb	r3, [r3, #0]
 801ac72:	461a      	mov	r2, r3
 801ac74:	68f9      	ldr	r1, [r7, #12]
 801ac76:	f000 ff41 	bl	801bafc <SUBGRF_ReadBuffer>

    return 0;
 801ac7a:	2300      	movs	r3, #0
}
 801ac7c:	4618      	mov	r0, r3
 801ac7e:	3718      	adds	r7, #24
 801ac80:	46bd      	mov	sp, r7
 801ac82:	bd80      	pop	{r7, pc}

0801ac84 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801ac84:	b580      	push	{r7, lr}
 801ac86:	b084      	sub	sp, #16
 801ac88:	af00      	add	r7, sp, #0
 801ac8a:	60f8      	str	r0, [r7, #12]
 801ac8c:	460b      	mov	r3, r1
 801ac8e:	607a      	str	r2, [r7, #4]
 801ac90:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801ac92:	7afb      	ldrb	r3, [r7, #11]
 801ac94:	4619      	mov	r1, r3
 801ac96:	68f8      	ldr	r0, [r7, #12]
 801ac98:	f7ff ffc2 	bl	801ac20 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801ac9c:	6878      	ldr	r0, [r7, #4]
 801ac9e:	f000 f91d 	bl	801aedc <SUBGRF_SetTx>
}
 801aca2:	bf00      	nop
 801aca4:	3710      	adds	r7, #16
 801aca6:	46bd      	mov	sp, r7
 801aca8:	bd80      	pop	{r7, pc}

0801acaa <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801acaa:	b580      	push	{r7, lr}
 801acac:	b082      	sub	sp, #8
 801acae:	af00      	add	r7, sp, #0
 801acb0:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801acb2:	2208      	movs	r2, #8
 801acb4:	6879      	ldr	r1, [r7, #4]
 801acb6:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801acba:	f000 feb9 	bl	801ba30 <SUBGRF_WriteRegisters>
    return 0;
 801acbe:	2300      	movs	r3, #0
}
 801acc0:	4618      	mov	r0, r3
 801acc2:	3708      	adds	r7, #8
 801acc4:	46bd      	mov	sp, r7
 801acc6:	bd80      	pop	{r7, pc}

0801acc8 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801acc8:	b580      	push	{r7, lr}
 801acca:	b084      	sub	sp, #16
 801accc:	af00      	add	r7, sp, #0
 801acce:	4603      	mov	r3, r0
 801acd0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801acd2:	88fb      	ldrh	r3, [r7, #6]
 801acd4:	0a1b      	lsrs	r3, r3, #8
 801acd6:	b29b      	uxth	r3, r3
 801acd8:	b2db      	uxtb	r3, r3
 801acda:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801acdc:	88fb      	ldrh	r3, [r7, #6]
 801acde:	b2db      	uxtb	r3, r3
 801ace0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801ace2:	f000 fb77 	bl	801b3d4 <SUBGRF_GetPacketType>
 801ace6:	4603      	mov	r3, r0
 801ace8:	2b00      	cmp	r3, #0
 801acea:	d108      	bne.n	801acfe <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801acec:	f107 030c 	add.w	r3, r7, #12
 801acf0:	2202      	movs	r2, #2
 801acf2:	4619      	mov	r1, r3
 801acf4:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801acf8:	f000 fe9a 	bl	801ba30 <SUBGRF_WriteRegisters>
            break;
 801acfc:	e000      	b.n	801ad00 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801acfe:	bf00      	nop
    }
}
 801ad00:	bf00      	nop
 801ad02:	3710      	adds	r7, #16
 801ad04:	46bd      	mov	sp, r7
 801ad06:	bd80      	pop	{r7, pc}

0801ad08 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801ad08:	b580      	push	{r7, lr}
 801ad0a:	b084      	sub	sp, #16
 801ad0c:	af00      	add	r7, sp, #0
 801ad0e:	4603      	mov	r3, r0
 801ad10:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801ad12:	88fb      	ldrh	r3, [r7, #6]
 801ad14:	0a1b      	lsrs	r3, r3, #8
 801ad16:	b29b      	uxth	r3, r3
 801ad18:	b2db      	uxtb	r3, r3
 801ad1a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801ad1c:	88fb      	ldrh	r3, [r7, #6]
 801ad1e:	b2db      	uxtb	r3, r3
 801ad20:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801ad22:	f000 fb57 	bl	801b3d4 <SUBGRF_GetPacketType>
 801ad26:	4603      	mov	r3, r0
 801ad28:	2b00      	cmp	r3, #0
 801ad2a:	d108      	bne.n	801ad3e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801ad2c:	f107 030c 	add.w	r3, r7, #12
 801ad30:	2202      	movs	r2, #2
 801ad32:	4619      	mov	r1, r3
 801ad34:	f240 60be 	movw	r0, #1726	@ 0x6be
 801ad38:	f000 fe7a 	bl	801ba30 <SUBGRF_WriteRegisters>
            break;
 801ad3c:	e000      	b.n	801ad40 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801ad3e:	bf00      	nop
    }
}
 801ad40:	bf00      	nop
 801ad42:	3710      	adds	r7, #16
 801ad44:	46bd      	mov	sp, r7
 801ad46:	bd80      	pop	{r7, pc}

0801ad48 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801ad48:	b580      	push	{r7, lr}
 801ad4a:	b084      	sub	sp, #16
 801ad4c:	af00      	add	r7, sp, #0
 801ad4e:	4603      	mov	r3, r0
 801ad50:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801ad52:	2300      	movs	r3, #0
 801ad54:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801ad56:	f000 fb3d 	bl	801b3d4 <SUBGRF_GetPacketType>
 801ad5a:	4603      	mov	r3, r0
 801ad5c:	2b00      	cmp	r3, #0
 801ad5e:	d121      	bne.n	801ada4 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801ad60:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801ad64:	f000 fe44 	bl	801b9f0 <SUBGRF_ReadRegister>
 801ad68:	4603      	mov	r3, r0
 801ad6a:	f023 0301 	bic.w	r3, r3, #1
 801ad6e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801ad70:	88fb      	ldrh	r3, [r7, #6]
 801ad72:	0a1b      	lsrs	r3, r3, #8
 801ad74:	b29b      	uxth	r3, r3
 801ad76:	b25b      	sxtb	r3, r3
 801ad78:	f003 0301 	and.w	r3, r3, #1
 801ad7c:	b25a      	sxtb	r2, r3
 801ad7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ad82:	4313      	orrs	r3, r2
 801ad84:	b25b      	sxtb	r3, r3
 801ad86:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801ad88:	7bfb      	ldrb	r3, [r7, #15]
 801ad8a:	4619      	mov	r1, r3
 801ad8c:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801ad90:	f000 fe0c 	bl	801b9ac <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801ad94:	88fb      	ldrh	r3, [r7, #6]
 801ad96:	b2db      	uxtb	r3, r3
 801ad98:	4619      	mov	r1, r3
 801ad9a:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801ad9e:	f000 fe05 	bl	801b9ac <SUBGRF_WriteRegister>
            break;
 801ada2:	e000      	b.n	801ada6 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801ada4:	bf00      	nop
    }
}
 801ada6:	bf00      	nop
 801ada8:	3710      	adds	r7, #16
 801adaa:	46bd      	mov	sp, r7
 801adac:	bd80      	pop	{r7, pc}

0801adae <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801adae:	b580      	push	{r7, lr}
 801adb0:	b082      	sub	sp, #8
 801adb2:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801adb4:	2300      	movs	r3, #0
 801adb6:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801adb8:	2300      	movs	r3, #0
 801adba:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801adbc:	2300      	movs	r3, #0
 801adbe:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801adc0:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801adc4:	f000 fe14 	bl	801b9f0 <SUBGRF_ReadRegister>
 801adc8:	4603      	mov	r3, r0
 801adca:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801adcc:	79fb      	ldrb	r3, [r7, #7]
 801adce:	f023 0301 	bic.w	r3, r3, #1
 801add2:	b2db      	uxtb	r3, r3
 801add4:	4619      	mov	r1, r3
 801add6:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801adda:	f000 fde7 	bl	801b9ac <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801adde:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801ade2:	f000 fe05 	bl	801b9f0 <SUBGRF_ReadRegister>
 801ade6:	4603      	mov	r3, r0
 801ade8:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801adea:	79bb      	ldrb	r3, [r7, #6]
 801adec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801adf0:	b2db      	uxtb	r3, r3
 801adf2:	4619      	mov	r1, r3
 801adf4:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801adf8:	f000 fdd8 	bl	801b9ac <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801adfc:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801ae00:	f000 f88c 	bl	801af1c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801ae04:	463b      	mov	r3, r7
 801ae06:	2204      	movs	r2, #4
 801ae08:	4619      	mov	r1, r3
 801ae0a:	f640 0019 	movw	r0, #2073	@ 0x819
 801ae0e:	f000 fe31 	bl	801ba74 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801ae12:	2000      	movs	r0, #0
 801ae14:	f000 f846 	bl	801aea4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801ae18:	79fb      	ldrb	r3, [r7, #7]
 801ae1a:	4619      	mov	r1, r3
 801ae1c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801ae20:	f000 fdc4 	bl	801b9ac <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801ae24:	79bb      	ldrb	r3, [r7, #6]
 801ae26:	4619      	mov	r1, r3
 801ae28:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801ae2c:	f000 fdbe 	bl	801b9ac <SUBGRF_WriteRegister>

    return number;
 801ae30:	683b      	ldr	r3, [r7, #0]
}
 801ae32:	4618      	mov	r0, r3
 801ae34:	3708      	adds	r7, #8
 801ae36:	46bd      	mov	sp, r7
 801ae38:	bd80      	pop	{r7, pc}
	...

0801ae3c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801ae3c:	b580      	push	{r7, lr}
 801ae3e:	b084      	sub	sp, #16
 801ae40:	af00      	add	r7, sp, #0
 801ae42:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801ae44:	2000      	movs	r0, #0
 801ae46:	f7f1 f840 	bl	800beca <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801ae4a:	2002      	movs	r0, #2
 801ae4c:	f000 ffc0 	bl	801bdd0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801ae50:	793b      	ldrb	r3, [r7, #4]
 801ae52:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801ae56:	b2db      	uxtb	r3, r3
 801ae58:	b25b      	sxtb	r3, r3
 801ae5a:	009b      	lsls	r3, r3, #2
 801ae5c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801ae5e:	793b      	ldrb	r3, [r7, #4]
 801ae60:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801ae64:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801ae66:	b25b      	sxtb	r3, r3
 801ae68:	005b      	lsls	r3, r3, #1
 801ae6a:	b25b      	sxtb	r3, r3
 801ae6c:	4313      	orrs	r3, r2
 801ae6e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801ae70:	793b      	ldrb	r3, [r7, #4]
 801ae72:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801ae76:	b2db      	uxtb	r3, r3
 801ae78:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801ae7a:	4313      	orrs	r3, r2
 801ae7c:	b25b      	sxtb	r3, r3
 801ae7e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801ae80:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801ae82:	f107 030f 	add.w	r3, r7, #15
 801ae86:	2201      	movs	r2, #1
 801ae88:	4619      	mov	r1, r3
 801ae8a:	2084      	movs	r0, #132	@ 0x84
 801ae8c:	f000 fe58 	bl	801bb40 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801ae90:	4b03      	ldr	r3, [pc, #12]	@ (801aea0 <SUBGRF_SetSleep+0x64>)
 801ae92:	2200      	movs	r2, #0
 801ae94:	701a      	strb	r2, [r3, #0]
}
 801ae96:	bf00      	nop
 801ae98:	3710      	adds	r7, #16
 801ae9a:	46bd      	mov	sp, r7
 801ae9c:	bd80      	pop	{r7, pc}
 801ae9e:	bf00      	nop
 801aea0:	20002154 	.word	0x20002154

0801aea4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801aea4:	b580      	push	{r7, lr}
 801aea6:	b082      	sub	sp, #8
 801aea8:	af00      	add	r7, sp, #0
 801aeaa:	4603      	mov	r3, r0
 801aeac:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801aeae:	1dfb      	adds	r3, r7, #7
 801aeb0:	2201      	movs	r2, #1
 801aeb2:	4619      	mov	r1, r3
 801aeb4:	2080      	movs	r0, #128	@ 0x80
 801aeb6:	f000 fe43 	bl	801bb40 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801aeba:	79fb      	ldrb	r3, [r7, #7]
 801aebc:	2b00      	cmp	r3, #0
 801aebe:	d103      	bne.n	801aec8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801aec0:	4b05      	ldr	r3, [pc, #20]	@ (801aed8 <SUBGRF_SetStandby+0x34>)
 801aec2:	2201      	movs	r2, #1
 801aec4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801aec6:	e002      	b.n	801aece <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801aec8:	4b03      	ldr	r3, [pc, #12]	@ (801aed8 <SUBGRF_SetStandby+0x34>)
 801aeca:	2202      	movs	r2, #2
 801aecc:	701a      	strb	r2, [r3, #0]
}
 801aece:	bf00      	nop
 801aed0:	3708      	adds	r7, #8
 801aed2:	46bd      	mov	sp, r7
 801aed4:	bd80      	pop	{r7, pc}
 801aed6:	bf00      	nop
 801aed8:	20002154 	.word	0x20002154

0801aedc <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801aedc:	b580      	push	{r7, lr}
 801aede:	b084      	sub	sp, #16
 801aee0:	af00      	add	r7, sp, #0
 801aee2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801aee4:	4b0c      	ldr	r3, [pc, #48]	@ (801af18 <SUBGRF_SetTx+0x3c>)
 801aee6:	2204      	movs	r2, #4
 801aee8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801aeea:	687b      	ldr	r3, [r7, #4]
 801aeec:	0c1b      	lsrs	r3, r3, #16
 801aeee:	b2db      	uxtb	r3, r3
 801aef0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801aef2:	687b      	ldr	r3, [r7, #4]
 801aef4:	0a1b      	lsrs	r3, r3, #8
 801aef6:	b2db      	uxtb	r3, r3
 801aef8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801aefa:	687b      	ldr	r3, [r7, #4]
 801aefc:	b2db      	uxtb	r3, r3
 801aefe:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801af00:	f107 030c 	add.w	r3, r7, #12
 801af04:	2203      	movs	r2, #3
 801af06:	4619      	mov	r1, r3
 801af08:	2083      	movs	r0, #131	@ 0x83
 801af0a:	f000 fe19 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801af0e:	bf00      	nop
 801af10:	3710      	adds	r7, #16
 801af12:	46bd      	mov	sp, r7
 801af14:	bd80      	pop	{r7, pc}
 801af16:	bf00      	nop
 801af18:	20002154 	.word	0x20002154

0801af1c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801af1c:	b580      	push	{r7, lr}
 801af1e:	b084      	sub	sp, #16
 801af20:	af00      	add	r7, sp, #0
 801af22:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801af24:	4b0c      	ldr	r3, [pc, #48]	@ (801af58 <SUBGRF_SetRx+0x3c>)
 801af26:	2205      	movs	r2, #5
 801af28:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801af2a:	687b      	ldr	r3, [r7, #4]
 801af2c:	0c1b      	lsrs	r3, r3, #16
 801af2e:	b2db      	uxtb	r3, r3
 801af30:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801af32:	687b      	ldr	r3, [r7, #4]
 801af34:	0a1b      	lsrs	r3, r3, #8
 801af36:	b2db      	uxtb	r3, r3
 801af38:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801af3a:	687b      	ldr	r3, [r7, #4]
 801af3c:	b2db      	uxtb	r3, r3
 801af3e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801af40:	f107 030c 	add.w	r3, r7, #12
 801af44:	2203      	movs	r2, #3
 801af46:	4619      	mov	r1, r3
 801af48:	2082      	movs	r0, #130	@ 0x82
 801af4a:	f000 fdf9 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801af4e:	bf00      	nop
 801af50:	3710      	adds	r7, #16
 801af52:	46bd      	mov	sp, r7
 801af54:	bd80      	pop	{r7, pc}
 801af56:	bf00      	nop
 801af58:	20002154 	.word	0x20002154

0801af5c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801af5c:	b580      	push	{r7, lr}
 801af5e:	b084      	sub	sp, #16
 801af60:	af00      	add	r7, sp, #0
 801af62:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801af64:	4b0e      	ldr	r3, [pc, #56]	@ (801afa0 <SUBGRF_SetRxBoosted+0x44>)
 801af66:	2205      	movs	r2, #5
 801af68:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801af6a:	2197      	movs	r1, #151	@ 0x97
 801af6c:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801af70:	f000 fd1c 	bl	801b9ac <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801af74:	687b      	ldr	r3, [r7, #4]
 801af76:	0c1b      	lsrs	r3, r3, #16
 801af78:	b2db      	uxtb	r3, r3
 801af7a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801af7c:	687b      	ldr	r3, [r7, #4]
 801af7e:	0a1b      	lsrs	r3, r3, #8
 801af80:	b2db      	uxtb	r3, r3
 801af82:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801af84:	687b      	ldr	r3, [r7, #4]
 801af86:	b2db      	uxtb	r3, r3
 801af88:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801af8a:	f107 030c 	add.w	r3, r7, #12
 801af8e:	2203      	movs	r2, #3
 801af90:	4619      	mov	r1, r3
 801af92:	2082      	movs	r0, #130	@ 0x82
 801af94:	f000 fdd4 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801af98:	bf00      	nop
 801af9a:	3710      	adds	r7, #16
 801af9c:	46bd      	mov	sp, r7
 801af9e:	bd80      	pop	{r7, pc}
 801afa0:	20002154 	.word	0x20002154

0801afa4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801afa4:	b580      	push	{r7, lr}
 801afa6:	b084      	sub	sp, #16
 801afa8:	af00      	add	r7, sp, #0
 801afaa:	6078      	str	r0, [r7, #4]
 801afac:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801afae:	687b      	ldr	r3, [r7, #4]
 801afb0:	0c1b      	lsrs	r3, r3, #16
 801afb2:	b2db      	uxtb	r3, r3
 801afb4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801afb6:	687b      	ldr	r3, [r7, #4]
 801afb8:	0a1b      	lsrs	r3, r3, #8
 801afba:	b2db      	uxtb	r3, r3
 801afbc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801afbe:	687b      	ldr	r3, [r7, #4]
 801afc0:	b2db      	uxtb	r3, r3
 801afc2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801afc4:	683b      	ldr	r3, [r7, #0]
 801afc6:	0c1b      	lsrs	r3, r3, #16
 801afc8:	b2db      	uxtb	r3, r3
 801afca:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801afcc:	683b      	ldr	r3, [r7, #0]
 801afce:	0a1b      	lsrs	r3, r3, #8
 801afd0:	b2db      	uxtb	r3, r3
 801afd2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801afd4:	683b      	ldr	r3, [r7, #0]
 801afd6:	b2db      	uxtb	r3, r3
 801afd8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801afda:	f107 0308 	add.w	r3, r7, #8
 801afde:	2206      	movs	r2, #6
 801afe0:	4619      	mov	r1, r3
 801afe2:	2094      	movs	r0, #148	@ 0x94
 801afe4:	f000 fdac 	bl	801bb40 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801afe8:	4b03      	ldr	r3, [pc, #12]	@ (801aff8 <SUBGRF_SetRxDutyCycle+0x54>)
 801afea:	2206      	movs	r2, #6
 801afec:	701a      	strb	r2, [r3, #0]
}
 801afee:	bf00      	nop
 801aff0:	3710      	adds	r7, #16
 801aff2:	46bd      	mov	sp, r7
 801aff4:	bd80      	pop	{r7, pc}
 801aff6:	bf00      	nop
 801aff8:	20002154 	.word	0x20002154

0801affc <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801affc:	b580      	push	{r7, lr}
 801affe:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801b000:	2200      	movs	r2, #0
 801b002:	2100      	movs	r1, #0
 801b004:	20c5      	movs	r0, #197	@ 0xc5
 801b006:	f000 fd9b 	bl	801bb40 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801b00a:	4b02      	ldr	r3, [pc, #8]	@ (801b014 <SUBGRF_SetCad+0x18>)
 801b00c:	2207      	movs	r2, #7
 801b00e:	701a      	strb	r2, [r3, #0]
}
 801b010:	bf00      	nop
 801b012:	bd80      	pop	{r7, pc}
 801b014:	20002154 	.word	0x20002154

0801b018 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801b018:	b580      	push	{r7, lr}
 801b01a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801b01c:	2200      	movs	r2, #0
 801b01e:	2100      	movs	r1, #0
 801b020:	20d1      	movs	r0, #209	@ 0xd1
 801b022:	f000 fd8d 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b026:	bf00      	nop
 801b028:	bd80      	pop	{r7, pc}

0801b02a <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801b02a:	b580      	push	{r7, lr}
 801b02c:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801b02e:	2200      	movs	r2, #0
 801b030:	2100      	movs	r1, #0
 801b032:	20d2      	movs	r0, #210	@ 0xd2
 801b034:	f000 fd84 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b038:	bf00      	nop
 801b03a:	bd80      	pop	{r7, pc}

0801b03c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801b03c:	b580      	push	{r7, lr}
 801b03e:	b082      	sub	sp, #8
 801b040:	af00      	add	r7, sp, #0
 801b042:	4603      	mov	r3, r0
 801b044:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801b046:	1dfb      	adds	r3, r7, #7
 801b048:	2201      	movs	r2, #1
 801b04a:	4619      	mov	r1, r3
 801b04c:	209f      	movs	r0, #159	@ 0x9f
 801b04e:	f000 fd77 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b052:	bf00      	nop
 801b054:	3708      	adds	r7, #8
 801b056:	46bd      	mov	sp, r7
 801b058:	bd80      	pop	{r7, pc}

0801b05a <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801b05a:	b580      	push	{r7, lr}
 801b05c:	b084      	sub	sp, #16
 801b05e:	af00      	add	r7, sp, #0
 801b060:	4603      	mov	r3, r0
 801b062:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801b064:	1dfb      	adds	r3, r7, #7
 801b066:	2201      	movs	r2, #1
 801b068:	4619      	mov	r1, r3
 801b06a:	20a0      	movs	r0, #160	@ 0xa0
 801b06c:	f000 fd68 	bl	801bb40 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801b070:	79fb      	ldrb	r3, [r7, #7]
 801b072:	2b3f      	cmp	r3, #63	@ 0x3f
 801b074:	d91c      	bls.n	801b0b0 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801b076:	79fb      	ldrb	r3, [r7, #7]
 801b078:	085b      	lsrs	r3, r3, #1
 801b07a:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801b07c:	2300      	movs	r3, #0
 801b07e:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801b080:	2300      	movs	r3, #0
 801b082:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801b084:	e005      	b.n	801b092 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801b086:	7bfb      	ldrb	r3, [r7, #15]
 801b088:	089b      	lsrs	r3, r3, #2
 801b08a:	73fb      	strb	r3, [r7, #15]
            exp++;
 801b08c:	7bbb      	ldrb	r3, [r7, #14]
 801b08e:	3301      	adds	r3, #1
 801b090:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801b092:	7bfb      	ldrb	r3, [r7, #15]
 801b094:	2b1f      	cmp	r3, #31
 801b096:	d8f6      	bhi.n	801b086 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801b098:	7bfb      	ldrb	r3, [r7, #15]
 801b09a:	00db      	lsls	r3, r3, #3
 801b09c:	b2da      	uxtb	r2, r3
 801b09e:	7bbb      	ldrb	r3, [r7, #14]
 801b0a0:	4413      	add	r3, r2
 801b0a2:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801b0a4:	7b7b      	ldrb	r3, [r7, #13]
 801b0a6:	4619      	mov	r1, r3
 801b0a8:	f240 7006 	movw	r0, #1798	@ 0x706
 801b0ac:	f000 fc7e 	bl	801b9ac <SUBGRF_WriteRegister>
    }
}
 801b0b0:	bf00      	nop
 801b0b2:	3710      	adds	r7, #16
 801b0b4:	46bd      	mov	sp, r7
 801b0b6:	bd80      	pop	{r7, pc}

0801b0b8 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801b0b8:	b580      	push	{r7, lr}
 801b0ba:	b082      	sub	sp, #8
 801b0bc:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801b0be:	f7f0 ff20 	bl	800bf02 <RBI_IsDCDC>
 801b0c2:	4603      	mov	r3, r0
 801b0c4:	2b01      	cmp	r3, #1
 801b0c6:	d102      	bne.n	801b0ce <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801b0c8:	2301      	movs	r3, #1
 801b0ca:	71fb      	strb	r3, [r7, #7]
 801b0cc:	e001      	b.n	801b0d2 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801b0ce:	2300      	movs	r3, #0
 801b0d0:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801b0d2:	1dfb      	adds	r3, r7, #7
 801b0d4:	2201      	movs	r2, #1
 801b0d6:	4619      	mov	r1, r3
 801b0d8:	2096      	movs	r0, #150	@ 0x96
 801b0da:	f000 fd31 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b0de:	bf00      	nop
 801b0e0:	3708      	adds	r7, #8
 801b0e2:	46bd      	mov	sp, r7
 801b0e4:	bd80      	pop	{r7, pc}

0801b0e6 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801b0e6:	b580      	push	{r7, lr}
 801b0e8:	b084      	sub	sp, #16
 801b0ea:	af00      	add	r7, sp, #0
 801b0ec:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b0ee:	793b      	ldrb	r3, [r7, #4]
 801b0f0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801b0f4:	b2db      	uxtb	r3, r3
 801b0f6:	b25b      	sxtb	r3, r3
 801b0f8:	019b      	lsls	r3, r3, #6
 801b0fa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b0fc:	793b      	ldrb	r3, [r7, #4]
 801b0fe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801b102:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b104:	b25b      	sxtb	r3, r3
 801b106:	015b      	lsls	r3, r3, #5
 801b108:	b25b      	sxtb	r3, r3
 801b10a:	4313      	orrs	r3, r2
 801b10c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b10e:	793b      	ldrb	r3, [r7, #4]
 801b110:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b114:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b116:	b25b      	sxtb	r3, r3
 801b118:	011b      	lsls	r3, r3, #4
 801b11a:	b25b      	sxtb	r3, r3
 801b11c:	4313      	orrs	r3, r2
 801b11e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b120:	793b      	ldrb	r3, [r7, #4]
 801b122:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801b126:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b128:	b25b      	sxtb	r3, r3
 801b12a:	00db      	lsls	r3, r3, #3
 801b12c:	b25b      	sxtb	r3, r3
 801b12e:	4313      	orrs	r3, r2
 801b130:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b132:	793b      	ldrb	r3, [r7, #4]
 801b134:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b138:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b13a:	b25b      	sxtb	r3, r3
 801b13c:	009b      	lsls	r3, r3, #2
 801b13e:	b25b      	sxtb	r3, r3
 801b140:	4313      	orrs	r3, r2
 801b142:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b144:	793b      	ldrb	r3, [r7, #4]
 801b146:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b14a:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b14c:	b25b      	sxtb	r3, r3
 801b14e:	005b      	lsls	r3, r3, #1
 801b150:	b25b      	sxtb	r3, r3
 801b152:	4313      	orrs	r3, r2
 801b154:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801b156:	793b      	ldrb	r3, [r7, #4]
 801b158:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b15c:	b2db      	uxtb	r3, r3
 801b15e:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b160:	4313      	orrs	r3, r2
 801b162:	b25b      	sxtb	r3, r3
 801b164:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b166:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801b168:	f107 030f 	add.w	r3, r7, #15
 801b16c:	2201      	movs	r2, #1
 801b16e:	4619      	mov	r1, r3
 801b170:	2089      	movs	r0, #137	@ 0x89
 801b172:	f000 fce5 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b176:	bf00      	nop
 801b178:	3710      	adds	r7, #16
 801b17a:	46bd      	mov	sp, r7
 801b17c:	bd80      	pop	{r7, pc}
	...

0801b180 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801b180:	b580      	push	{r7, lr}
 801b182:	b084      	sub	sp, #16
 801b184:	af00      	add	r7, sp, #0
 801b186:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801b188:	687b      	ldr	r3, [r7, #4]
 801b18a:	4a1d      	ldr	r2, [pc, #116]	@ (801b200 <SUBGRF_CalibrateImage+0x80>)
 801b18c:	4293      	cmp	r3, r2
 801b18e:	d904      	bls.n	801b19a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801b190:	23e1      	movs	r3, #225	@ 0xe1
 801b192:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801b194:	23e9      	movs	r3, #233	@ 0xe9
 801b196:	737b      	strb	r3, [r7, #13]
 801b198:	e027      	b.n	801b1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801b19a:	687b      	ldr	r3, [r7, #4]
 801b19c:	4a19      	ldr	r2, [pc, #100]	@ (801b204 <SUBGRF_CalibrateImage+0x84>)
 801b19e:	4293      	cmp	r3, r2
 801b1a0:	d904      	bls.n	801b1ac <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801b1a2:	23d7      	movs	r3, #215	@ 0xd7
 801b1a4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801b1a6:	23db      	movs	r3, #219	@ 0xdb
 801b1a8:	737b      	strb	r3, [r7, #13]
 801b1aa:	e01e      	b.n	801b1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801b1ac:	687b      	ldr	r3, [r7, #4]
 801b1ae:	4a16      	ldr	r2, [pc, #88]	@ (801b208 <SUBGRF_CalibrateImage+0x88>)
 801b1b0:	4293      	cmp	r3, r2
 801b1b2:	d904      	bls.n	801b1be <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801b1b4:	23c1      	movs	r3, #193	@ 0xc1
 801b1b6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801b1b8:	23c5      	movs	r3, #197	@ 0xc5
 801b1ba:	737b      	strb	r3, [r7, #13]
 801b1bc:	e015      	b.n	801b1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801b1be:	687b      	ldr	r3, [r7, #4]
 801b1c0:	4a12      	ldr	r2, [pc, #72]	@ (801b20c <SUBGRF_CalibrateImage+0x8c>)
 801b1c2:	4293      	cmp	r3, r2
 801b1c4:	d904      	bls.n	801b1d0 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801b1c6:	2375      	movs	r3, #117	@ 0x75
 801b1c8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801b1ca:	2381      	movs	r3, #129	@ 0x81
 801b1cc:	737b      	strb	r3, [r7, #13]
 801b1ce:	e00c      	b.n	801b1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801b1d0:	687b      	ldr	r3, [r7, #4]
 801b1d2:	4a0f      	ldr	r2, [pc, #60]	@ (801b210 <SUBGRF_CalibrateImage+0x90>)
 801b1d4:	4293      	cmp	r3, r2
 801b1d6:	d904      	bls.n	801b1e2 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801b1d8:	236b      	movs	r3, #107	@ 0x6b
 801b1da:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801b1dc:	236f      	movs	r3, #111	@ 0x6f
 801b1de:	737b      	strb	r3, [r7, #13]
 801b1e0:	e003      	b.n	801b1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801b1e2:	2329      	movs	r3, #41	@ 0x29
 801b1e4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801b1e6:	232b      	movs	r3, #43	@ 0x2b
 801b1e8:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801b1ea:	f107 030c 	add.w	r3, r7, #12
 801b1ee:	2202      	movs	r2, #2
 801b1f0:	4619      	mov	r1, r3
 801b1f2:	2098      	movs	r0, #152	@ 0x98
 801b1f4:	f000 fca4 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b1f8:	bf00      	nop
 801b1fa:	3710      	adds	r7, #16
 801b1fc:	46bd      	mov	sp, r7
 801b1fe:	bd80      	pop	{r7, pc}
 801b200:	35a4e900 	.word	0x35a4e900
 801b204:	32a9f880 	.word	0x32a9f880
 801b208:	2de54480 	.word	0x2de54480
 801b20c:	1b6b0b00 	.word	0x1b6b0b00
 801b210:	1954fc40 	.word	0x1954fc40

0801b214 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801b214:	b590      	push	{r4, r7, lr}
 801b216:	b085      	sub	sp, #20
 801b218:	af00      	add	r7, sp, #0
 801b21a:	4604      	mov	r4, r0
 801b21c:	4608      	mov	r0, r1
 801b21e:	4611      	mov	r1, r2
 801b220:	461a      	mov	r2, r3
 801b222:	4623      	mov	r3, r4
 801b224:	71fb      	strb	r3, [r7, #7]
 801b226:	4603      	mov	r3, r0
 801b228:	71bb      	strb	r3, [r7, #6]
 801b22a:	460b      	mov	r3, r1
 801b22c:	717b      	strb	r3, [r7, #5]
 801b22e:	4613      	mov	r3, r2
 801b230:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801b232:	79fb      	ldrb	r3, [r7, #7]
 801b234:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801b236:	79bb      	ldrb	r3, [r7, #6]
 801b238:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801b23a:	797b      	ldrb	r3, [r7, #5]
 801b23c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801b23e:	793b      	ldrb	r3, [r7, #4]
 801b240:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801b242:	f107 030c 	add.w	r3, r7, #12
 801b246:	2204      	movs	r2, #4
 801b248:	4619      	mov	r1, r3
 801b24a:	2095      	movs	r0, #149	@ 0x95
 801b24c:	f000 fc78 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b250:	bf00      	nop
 801b252:	3714      	adds	r7, #20
 801b254:	46bd      	mov	sp, r7
 801b256:	bd90      	pop	{r4, r7, pc}

0801b258 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801b258:	b590      	push	{r4, r7, lr}
 801b25a:	b085      	sub	sp, #20
 801b25c:	af00      	add	r7, sp, #0
 801b25e:	4604      	mov	r4, r0
 801b260:	4608      	mov	r0, r1
 801b262:	4611      	mov	r1, r2
 801b264:	461a      	mov	r2, r3
 801b266:	4623      	mov	r3, r4
 801b268:	80fb      	strh	r3, [r7, #6]
 801b26a:	4603      	mov	r3, r0
 801b26c:	80bb      	strh	r3, [r7, #4]
 801b26e:	460b      	mov	r3, r1
 801b270:	807b      	strh	r3, [r7, #2]
 801b272:	4613      	mov	r3, r2
 801b274:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801b276:	88fb      	ldrh	r3, [r7, #6]
 801b278:	0a1b      	lsrs	r3, r3, #8
 801b27a:	b29b      	uxth	r3, r3
 801b27c:	b2db      	uxtb	r3, r3
 801b27e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801b280:	88fb      	ldrh	r3, [r7, #6]
 801b282:	b2db      	uxtb	r3, r3
 801b284:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801b286:	88bb      	ldrh	r3, [r7, #4]
 801b288:	0a1b      	lsrs	r3, r3, #8
 801b28a:	b29b      	uxth	r3, r3
 801b28c:	b2db      	uxtb	r3, r3
 801b28e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801b290:	88bb      	ldrh	r3, [r7, #4]
 801b292:	b2db      	uxtb	r3, r3
 801b294:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801b296:	887b      	ldrh	r3, [r7, #2]
 801b298:	0a1b      	lsrs	r3, r3, #8
 801b29a:	b29b      	uxth	r3, r3
 801b29c:	b2db      	uxtb	r3, r3
 801b29e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801b2a0:	887b      	ldrh	r3, [r7, #2]
 801b2a2:	b2db      	uxtb	r3, r3
 801b2a4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801b2a6:	883b      	ldrh	r3, [r7, #0]
 801b2a8:	0a1b      	lsrs	r3, r3, #8
 801b2aa:	b29b      	uxth	r3, r3
 801b2ac:	b2db      	uxtb	r3, r3
 801b2ae:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801b2b0:	883b      	ldrh	r3, [r7, #0]
 801b2b2:	b2db      	uxtb	r3, r3
 801b2b4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801b2b6:	f107 0308 	add.w	r3, r7, #8
 801b2ba:	2208      	movs	r2, #8
 801b2bc:	4619      	mov	r1, r3
 801b2be:	2008      	movs	r0, #8
 801b2c0:	f000 fc3e 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b2c4:	bf00      	nop
 801b2c6:	3714      	adds	r7, #20
 801b2c8:	46bd      	mov	sp, r7
 801b2ca:	bd90      	pop	{r4, r7, pc}

0801b2cc <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801b2cc:	b580      	push	{r7, lr}
 801b2ce:	b084      	sub	sp, #16
 801b2d0:	af00      	add	r7, sp, #0
 801b2d2:	4603      	mov	r3, r0
 801b2d4:	6039      	str	r1, [r7, #0]
 801b2d6:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801b2d8:	79fb      	ldrb	r3, [r7, #7]
 801b2da:	f003 0307 	and.w	r3, r3, #7
 801b2de:	b2db      	uxtb	r3, r3
 801b2e0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b2e2:	683b      	ldr	r3, [r7, #0]
 801b2e4:	0c1b      	lsrs	r3, r3, #16
 801b2e6:	b2db      	uxtb	r3, r3
 801b2e8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b2ea:	683b      	ldr	r3, [r7, #0]
 801b2ec:	0a1b      	lsrs	r3, r3, #8
 801b2ee:	b2db      	uxtb	r3, r3
 801b2f0:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801b2f2:	683b      	ldr	r3, [r7, #0]
 801b2f4:	b2db      	uxtb	r3, r3
 801b2f6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801b2f8:	f107 030c 	add.w	r3, r7, #12
 801b2fc:	2204      	movs	r2, #4
 801b2fe:	4619      	mov	r1, r3
 801b300:	2097      	movs	r0, #151	@ 0x97
 801b302:	f000 fc1d 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b306:	bf00      	nop
 801b308:	3710      	adds	r7, #16
 801b30a:	46bd      	mov	sp, r7
 801b30c:	bd80      	pop	{r7, pc}
	...

0801b310 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801b310:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b314:	b084      	sub	sp, #16
 801b316:	af00      	add	r7, sp, #0
 801b318:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801b31a:	2300      	movs	r3, #0
 801b31c:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801b31e:	4b1d      	ldr	r3, [pc, #116]	@ (801b394 <SUBGRF_SetRfFrequency+0x84>)
 801b320:	781b      	ldrb	r3, [r3, #0]
 801b322:	f083 0301 	eor.w	r3, r3, #1
 801b326:	b2db      	uxtb	r3, r3
 801b328:	2b00      	cmp	r3, #0
 801b32a:	d005      	beq.n	801b338 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801b32c:	6878      	ldr	r0, [r7, #4]
 801b32e:	f7ff ff27 	bl	801b180 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801b332:	4b18      	ldr	r3, [pc, #96]	@ (801b394 <SUBGRF_SetRfFrequency+0x84>)
 801b334:	2201      	movs	r2, #1
 801b336:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801b338:	687b      	ldr	r3, [r7, #4]
 801b33a:	2200      	movs	r2, #0
 801b33c:	461c      	mov	r4, r3
 801b33e:	4615      	mov	r5, r2
 801b340:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b344:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b348:	4a13      	ldr	r2, [pc, #76]	@ (801b398 <SUBGRF_SetRfFrequency+0x88>)
 801b34a:	f04f 0300 	mov.w	r3, #0
 801b34e:	4640      	mov	r0, r8
 801b350:	4649      	mov	r1, r9
 801b352:	f7e5 fe25 	bl	8000fa0 <__aeabi_uldivmod>
 801b356:	4602      	mov	r2, r0
 801b358:	460b      	mov	r3, r1
 801b35a:	4613      	mov	r3, r2
 801b35c:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801b35e:	68fb      	ldr	r3, [r7, #12]
 801b360:	0e1b      	lsrs	r3, r3, #24
 801b362:	b2db      	uxtb	r3, r3
 801b364:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801b366:	68fb      	ldr	r3, [r7, #12]
 801b368:	0c1b      	lsrs	r3, r3, #16
 801b36a:	b2db      	uxtb	r3, r3
 801b36c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801b36e:	68fb      	ldr	r3, [r7, #12]
 801b370:	0a1b      	lsrs	r3, r3, #8
 801b372:	b2db      	uxtb	r3, r3
 801b374:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801b376:	68fb      	ldr	r3, [r7, #12]
 801b378:	b2db      	uxtb	r3, r3
 801b37a:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801b37c:	f107 0308 	add.w	r3, r7, #8
 801b380:	2204      	movs	r2, #4
 801b382:	4619      	mov	r1, r3
 801b384:	2086      	movs	r0, #134	@ 0x86
 801b386:	f000 fbdb 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b38a:	bf00      	nop
 801b38c:	3710      	adds	r7, #16
 801b38e:	46bd      	mov	sp, r7
 801b390:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b394:	2000215c 	.word	0x2000215c
 801b398:	01e84800 	.word	0x01e84800

0801b39c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801b39c:	b580      	push	{r7, lr}
 801b39e:	b082      	sub	sp, #8
 801b3a0:	af00      	add	r7, sp, #0
 801b3a2:	4603      	mov	r3, r0
 801b3a4:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801b3a6:	79fa      	ldrb	r2, [r7, #7]
 801b3a8:	4b09      	ldr	r3, [pc, #36]	@ (801b3d0 <SUBGRF_SetPacketType+0x34>)
 801b3aa:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801b3ac:	79fb      	ldrb	r3, [r7, #7]
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d104      	bne.n	801b3bc <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801b3b2:	2100      	movs	r1, #0
 801b3b4:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b3b8:	f000 faf8 	bl	801b9ac <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801b3bc:	1dfb      	adds	r3, r7, #7
 801b3be:	2201      	movs	r2, #1
 801b3c0:	4619      	mov	r1, r3
 801b3c2:	208a      	movs	r0, #138	@ 0x8a
 801b3c4:	f000 fbbc 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b3c8:	bf00      	nop
 801b3ca:	3708      	adds	r7, #8
 801b3cc:	46bd      	mov	sp, r7
 801b3ce:	bd80      	pop	{r7, pc}
 801b3d0:	20002155 	.word	0x20002155

0801b3d4 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801b3d4:	b480      	push	{r7}
 801b3d6:	af00      	add	r7, sp, #0
    return PacketType;
 801b3d8:	4b02      	ldr	r3, [pc, #8]	@ (801b3e4 <SUBGRF_GetPacketType+0x10>)
 801b3da:	781b      	ldrb	r3, [r3, #0]
}
 801b3dc:	4618      	mov	r0, r3
 801b3de:	46bd      	mov	sp, r7
 801b3e0:	bc80      	pop	{r7}
 801b3e2:	4770      	bx	lr
 801b3e4:	20002155 	.word	0x20002155

0801b3e8 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801b3e8:	b580      	push	{r7, lr}
 801b3ea:	b084      	sub	sp, #16
 801b3ec:	af00      	add	r7, sp, #0
 801b3ee:	4603      	mov	r3, r0
 801b3f0:	71fb      	strb	r3, [r7, #7]
 801b3f2:	460b      	mov	r3, r1
 801b3f4:	71bb      	strb	r3, [r7, #6]
 801b3f6:	4613      	mov	r3, r2
 801b3f8:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801b3fa:	79fb      	ldrb	r3, [r7, #7]
 801b3fc:	2b01      	cmp	r3, #1
 801b3fe:	d149      	bne.n	801b494 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801b400:	2000      	movs	r0, #0
 801b402:	f7f0 fd85 	bl	800bf10 <RBI_GetRFOMaxPowerConfig>
 801b406:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801b408:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b40c:	68fa      	ldr	r2, [r7, #12]
 801b40e:	429a      	cmp	r2, r3
 801b410:	da01      	bge.n	801b416 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801b412:	68fb      	ldr	r3, [r7, #12]
 801b414:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801b416:	68fb      	ldr	r3, [r7, #12]
 801b418:	2b0e      	cmp	r3, #14
 801b41a:	d10e      	bne.n	801b43a <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801b41c:	2301      	movs	r3, #1
 801b41e:	2201      	movs	r2, #1
 801b420:	2100      	movs	r1, #0
 801b422:	2004      	movs	r0, #4
 801b424:	f7ff fef6 	bl	801b214 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b428:	79ba      	ldrb	r2, [r7, #6]
 801b42a:	68fb      	ldr	r3, [r7, #12]
 801b42c:	b2db      	uxtb	r3, r3
 801b42e:	1ad3      	subs	r3, r2, r3
 801b430:	b2db      	uxtb	r3, r3
 801b432:	330e      	adds	r3, #14
 801b434:	b2db      	uxtb	r3, r3
 801b436:	71bb      	strb	r3, [r7, #6]
 801b438:	e01f      	b.n	801b47a <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801b43a:	68fb      	ldr	r3, [r7, #12]
 801b43c:	2b0a      	cmp	r3, #10
 801b43e:	d10e      	bne.n	801b45e <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801b440:	2301      	movs	r3, #1
 801b442:	2201      	movs	r2, #1
 801b444:	2100      	movs	r1, #0
 801b446:	2001      	movs	r0, #1
 801b448:	f7ff fee4 	bl	801b214 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801b44c:	79ba      	ldrb	r2, [r7, #6]
 801b44e:	68fb      	ldr	r3, [r7, #12]
 801b450:	b2db      	uxtb	r3, r3
 801b452:	1ad3      	subs	r3, r2, r3
 801b454:	b2db      	uxtb	r3, r3
 801b456:	330d      	adds	r3, #13
 801b458:	b2db      	uxtb	r3, r3
 801b45a:	71bb      	strb	r3, [r7, #6]
 801b45c:	e00d      	b.n	801b47a <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801b45e:	2301      	movs	r3, #1
 801b460:	2201      	movs	r2, #1
 801b462:	2100      	movs	r1, #0
 801b464:	2007      	movs	r0, #7
 801b466:	f7ff fed5 	bl	801b214 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b46a:	79ba      	ldrb	r2, [r7, #6]
 801b46c:	68fb      	ldr	r3, [r7, #12]
 801b46e:	b2db      	uxtb	r3, r3
 801b470:	1ad3      	subs	r3, r2, r3
 801b472:	b2db      	uxtb	r3, r3
 801b474:	330e      	adds	r3, #14
 801b476:	b2db      	uxtb	r3, r3
 801b478:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801b47a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b47e:	f113 0f11 	cmn.w	r3, #17
 801b482:	da01      	bge.n	801b488 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801b484:	23ef      	movs	r3, #239	@ 0xef
 801b486:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801b488:	2118      	movs	r1, #24
 801b48a:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b48e:	f000 fa8d 	bl	801b9ac <SUBGRF_WriteRegister>
 801b492:	e067      	b.n	801b564 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801b494:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b498:	f000 faaa 	bl	801b9f0 <SUBGRF_ReadRegister>
 801b49c:	4603      	mov	r3, r0
 801b49e:	f043 031e 	orr.w	r3, r3, #30
 801b4a2:	b2db      	uxtb	r3, r3
 801b4a4:	4619      	mov	r1, r3
 801b4a6:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b4aa:	f000 fa7f 	bl	801b9ac <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801b4ae:	2001      	movs	r0, #1
 801b4b0:	f7f0 fd2e 	bl	800bf10 <RBI_GetRFOMaxPowerConfig>
 801b4b4:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801b4b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b4ba:	68fa      	ldr	r2, [r7, #12]
 801b4bc:	429a      	cmp	r2, r3
 801b4be:	da01      	bge.n	801b4c4 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801b4c0:	68fb      	ldr	r3, [r7, #12]
 801b4c2:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801b4c4:	68fb      	ldr	r3, [r7, #12]
 801b4c6:	2b14      	cmp	r3, #20
 801b4c8:	d10e      	bne.n	801b4e8 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801b4ca:	2301      	movs	r3, #1
 801b4cc:	2200      	movs	r2, #0
 801b4ce:	2105      	movs	r1, #5
 801b4d0:	2003      	movs	r0, #3
 801b4d2:	f7ff fe9f 	bl	801b214 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b4d6:	79ba      	ldrb	r2, [r7, #6]
 801b4d8:	68fb      	ldr	r3, [r7, #12]
 801b4da:	b2db      	uxtb	r3, r3
 801b4dc:	1ad3      	subs	r3, r2, r3
 801b4de:	b2db      	uxtb	r3, r3
 801b4e0:	3316      	adds	r3, #22
 801b4e2:	b2db      	uxtb	r3, r3
 801b4e4:	71bb      	strb	r3, [r7, #6]
 801b4e6:	e031      	b.n	801b54c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801b4e8:	68fb      	ldr	r3, [r7, #12]
 801b4ea:	2b11      	cmp	r3, #17
 801b4ec:	d10e      	bne.n	801b50c <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801b4ee:	2301      	movs	r3, #1
 801b4f0:	2200      	movs	r2, #0
 801b4f2:	2103      	movs	r1, #3
 801b4f4:	2002      	movs	r0, #2
 801b4f6:	f7ff fe8d 	bl	801b214 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b4fa:	79ba      	ldrb	r2, [r7, #6]
 801b4fc:	68fb      	ldr	r3, [r7, #12]
 801b4fe:	b2db      	uxtb	r3, r3
 801b500:	1ad3      	subs	r3, r2, r3
 801b502:	b2db      	uxtb	r3, r3
 801b504:	3316      	adds	r3, #22
 801b506:	b2db      	uxtb	r3, r3
 801b508:	71bb      	strb	r3, [r7, #6]
 801b50a:	e01f      	b.n	801b54c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801b50c:	68fb      	ldr	r3, [r7, #12]
 801b50e:	2b0e      	cmp	r3, #14
 801b510:	d10e      	bne.n	801b530 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801b512:	2301      	movs	r3, #1
 801b514:	2200      	movs	r2, #0
 801b516:	2102      	movs	r1, #2
 801b518:	2002      	movs	r0, #2
 801b51a:	f7ff fe7b 	bl	801b214 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b51e:	79ba      	ldrb	r2, [r7, #6]
 801b520:	68fb      	ldr	r3, [r7, #12]
 801b522:	b2db      	uxtb	r3, r3
 801b524:	1ad3      	subs	r3, r2, r3
 801b526:	b2db      	uxtb	r3, r3
 801b528:	330e      	adds	r3, #14
 801b52a:	b2db      	uxtb	r3, r3
 801b52c:	71bb      	strb	r3, [r7, #6]
 801b52e:	e00d      	b.n	801b54c <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801b530:	2301      	movs	r3, #1
 801b532:	2200      	movs	r2, #0
 801b534:	2107      	movs	r1, #7
 801b536:	2004      	movs	r0, #4
 801b538:	f7ff fe6c 	bl	801b214 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b53c:	79ba      	ldrb	r2, [r7, #6]
 801b53e:	68fb      	ldr	r3, [r7, #12]
 801b540:	b2db      	uxtb	r3, r3
 801b542:	1ad3      	subs	r3, r2, r3
 801b544:	b2db      	uxtb	r3, r3
 801b546:	3316      	adds	r3, #22
 801b548:	b2db      	uxtb	r3, r3
 801b54a:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801b54c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b550:	f113 0f09 	cmn.w	r3, #9
 801b554:	da01      	bge.n	801b55a <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801b556:	23f7      	movs	r3, #247	@ 0xf7
 801b558:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801b55a:	2138      	movs	r1, #56	@ 0x38
 801b55c:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b560:	f000 fa24 	bl	801b9ac <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801b564:	79bb      	ldrb	r3, [r7, #6]
 801b566:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801b568:	797b      	ldrb	r3, [r7, #5]
 801b56a:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801b56c:	f107 0308 	add.w	r3, r7, #8
 801b570:	2202      	movs	r2, #2
 801b572:	4619      	mov	r1, r3
 801b574:	208e      	movs	r0, #142	@ 0x8e
 801b576:	f000 fae3 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b57a:	bf00      	nop
 801b57c:	3710      	adds	r7, #16
 801b57e:	46bd      	mov	sp, r7
 801b580:	bd80      	pop	{r7, pc}
	...

0801b584 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801b584:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b588:	b086      	sub	sp, #24
 801b58a:	af00      	add	r7, sp, #0
 801b58c:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801b58e:	2300      	movs	r3, #0
 801b590:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b592:	f107 0308 	add.w	r3, r7, #8
 801b596:	2200      	movs	r2, #0
 801b598:	601a      	str	r2, [r3, #0]
 801b59a:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801b59c:	687b      	ldr	r3, [r7, #4]
 801b59e:	781a      	ldrb	r2, [r3, #0]
 801b5a0:	4b5c      	ldr	r3, [pc, #368]	@ (801b714 <SUBGRF_SetModulationParams+0x190>)
 801b5a2:	781b      	ldrb	r3, [r3, #0]
 801b5a4:	429a      	cmp	r2, r3
 801b5a6:	d004      	beq.n	801b5b2 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801b5a8:	687b      	ldr	r3, [r7, #4]
 801b5aa:	781b      	ldrb	r3, [r3, #0]
 801b5ac:	4618      	mov	r0, r3
 801b5ae:	f7ff fef5 	bl	801b39c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801b5b2:	687b      	ldr	r3, [r7, #4]
 801b5b4:	781b      	ldrb	r3, [r3, #0]
 801b5b6:	2b03      	cmp	r3, #3
 801b5b8:	f200 80a5 	bhi.w	801b706 <SUBGRF_SetModulationParams+0x182>
 801b5bc:	a201      	add	r2, pc, #4	@ (adr r2, 801b5c4 <SUBGRF_SetModulationParams+0x40>)
 801b5be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b5c2:	bf00      	nop
 801b5c4:	0801b5d5 	.word	0x0801b5d5
 801b5c8:	0801b695 	.word	0x0801b695
 801b5cc:	0801b657 	.word	0x0801b657
 801b5d0:	0801b6c3 	.word	0x0801b6c3
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801b5d4:	2308      	movs	r3, #8
 801b5d6:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801b5d8:	687b      	ldr	r3, [r7, #4]
 801b5da:	685b      	ldr	r3, [r3, #4]
 801b5dc:	4a4e      	ldr	r2, [pc, #312]	@ (801b718 <SUBGRF_SetModulationParams+0x194>)
 801b5de:	fbb2 f3f3 	udiv	r3, r2, r3
 801b5e2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b5e4:	697b      	ldr	r3, [r7, #20]
 801b5e6:	0c1b      	lsrs	r3, r3, #16
 801b5e8:	b2db      	uxtb	r3, r3
 801b5ea:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b5ec:	697b      	ldr	r3, [r7, #20]
 801b5ee:	0a1b      	lsrs	r3, r3, #8
 801b5f0:	b2db      	uxtb	r3, r3
 801b5f2:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b5f4:	697b      	ldr	r3, [r7, #20]
 801b5f6:	b2db      	uxtb	r3, r3
 801b5f8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b5fa:	687b      	ldr	r3, [r7, #4]
 801b5fc:	7b1b      	ldrb	r3, [r3, #12]
 801b5fe:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b600:	687b      	ldr	r3, [r7, #4]
 801b602:	7b5b      	ldrb	r3, [r3, #13]
 801b604:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801b606:	687b      	ldr	r3, [r7, #4]
 801b608:	689b      	ldr	r3, [r3, #8]
 801b60a:	2200      	movs	r2, #0
 801b60c:	461c      	mov	r4, r3
 801b60e:	4615      	mov	r5, r2
 801b610:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b614:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b618:	4a40      	ldr	r2, [pc, #256]	@ (801b71c <SUBGRF_SetModulationParams+0x198>)
 801b61a:	f04f 0300 	mov.w	r3, #0
 801b61e:	4640      	mov	r0, r8
 801b620:	4649      	mov	r1, r9
 801b622:	f7e5 fcbd 	bl	8000fa0 <__aeabi_uldivmod>
 801b626:	4602      	mov	r2, r0
 801b628:	460b      	mov	r3, r1
 801b62a:	4613      	mov	r3, r2
 801b62c:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801b62e:	697b      	ldr	r3, [r7, #20]
 801b630:	0c1b      	lsrs	r3, r3, #16
 801b632:	b2db      	uxtb	r3, r3
 801b634:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801b636:	697b      	ldr	r3, [r7, #20]
 801b638:	0a1b      	lsrs	r3, r3, #8
 801b63a:	b2db      	uxtb	r3, r3
 801b63c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801b63e:	697b      	ldr	r3, [r7, #20]
 801b640:	b2db      	uxtb	r3, r3
 801b642:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b644:	7cfb      	ldrb	r3, [r7, #19]
 801b646:	b29a      	uxth	r2, r3
 801b648:	f107 0308 	add.w	r3, r7, #8
 801b64c:	4619      	mov	r1, r3
 801b64e:	208b      	movs	r0, #139	@ 0x8b
 801b650:	f000 fa76 	bl	801bb40 <SUBGRF_WriteCommand>
        break;
 801b654:	e058      	b.n	801b708 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 801b656:	2304      	movs	r3, #4
 801b658:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801b65a:	687b      	ldr	r3, [r7, #4]
 801b65c:	691b      	ldr	r3, [r3, #16]
 801b65e:	4a2e      	ldr	r2, [pc, #184]	@ (801b718 <SUBGRF_SetModulationParams+0x194>)
 801b660:	fbb2 f3f3 	udiv	r3, r2, r3
 801b664:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b666:	697b      	ldr	r3, [r7, #20]
 801b668:	0c1b      	lsrs	r3, r3, #16
 801b66a:	b2db      	uxtb	r3, r3
 801b66c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b66e:	697b      	ldr	r3, [r7, #20]
 801b670:	0a1b      	lsrs	r3, r3, #8
 801b672:	b2db      	uxtb	r3, r3
 801b674:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b676:	697b      	ldr	r3, [r7, #20]
 801b678:	b2db      	uxtb	r3, r3
 801b67a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801b67c:	687b      	ldr	r3, [r7, #4]
 801b67e:	7d1b      	ldrb	r3, [r3, #20]
 801b680:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b682:	7cfb      	ldrb	r3, [r7, #19]
 801b684:	b29a      	uxth	r2, r3
 801b686:	f107 0308 	add.w	r3, r7, #8
 801b68a:	4619      	mov	r1, r3
 801b68c:	208b      	movs	r0, #139	@ 0x8b
 801b68e:	f000 fa57 	bl	801bb40 <SUBGRF_WriteCommand>
        break;
 801b692:	e039      	b.n	801b708 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 801b694:	2304      	movs	r3, #4
 801b696:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801b698:	687b      	ldr	r3, [r7, #4]
 801b69a:	7e1b      	ldrb	r3, [r3, #24]
 801b69c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801b69e:	687b      	ldr	r3, [r7, #4]
 801b6a0:	7e5b      	ldrb	r3, [r3, #25]
 801b6a2:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801b6a4:	687b      	ldr	r3, [r7, #4]
 801b6a6:	7e9b      	ldrb	r3, [r3, #26]
 801b6a8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801b6aa:	687b      	ldr	r3, [r7, #4]
 801b6ac:	7edb      	ldrb	r3, [r3, #27]
 801b6ae:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b6b0:	7cfb      	ldrb	r3, [r7, #19]
 801b6b2:	b29a      	uxth	r2, r3
 801b6b4:	f107 0308 	add.w	r3, r7, #8
 801b6b8:	4619      	mov	r1, r3
 801b6ba:	208b      	movs	r0, #139	@ 0x8b
 801b6bc:	f000 fa40 	bl	801bb40 <SUBGRF_WriteCommand>

        break;
 801b6c0:	e022      	b.n	801b708 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 801b6c2:	2305      	movs	r3, #5
 801b6c4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801b6c6:	687b      	ldr	r3, [r7, #4]
 801b6c8:	685b      	ldr	r3, [r3, #4]
 801b6ca:	4a13      	ldr	r2, [pc, #76]	@ (801b718 <SUBGRF_SetModulationParams+0x194>)
 801b6cc:	fbb2 f3f3 	udiv	r3, r2, r3
 801b6d0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b6d2:	697b      	ldr	r3, [r7, #20]
 801b6d4:	0c1b      	lsrs	r3, r3, #16
 801b6d6:	b2db      	uxtb	r3, r3
 801b6d8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b6da:	697b      	ldr	r3, [r7, #20]
 801b6dc:	0a1b      	lsrs	r3, r3, #8
 801b6de:	b2db      	uxtb	r3, r3
 801b6e0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b6e2:	697b      	ldr	r3, [r7, #20]
 801b6e4:	b2db      	uxtb	r3, r3
 801b6e6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b6e8:	687b      	ldr	r3, [r7, #4]
 801b6ea:	7b1b      	ldrb	r3, [r3, #12]
 801b6ec:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b6ee:	687b      	ldr	r3, [r7, #4]
 801b6f0:	7b5b      	ldrb	r3, [r3, #13]
 801b6f2:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b6f4:	7cfb      	ldrb	r3, [r7, #19]
 801b6f6:	b29a      	uxth	r2, r3
 801b6f8:	f107 0308 	add.w	r3, r7, #8
 801b6fc:	4619      	mov	r1, r3
 801b6fe:	208b      	movs	r0, #139	@ 0x8b
 801b700:	f000 fa1e 	bl	801bb40 <SUBGRF_WriteCommand>
        break;
 801b704:	e000      	b.n	801b708 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 801b706:	bf00      	nop
    }
}
 801b708:	bf00      	nop
 801b70a:	3718      	adds	r7, #24
 801b70c:	46bd      	mov	sp, r7
 801b70e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b712:	bf00      	nop
 801b714:	20002155 	.word	0x20002155
 801b718:	3d090000 	.word	0x3d090000
 801b71c:	01e84800 	.word	0x01e84800

0801b720 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801b720:	b580      	push	{r7, lr}
 801b722:	b086      	sub	sp, #24
 801b724:	af00      	add	r7, sp, #0
 801b726:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801b728:	2300      	movs	r3, #0
 801b72a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b72c:	f107 030c 	add.w	r3, r7, #12
 801b730:	2200      	movs	r2, #0
 801b732:	601a      	str	r2, [r3, #0]
 801b734:	605a      	str	r2, [r3, #4]
 801b736:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801b738:	687b      	ldr	r3, [r7, #4]
 801b73a:	781a      	ldrb	r2, [r3, #0]
 801b73c:	4b44      	ldr	r3, [pc, #272]	@ (801b850 <SUBGRF_SetPacketParams+0x130>)
 801b73e:	781b      	ldrb	r3, [r3, #0]
 801b740:	429a      	cmp	r2, r3
 801b742:	d004      	beq.n	801b74e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801b744:	687b      	ldr	r3, [r7, #4]
 801b746:	781b      	ldrb	r3, [r3, #0]
 801b748:	4618      	mov	r0, r3
 801b74a:	f7ff fe27 	bl	801b39c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801b74e:	687b      	ldr	r3, [r7, #4]
 801b750:	781b      	ldrb	r3, [r3, #0]
 801b752:	2b03      	cmp	r3, #3
 801b754:	d878      	bhi.n	801b848 <SUBGRF_SetPacketParams+0x128>
 801b756:	a201      	add	r2, pc, #4	@ (adr r2, 801b75c <SUBGRF_SetPacketParams+0x3c>)
 801b758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b75c:	0801b76d 	.word	0x0801b76d
 801b760:	0801b7fd 	.word	0x0801b7fd
 801b764:	0801b7f1 	.word	0x0801b7f1
 801b768:	0801b76d 	.word	0x0801b76d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801b76c:	687b      	ldr	r3, [r7, #4]
 801b76e:	7a5b      	ldrb	r3, [r3, #9]
 801b770:	2bf1      	cmp	r3, #241	@ 0xf1
 801b772:	d10a      	bne.n	801b78a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801b774:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b778:	f7ff faa6 	bl	801acc8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801b77c:	f248 0005 	movw	r0, #32773	@ 0x8005
 801b780:	f7ff fac2 	bl	801ad08 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801b784:	2302      	movs	r3, #2
 801b786:	75bb      	strb	r3, [r7, #22]
 801b788:	e011      	b.n	801b7ae <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801b78a:	687b      	ldr	r3, [r7, #4]
 801b78c:	7a5b      	ldrb	r3, [r3, #9]
 801b78e:	2bf2      	cmp	r3, #242	@ 0xf2
 801b790:	d10a      	bne.n	801b7a8 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801b792:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801b796:	f7ff fa97 	bl	801acc8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801b79a:	f241 0021 	movw	r0, #4129	@ 0x1021
 801b79e:	f7ff fab3 	bl	801ad08 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801b7a2:	2306      	movs	r3, #6
 801b7a4:	75bb      	strb	r3, [r7, #22]
 801b7a6:	e002      	b.n	801b7ae <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801b7a8:	687b      	ldr	r3, [r7, #4]
 801b7aa:	7a5b      	ldrb	r3, [r3, #9]
 801b7ac:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801b7ae:	2309      	movs	r3, #9
 801b7b0:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801b7b2:	687b      	ldr	r3, [r7, #4]
 801b7b4:	885b      	ldrh	r3, [r3, #2]
 801b7b6:	0a1b      	lsrs	r3, r3, #8
 801b7b8:	b29b      	uxth	r3, r3
 801b7ba:	b2db      	uxtb	r3, r3
 801b7bc:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801b7be:	687b      	ldr	r3, [r7, #4]
 801b7c0:	885b      	ldrh	r3, [r3, #2]
 801b7c2:	b2db      	uxtb	r3, r3
 801b7c4:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801b7c6:	687b      	ldr	r3, [r7, #4]
 801b7c8:	791b      	ldrb	r3, [r3, #4]
 801b7ca:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801b7cc:	687b      	ldr	r3, [r7, #4]
 801b7ce:	795b      	ldrb	r3, [r3, #5]
 801b7d0:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801b7d2:	687b      	ldr	r3, [r7, #4]
 801b7d4:	799b      	ldrb	r3, [r3, #6]
 801b7d6:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801b7d8:	687b      	ldr	r3, [r7, #4]
 801b7da:	79db      	ldrb	r3, [r3, #7]
 801b7dc:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801b7de:	687b      	ldr	r3, [r7, #4]
 801b7e0:	7a1b      	ldrb	r3, [r3, #8]
 801b7e2:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801b7e4:	7dbb      	ldrb	r3, [r7, #22]
 801b7e6:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801b7e8:	687b      	ldr	r3, [r7, #4]
 801b7ea:	7a9b      	ldrb	r3, [r3, #10]
 801b7ec:	753b      	strb	r3, [r7, #20]
        break;
 801b7ee:	e022      	b.n	801b836 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801b7f0:	2301      	movs	r3, #1
 801b7f2:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801b7f4:	687b      	ldr	r3, [r7, #4]
 801b7f6:	7b1b      	ldrb	r3, [r3, #12]
 801b7f8:	733b      	strb	r3, [r7, #12]
        break;
 801b7fa:	e01c      	b.n	801b836 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801b7fc:	2306      	movs	r3, #6
 801b7fe:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801b800:	687b      	ldr	r3, [r7, #4]
 801b802:	89db      	ldrh	r3, [r3, #14]
 801b804:	0a1b      	lsrs	r3, r3, #8
 801b806:	b29b      	uxth	r3, r3
 801b808:	b2db      	uxtb	r3, r3
 801b80a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801b80c:	687b      	ldr	r3, [r7, #4]
 801b80e:	89db      	ldrh	r3, [r3, #14]
 801b810:	b2db      	uxtb	r3, r3
 801b812:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801b814:	687b      	ldr	r3, [r7, #4]
 801b816:	7c1a      	ldrb	r2, [r3, #16]
 801b818:	4b0e      	ldr	r3, [pc, #56]	@ (801b854 <SUBGRF_SetPacketParams+0x134>)
 801b81a:	4611      	mov	r1, r2
 801b81c:	7019      	strb	r1, [r3, #0]
 801b81e:	4613      	mov	r3, r2
 801b820:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801b822:	687b      	ldr	r3, [r7, #4]
 801b824:	7c5b      	ldrb	r3, [r3, #17]
 801b826:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801b828:	687b      	ldr	r3, [r7, #4]
 801b82a:	7c9b      	ldrb	r3, [r3, #18]
 801b82c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801b82e:	687b      	ldr	r3, [r7, #4]
 801b830:	7cdb      	ldrb	r3, [r3, #19]
 801b832:	747b      	strb	r3, [r7, #17]
        break;
 801b834:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801b836:	7dfb      	ldrb	r3, [r7, #23]
 801b838:	b29a      	uxth	r2, r3
 801b83a:	f107 030c 	add.w	r3, r7, #12
 801b83e:	4619      	mov	r1, r3
 801b840:	208c      	movs	r0, #140	@ 0x8c
 801b842:	f000 f97d 	bl	801bb40 <SUBGRF_WriteCommand>
 801b846:	e000      	b.n	801b84a <SUBGRF_SetPacketParams+0x12a>
        return;
 801b848:	bf00      	nop
}
 801b84a:	3718      	adds	r7, #24
 801b84c:	46bd      	mov	sp, r7
 801b84e:	bd80      	pop	{r7, pc}
 801b850:	20002155 	.word	0x20002155
 801b854:	20002156 	.word	0x20002156

0801b858 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801b858:	b580      	push	{r7, lr}
 801b85a:	b084      	sub	sp, #16
 801b85c:	af00      	add	r7, sp, #0
 801b85e:	4603      	mov	r3, r0
 801b860:	460a      	mov	r2, r1
 801b862:	71fb      	strb	r3, [r7, #7]
 801b864:	4613      	mov	r3, r2
 801b866:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801b868:	79fb      	ldrb	r3, [r7, #7]
 801b86a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801b86c:	79bb      	ldrb	r3, [r7, #6]
 801b86e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801b870:	f107 030c 	add.w	r3, r7, #12
 801b874:	2202      	movs	r2, #2
 801b876:	4619      	mov	r1, r3
 801b878:	208f      	movs	r0, #143	@ 0x8f
 801b87a:	f000 f961 	bl	801bb40 <SUBGRF_WriteCommand>
}
 801b87e:	bf00      	nop
 801b880:	3710      	adds	r7, #16
 801b882:	46bd      	mov	sp, r7
 801b884:	bd80      	pop	{r7, pc}

0801b886 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801b886:	b580      	push	{r7, lr}
 801b888:	b082      	sub	sp, #8
 801b88a:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801b88c:	2300      	movs	r3, #0
 801b88e:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801b890:	1d3b      	adds	r3, r7, #4
 801b892:	2201      	movs	r2, #1
 801b894:	4619      	mov	r1, r3
 801b896:	2015      	movs	r0, #21
 801b898:	f000 f974 	bl	801bb84 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801b89c:	793b      	ldrb	r3, [r7, #4]
 801b89e:	425b      	negs	r3, r3
 801b8a0:	105b      	asrs	r3, r3, #1
 801b8a2:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801b8a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801b8a8:	4618      	mov	r0, r3
 801b8aa:	3708      	adds	r7, #8
 801b8ac:	46bd      	mov	sp, r7
 801b8ae:	bd80      	pop	{r7, pc}

0801b8b0 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801b8b0:	b580      	push	{r7, lr}
 801b8b2:	b084      	sub	sp, #16
 801b8b4:	af00      	add	r7, sp, #0
 801b8b6:	6078      	str	r0, [r7, #4]
 801b8b8:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801b8ba:	f107 030c 	add.w	r3, r7, #12
 801b8be:	2202      	movs	r2, #2
 801b8c0:	4619      	mov	r1, r3
 801b8c2:	2013      	movs	r0, #19
 801b8c4:	f000 f95e 	bl	801bb84 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801b8c8:	f7ff fd84 	bl	801b3d4 <SUBGRF_GetPacketType>
 801b8cc:	4603      	mov	r3, r0
 801b8ce:	2b01      	cmp	r3, #1
 801b8d0:	d10d      	bne.n	801b8ee <SUBGRF_GetRxBufferStatus+0x3e>
 801b8d2:	4b0c      	ldr	r3, [pc, #48]	@ (801b904 <SUBGRF_GetRxBufferStatus+0x54>)
 801b8d4:	781b      	ldrb	r3, [r3, #0]
 801b8d6:	b2db      	uxtb	r3, r3
 801b8d8:	2b01      	cmp	r3, #1
 801b8da:	d108      	bne.n	801b8ee <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801b8dc:	f240 7002 	movw	r0, #1794	@ 0x702
 801b8e0:	f000 f886 	bl	801b9f0 <SUBGRF_ReadRegister>
 801b8e4:	4603      	mov	r3, r0
 801b8e6:	461a      	mov	r2, r3
 801b8e8:	687b      	ldr	r3, [r7, #4]
 801b8ea:	701a      	strb	r2, [r3, #0]
 801b8ec:	e002      	b.n	801b8f4 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801b8ee:	7b3a      	ldrb	r2, [r7, #12]
 801b8f0:	687b      	ldr	r3, [r7, #4]
 801b8f2:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801b8f4:	7b7a      	ldrb	r2, [r7, #13]
 801b8f6:	683b      	ldr	r3, [r7, #0]
 801b8f8:	701a      	strb	r2, [r3, #0]
}
 801b8fa:	bf00      	nop
 801b8fc:	3710      	adds	r7, #16
 801b8fe:	46bd      	mov	sp, r7
 801b900:	bd80      	pop	{r7, pc}
 801b902:	bf00      	nop
 801b904:	20002156 	.word	0x20002156

0801b908 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801b908:	b580      	push	{r7, lr}
 801b90a:	b084      	sub	sp, #16
 801b90c:	af00      	add	r7, sp, #0
 801b90e:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801b910:	f107 030c 	add.w	r3, r7, #12
 801b914:	2203      	movs	r2, #3
 801b916:	4619      	mov	r1, r3
 801b918:	2014      	movs	r0, #20
 801b91a:	f000 f933 	bl	801bb84 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801b91e:	f7ff fd59 	bl	801b3d4 <SUBGRF_GetPacketType>
 801b922:	4603      	mov	r3, r0
 801b924:	461a      	mov	r2, r3
 801b926:	687b      	ldr	r3, [r7, #4]
 801b928:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801b92a:	687b      	ldr	r3, [r7, #4]
 801b92c:	781b      	ldrb	r3, [r3, #0]
 801b92e:	2b00      	cmp	r3, #0
 801b930:	d002      	beq.n	801b938 <SUBGRF_GetPacketStatus+0x30>
 801b932:	2b01      	cmp	r3, #1
 801b934:	d013      	beq.n	801b95e <SUBGRF_GetPacketStatus+0x56>
 801b936:	e02a      	b.n	801b98e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801b938:	7b3a      	ldrb	r2, [r7, #12]
 801b93a:	687b      	ldr	r3, [r7, #4]
 801b93c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801b93e:	7b7b      	ldrb	r3, [r7, #13]
 801b940:	425b      	negs	r3, r3
 801b942:	105b      	asrs	r3, r3, #1
 801b944:	b25a      	sxtb	r2, r3
 801b946:	687b      	ldr	r3, [r7, #4]
 801b948:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801b94a:	7bbb      	ldrb	r3, [r7, #14]
 801b94c:	425b      	negs	r3, r3
 801b94e:	105b      	asrs	r3, r3, #1
 801b950:	b25a      	sxtb	r2, r3
 801b952:	687b      	ldr	r3, [r7, #4]
 801b954:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801b956:	687b      	ldr	r3, [r7, #4]
 801b958:	2200      	movs	r2, #0
 801b95a:	609a      	str	r2, [r3, #8]
            break;
 801b95c:	e020      	b.n	801b9a0 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801b95e:	7b3b      	ldrb	r3, [r7, #12]
 801b960:	425b      	negs	r3, r3
 801b962:	105b      	asrs	r3, r3, #1
 801b964:	b25a      	sxtb	r2, r3
 801b966:	687b      	ldr	r3, [r7, #4]
 801b968:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801b96a:	7b7b      	ldrb	r3, [r7, #13]
 801b96c:	b25b      	sxtb	r3, r3
 801b96e:	3302      	adds	r3, #2
 801b970:	109b      	asrs	r3, r3, #2
 801b972:	b25a      	sxtb	r2, r3
 801b974:	687b      	ldr	r3, [r7, #4]
 801b976:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801b978:	7bbb      	ldrb	r3, [r7, #14]
 801b97a:	425b      	negs	r3, r3
 801b97c:	105b      	asrs	r3, r3, #1
 801b97e:	b25a      	sxtb	r2, r3
 801b980:	687b      	ldr	r3, [r7, #4]
 801b982:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801b984:	4b08      	ldr	r3, [pc, #32]	@ (801b9a8 <SUBGRF_GetPacketStatus+0xa0>)
 801b986:	681a      	ldr	r2, [r3, #0]
 801b988:	687b      	ldr	r3, [r7, #4]
 801b98a:	611a      	str	r2, [r3, #16]
            break;
 801b98c:	e008      	b.n	801b9a0 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801b98e:	2214      	movs	r2, #20
 801b990:	2100      	movs	r1, #0
 801b992:	6878      	ldr	r0, [r7, #4]
 801b994:	f000 fc1d 	bl	801c1d2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	220f      	movs	r2, #15
 801b99c:	701a      	strb	r2, [r3, #0]
            break;
 801b99e:	bf00      	nop
    }
}
 801b9a0:	bf00      	nop
 801b9a2:	3710      	adds	r7, #16
 801b9a4:	46bd      	mov	sp, r7
 801b9a6:	bd80      	pop	{r7, pc}
 801b9a8:	20002158 	.word	0x20002158

0801b9ac <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801b9ac:	b580      	push	{r7, lr}
 801b9ae:	b086      	sub	sp, #24
 801b9b0:	af00      	add	r7, sp, #0
 801b9b2:	4603      	mov	r3, r0
 801b9b4:	460a      	mov	r2, r1
 801b9b6:	80fb      	strh	r3, [r7, #6]
 801b9b8:	4613      	mov	r3, r2
 801b9ba:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b9bc:	f3ef 8310 	mrs	r3, PRIMASK
 801b9c0:	60fb      	str	r3, [r7, #12]
  return(result);
 801b9c2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801b9c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b9c6:	b672      	cpsid	i
}
 801b9c8:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801b9ca:	1d7a      	adds	r2, r7, #5
 801b9cc:	88f9      	ldrh	r1, [r7, #6]
 801b9ce:	2301      	movs	r3, #1
 801b9d0:	4806      	ldr	r0, [pc, #24]	@ (801b9ec <SUBGRF_WriteRegister+0x40>)
 801b9d2:	f7ec f98b 	bl	8007cec <HAL_SUBGHZ_WriteRegisters>
 801b9d6:	697b      	ldr	r3, [r7, #20]
 801b9d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b9da:	693b      	ldr	r3, [r7, #16]
 801b9dc:	f383 8810 	msr	PRIMASK, r3
}
 801b9e0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801b9e2:	bf00      	nop
 801b9e4:	3718      	adds	r7, #24
 801b9e6:	46bd      	mov	sp, r7
 801b9e8:	bd80      	pop	{r7, pc}
 801b9ea:	bf00      	nop
 801b9ec:	200003fc 	.word	0x200003fc

0801b9f0 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801b9f0:	b580      	push	{r7, lr}
 801b9f2:	b086      	sub	sp, #24
 801b9f4:	af00      	add	r7, sp, #0
 801b9f6:	4603      	mov	r3, r0
 801b9f8:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b9fa:	f3ef 8310 	mrs	r3, PRIMASK
 801b9fe:	60fb      	str	r3, [r7, #12]
  return(result);
 801ba00:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801ba02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba04:	b672      	cpsid	i
}
 801ba06:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801ba08:	f107 020b 	add.w	r2, r7, #11
 801ba0c:	88f9      	ldrh	r1, [r7, #6]
 801ba0e:	2301      	movs	r3, #1
 801ba10:	4806      	ldr	r0, [pc, #24]	@ (801ba2c <SUBGRF_ReadRegister+0x3c>)
 801ba12:	f7ec f9ca 	bl	8007daa <HAL_SUBGHZ_ReadRegisters>
 801ba16:	697b      	ldr	r3, [r7, #20]
 801ba18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba1a:	693b      	ldr	r3, [r7, #16]
 801ba1c:	f383 8810 	msr	PRIMASK, r3
}
 801ba20:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801ba22:	7afb      	ldrb	r3, [r7, #11]
}
 801ba24:	4618      	mov	r0, r3
 801ba26:	3718      	adds	r7, #24
 801ba28:	46bd      	mov	sp, r7
 801ba2a:	bd80      	pop	{r7, pc}
 801ba2c:	200003fc 	.word	0x200003fc

0801ba30 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801ba30:	b580      	push	{r7, lr}
 801ba32:	b086      	sub	sp, #24
 801ba34:	af00      	add	r7, sp, #0
 801ba36:	4603      	mov	r3, r0
 801ba38:	6039      	str	r1, [r7, #0]
 801ba3a:	80fb      	strh	r3, [r7, #6]
 801ba3c:	4613      	mov	r3, r2
 801ba3e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ba40:	f3ef 8310 	mrs	r3, PRIMASK
 801ba44:	60fb      	str	r3, [r7, #12]
  return(result);
 801ba46:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801ba48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba4a:	b672      	cpsid	i
}
 801ba4c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801ba4e:	88bb      	ldrh	r3, [r7, #4]
 801ba50:	88f9      	ldrh	r1, [r7, #6]
 801ba52:	683a      	ldr	r2, [r7, #0]
 801ba54:	4806      	ldr	r0, [pc, #24]	@ (801ba70 <SUBGRF_WriteRegisters+0x40>)
 801ba56:	f7ec f949 	bl	8007cec <HAL_SUBGHZ_WriteRegisters>
 801ba5a:	697b      	ldr	r3, [r7, #20]
 801ba5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba5e:	693b      	ldr	r3, [r7, #16]
 801ba60:	f383 8810 	msr	PRIMASK, r3
}
 801ba64:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801ba66:	bf00      	nop
 801ba68:	3718      	adds	r7, #24
 801ba6a:	46bd      	mov	sp, r7
 801ba6c:	bd80      	pop	{r7, pc}
 801ba6e:	bf00      	nop
 801ba70:	200003fc 	.word	0x200003fc

0801ba74 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801ba74:	b580      	push	{r7, lr}
 801ba76:	b086      	sub	sp, #24
 801ba78:	af00      	add	r7, sp, #0
 801ba7a:	4603      	mov	r3, r0
 801ba7c:	6039      	str	r1, [r7, #0]
 801ba7e:	80fb      	strh	r3, [r7, #6]
 801ba80:	4613      	mov	r3, r2
 801ba82:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ba84:	f3ef 8310 	mrs	r3, PRIMASK
 801ba88:	60fb      	str	r3, [r7, #12]
  return(result);
 801ba8a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801ba8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba8e:	b672      	cpsid	i
}
 801ba90:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801ba92:	88bb      	ldrh	r3, [r7, #4]
 801ba94:	88f9      	ldrh	r1, [r7, #6]
 801ba96:	683a      	ldr	r2, [r7, #0]
 801ba98:	4806      	ldr	r0, [pc, #24]	@ (801bab4 <SUBGRF_ReadRegisters+0x40>)
 801ba9a:	f7ec f986 	bl	8007daa <HAL_SUBGHZ_ReadRegisters>
 801ba9e:	697b      	ldr	r3, [r7, #20]
 801baa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801baa2:	693b      	ldr	r3, [r7, #16]
 801baa4:	f383 8810 	msr	PRIMASK, r3
}
 801baa8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801baaa:	bf00      	nop
 801baac:	3718      	adds	r7, #24
 801baae:	46bd      	mov	sp, r7
 801bab0:	bd80      	pop	{r7, pc}
 801bab2:	bf00      	nop
 801bab4:	200003fc 	.word	0x200003fc

0801bab8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bab8:	b580      	push	{r7, lr}
 801baba:	b086      	sub	sp, #24
 801babc:	af00      	add	r7, sp, #0
 801babe:	4603      	mov	r3, r0
 801bac0:	6039      	str	r1, [r7, #0]
 801bac2:	71fb      	strb	r3, [r7, #7]
 801bac4:	4613      	mov	r3, r2
 801bac6:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bac8:	f3ef 8310 	mrs	r3, PRIMASK
 801bacc:	60fb      	str	r3, [r7, #12]
  return(result);
 801bace:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bad0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bad2:	b672      	cpsid	i
}
 801bad4:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801bad6:	79bb      	ldrb	r3, [r7, #6]
 801bad8:	b29b      	uxth	r3, r3
 801bada:	79f9      	ldrb	r1, [r7, #7]
 801badc:	683a      	ldr	r2, [r7, #0]
 801bade:	4806      	ldr	r0, [pc, #24]	@ (801baf8 <SUBGRF_WriteBuffer+0x40>)
 801bae0:	f7ec fa77 	bl	8007fd2 <HAL_SUBGHZ_WriteBuffer>
 801bae4:	697b      	ldr	r3, [r7, #20]
 801bae6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bae8:	693b      	ldr	r3, [r7, #16]
 801baea:	f383 8810 	msr	PRIMASK, r3
}
 801baee:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801baf0:	bf00      	nop
 801baf2:	3718      	adds	r7, #24
 801baf4:	46bd      	mov	sp, r7
 801baf6:	bd80      	pop	{r7, pc}
 801baf8:	200003fc 	.word	0x200003fc

0801bafc <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bafc:	b580      	push	{r7, lr}
 801bafe:	b086      	sub	sp, #24
 801bb00:	af00      	add	r7, sp, #0
 801bb02:	4603      	mov	r3, r0
 801bb04:	6039      	str	r1, [r7, #0]
 801bb06:	71fb      	strb	r3, [r7, #7]
 801bb08:	4613      	mov	r3, r2
 801bb0a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb0c:	f3ef 8310 	mrs	r3, PRIMASK
 801bb10:	60fb      	str	r3, [r7, #12]
  return(result);
 801bb12:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bb14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb16:	b672      	cpsid	i
}
 801bb18:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801bb1a:	79bb      	ldrb	r3, [r7, #6]
 801bb1c:	b29b      	uxth	r3, r3
 801bb1e:	79f9      	ldrb	r1, [r7, #7]
 801bb20:	683a      	ldr	r2, [r7, #0]
 801bb22:	4806      	ldr	r0, [pc, #24]	@ (801bb3c <SUBGRF_ReadBuffer+0x40>)
 801bb24:	f7ec faa8 	bl	8008078 <HAL_SUBGHZ_ReadBuffer>
 801bb28:	697b      	ldr	r3, [r7, #20]
 801bb2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb2c:	693b      	ldr	r3, [r7, #16]
 801bb2e:	f383 8810 	msr	PRIMASK, r3
}
 801bb32:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb34:	bf00      	nop
 801bb36:	3718      	adds	r7, #24
 801bb38:	46bd      	mov	sp, r7
 801bb3a:	bd80      	pop	{r7, pc}
 801bb3c:	200003fc 	.word	0x200003fc

0801bb40 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bb40:	b580      	push	{r7, lr}
 801bb42:	b086      	sub	sp, #24
 801bb44:	af00      	add	r7, sp, #0
 801bb46:	4603      	mov	r3, r0
 801bb48:	6039      	str	r1, [r7, #0]
 801bb4a:	71fb      	strb	r3, [r7, #7]
 801bb4c:	4613      	mov	r3, r2
 801bb4e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb50:	f3ef 8310 	mrs	r3, PRIMASK
 801bb54:	60fb      	str	r3, [r7, #12]
  return(result);
 801bb56:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bb58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb5a:	b672      	cpsid	i
}
 801bb5c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801bb5e:	88bb      	ldrh	r3, [r7, #4]
 801bb60:	79f9      	ldrb	r1, [r7, #7]
 801bb62:	683a      	ldr	r2, [r7, #0]
 801bb64:	4806      	ldr	r0, [pc, #24]	@ (801bb80 <SUBGRF_WriteCommand+0x40>)
 801bb66:	f7ec f981 	bl	8007e6c <HAL_SUBGHZ_ExecSetCmd>
 801bb6a:	697b      	ldr	r3, [r7, #20]
 801bb6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb6e:	693b      	ldr	r3, [r7, #16]
 801bb70:	f383 8810 	msr	PRIMASK, r3
}
 801bb74:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb76:	bf00      	nop
 801bb78:	3718      	adds	r7, #24
 801bb7a:	46bd      	mov	sp, r7
 801bb7c:	bd80      	pop	{r7, pc}
 801bb7e:	bf00      	nop
 801bb80:	200003fc 	.word	0x200003fc

0801bb84 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bb84:	b580      	push	{r7, lr}
 801bb86:	b086      	sub	sp, #24
 801bb88:	af00      	add	r7, sp, #0
 801bb8a:	4603      	mov	r3, r0
 801bb8c:	6039      	str	r1, [r7, #0]
 801bb8e:	71fb      	strb	r3, [r7, #7]
 801bb90:	4613      	mov	r3, r2
 801bb92:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb94:	f3ef 8310 	mrs	r3, PRIMASK
 801bb98:	60fb      	str	r3, [r7, #12]
  return(result);
 801bb9a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bb9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb9e:	b672      	cpsid	i
}
 801bba0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801bba2:	88bb      	ldrh	r3, [r7, #4]
 801bba4:	79f9      	ldrb	r1, [r7, #7]
 801bba6:	683a      	ldr	r2, [r7, #0]
 801bba8:	4806      	ldr	r0, [pc, #24]	@ (801bbc4 <SUBGRF_ReadCommand+0x40>)
 801bbaa:	f7ec f9be 	bl	8007f2a <HAL_SUBGHZ_ExecGetCmd>
 801bbae:	697b      	ldr	r3, [r7, #20]
 801bbb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bbb2:	693b      	ldr	r3, [r7, #16]
 801bbb4:	f383 8810 	msr	PRIMASK, r3
}
 801bbb8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bbba:	bf00      	nop
 801bbbc:	3718      	adds	r7, #24
 801bbbe:	46bd      	mov	sp, r7
 801bbc0:	bd80      	pop	{r7, pc}
 801bbc2:	bf00      	nop
 801bbc4:	200003fc 	.word	0x200003fc

0801bbc8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801bbc8:	b580      	push	{r7, lr}
 801bbca:	b084      	sub	sp, #16
 801bbcc:	af00      	add	r7, sp, #0
 801bbce:	4603      	mov	r3, r0
 801bbd0:	460a      	mov	r2, r1
 801bbd2:	71fb      	strb	r3, [r7, #7]
 801bbd4:	4613      	mov	r3, r2
 801bbd6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801bbd8:	2301      	movs	r3, #1
 801bbda:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801bbdc:	79bb      	ldrb	r3, [r7, #6]
 801bbde:	2b01      	cmp	r3, #1
 801bbe0:	d10d      	bne.n	801bbfe <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801bbe2:	79fb      	ldrb	r3, [r7, #7]
 801bbe4:	2b01      	cmp	r3, #1
 801bbe6:	d104      	bne.n	801bbf2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801bbe8:	2302      	movs	r3, #2
 801bbea:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801bbec:	2004      	movs	r0, #4
 801bbee:	f000 f8ef 	bl	801bdd0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801bbf2:	79fb      	ldrb	r3, [r7, #7]
 801bbf4:	2b02      	cmp	r3, #2
 801bbf6:	d107      	bne.n	801bc08 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801bbf8:	2303      	movs	r3, #3
 801bbfa:	73fb      	strb	r3, [r7, #15]
 801bbfc:	e004      	b.n	801bc08 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801bbfe:	79bb      	ldrb	r3, [r7, #6]
 801bc00:	2b00      	cmp	r3, #0
 801bc02:	d101      	bne.n	801bc08 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801bc04:	2301      	movs	r3, #1
 801bc06:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801bc08:	7bfb      	ldrb	r3, [r7, #15]
 801bc0a:	4618      	mov	r0, r3
 801bc0c:	f7f0 f95d 	bl	800beca <RBI_ConfigRFSwitch>
}
 801bc10:	bf00      	nop
 801bc12:	3710      	adds	r7, #16
 801bc14:	46bd      	mov	sp, r7
 801bc16:	bd80      	pop	{r7, pc}

0801bc18 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801bc18:	b580      	push	{r7, lr}
 801bc1a:	b084      	sub	sp, #16
 801bc1c:	af00      	add	r7, sp, #0
 801bc1e:	4603      	mov	r3, r0
 801bc20:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801bc22:	2301      	movs	r3, #1
 801bc24:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801bc26:	f7f0 f95e 	bl	800bee6 <RBI_GetTxConfig>
 801bc2a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801bc2c:	68bb      	ldr	r3, [r7, #8]
 801bc2e:	2b02      	cmp	r3, #2
 801bc30:	d016      	beq.n	801bc60 <SUBGRF_SetRfTxPower+0x48>
 801bc32:	68bb      	ldr	r3, [r7, #8]
 801bc34:	2b02      	cmp	r3, #2
 801bc36:	dc16      	bgt.n	801bc66 <SUBGRF_SetRfTxPower+0x4e>
 801bc38:	68bb      	ldr	r3, [r7, #8]
 801bc3a:	2b00      	cmp	r3, #0
 801bc3c:	d003      	beq.n	801bc46 <SUBGRF_SetRfTxPower+0x2e>
 801bc3e:	68bb      	ldr	r3, [r7, #8]
 801bc40:	2b01      	cmp	r3, #1
 801bc42:	d00a      	beq.n	801bc5a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801bc44:	e00f      	b.n	801bc66 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801bc46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801bc4a:	2b0f      	cmp	r3, #15
 801bc4c:	dd02      	ble.n	801bc54 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801bc4e:	2302      	movs	r3, #2
 801bc50:	73fb      	strb	r3, [r7, #15]
            break;
 801bc52:	e009      	b.n	801bc68 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801bc54:	2301      	movs	r3, #1
 801bc56:	73fb      	strb	r3, [r7, #15]
            break;
 801bc58:	e006      	b.n	801bc68 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801bc5a:	2301      	movs	r3, #1
 801bc5c:	73fb      	strb	r3, [r7, #15]
            break;
 801bc5e:	e003      	b.n	801bc68 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801bc60:	2302      	movs	r3, #2
 801bc62:	73fb      	strb	r3, [r7, #15]
            break;
 801bc64:	e000      	b.n	801bc68 <SUBGRF_SetRfTxPower+0x50>
            break;
 801bc66:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801bc68:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801bc6c:	7bfb      	ldrb	r3, [r7, #15]
 801bc6e:	2202      	movs	r2, #2
 801bc70:	4618      	mov	r0, r3
 801bc72:	f7ff fbb9 	bl	801b3e8 <SUBGRF_SetTxParams>

    return paSelect;
 801bc76:	7bfb      	ldrb	r3, [r7, #15]
}
 801bc78:	4618      	mov	r0, r3
 801bc7a:	3710      	adds	r7, #16
 801bc7c:	46bd      	mov	sp, r7
 801bc7e:	bd80      	pop	{r7, pc}

0801bc80 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801bc80:	b480      	push	{r7}
 801bc82:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801bc84:	2301      	movs	r3, #1
}
 801bc86:	4618      	mov	r0, r3
 801bc88:	46bd      	mov	sp, r7
 801bc8a:	bc80      	pop	{r7}
 801bc8c:	4770      	bx	lr
	...

0801bc90 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bc90:	b580      	push	{r7, lr}
 801bc92:	b082      	sub	sp, #8
 801bc94:	af00      	add	r7, sp, #0
 801bc96:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801bc98:	4b03      	ldr	r3, [pc, #12]	@ (801bca8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801bc9a:	681b      	ldr	r3, [r3, #0]
 801bc9c:	2001      	movs	r0, #1
 801bc9e:	4798      	blx	r3
}
 801bca0:	bf00      	nop
 801bca2:	3708      	adds	r7, #8
 801bca4:	46bd      	mov	sp, r7
 801bca6:	bd80      	pop	{r7, pc}
 801bca8:	20002160 	.word	0x20002160

0801bcac <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bcac:	b580      	push	{r7, lr}
 801bcae:	b082      	sub	sp, #8
 801bcb0:	af00      	add	r7, sp, #0
 801bcb2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801bcb4:	4b03      	ldr	r3, [pc, #12]	@ (801bcc4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801bcb6:	681b      	ldr	r3, [r3, #0]
 801bcb8:	2002      	movs	r0, #2
 801bcba:	4798      	blx	r3
}
 801bcbc:	bf00      	nop
 801bcbe:	3708      	adds	r7, #8
 801bcc0:	46bd      	mov	sp, r7
 801bcc2:	bd80      	pop	{r7, pc}
 801bcc4:	20002160 	.word	0x20002160

0801bcc8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801bcc8:	b580      	push	{r7, lr}
 801bcca:	b082      	sub	sp, #8
 801bccc:	af00      	add	r7, sp, #0
 801bcce:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801bcd0:	4b03      	ldr	r3, [pc, #12]	@ (801bce0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801bcd2:	681b      	ldr	r3, [r3, #0]
 801bcd4:	2040      	movs	r0, #64	@ 0x40
 801bcd6:	4798      	blx	r3
}
 801bcd8:	bf00      	nop
 801bcda:	3708      	adds	r7, #8
 801bcdc:	46bd      	mov	sp, r7
 801bcde:	bd80      	pop	{r7, pc}
 801bce0:	20002160 	.word	0x20002160

0801bce4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801bce4:	b580      	push	{r7, lr}
 801bce6:	b082      	sub	sp, #8
 801bce8:	af00      	add	r7, sp, #0
 801bcea:	6078      	str	r0, [r7, #4]
 801bcec:	460b      	mov	r3, r1
 801bcee:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801bcf0:	78fb      	ldrb	r3, [r7, #3]
 801bcf2:	2b00      	cmp	r3, #0
 801bcf4:	d002      	beq.n	801bcfc <HAL_SUBGHZ_CADStatusCallback+0x18>
 801bcf6:	2b01      	cmp	r3, #1
 801bcf8:	d005      	beq.n	801bd06 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801bcfa:	e00a      	b.n	801bd12 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801bcfc:	4b07      	ldr	r3, [pc, #28]	@ (801bd1c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bcfe:	681b      	ldr	r3, [r3, #0]
 801bd00:	2080      	movs	r0, #128	@ 0x80
 801bd02:	4798      	blx	r3
            break;
 801bd04:	e005      	b.n	801bd12 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801bd06:	4b05      	ldr	r3, [pc, #20]	@ (801bd1c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bd08:	681b      	ldr	r3, [r3, #0]
 801bd0a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801bd0e:	4798      	blx	r3
            break;
 801bd10:	bf00      	nop
    }
}
 801bd12:	bf00      	nop
 801bd14:	3708      	adds	r7, #8
 801bd16:	46bd      	mov	sp, r7
 801bd18:	bd80      	pop	{r7, pc}
 801bd1a:	bf00      	nop
 801bd1c:	20002160 	.word	0x20002160

0801bd20 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd20:	b580      	push	{r7, lr}
 801bd22:	b082      	sub	sp, #8
 801bd24:	af00      	add	r7, sp, #0
 801bd26:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801bd28:	4b04      	ldr	r3, [pc, #16]	@ (801bd3c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801bd2a:	681b      	ldr	r3, [r3, #0]
 801bd2c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801bd30:	4798      	blx	r3
}
 801bd32:	bf00      	nop
 801bd34:	3708      	adds	r7, #8
 801bd36:	46bd      	mov	sp, r7
 801bd38:	bd80      	pop	{r7, pc}
 801bd3a:	bf00      	nop
 801bd3c:	20002160 	.word	0x20002160

0801bd40 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd40:	b580      	push	{r7, lr}
 801bd42:	b082      	sub	sp, #8
 801bd44:	af00      	add	r7, sp, #0
 801bd46:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801bd48:	4b03      	ldr	r3, [pc, #12]	@ (801bd58 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801bd4a:	681b      	ldr	r3, [r3, #0]
 801bd4c:	2020      	movs	r0, #32
 801bd4e:	4798      	blx	r3
}
 801bd50:	bf00      	nop
 801bd52:	3708      	adds	r7, #8
 801bd54:	46bd      	mov	sp, r7
 801bd56:	bd80      	pop	{r7, pc}
 801bd58:	20002160 	.word	0x20002160

0801bd5c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd5c:	b580      	push	{r7, lr}
 801bd5e:	b082      	sub	sp, #8
 801bd60:	af00      	add	r7, sp, #0
 801bd62:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801bd64:	4b03      	ldr	r3, [pc, #12]	@ (801bd74 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801bd66:	681b      	ldr	r3, [r3, #0]
 801bd68:	2004      	movs	r0, #4
 801bd6a:	4798      	blx	r3
}
 801bd6c:	bf00      	nop
 801bd6e:	3708      	adds	r7, #8
 801bd70:	46bd      	mov	sp, r7
 801bd72:	bd80      	pop	{r7, pc}
 801bd74:	20002160 	.word	0x20002160

0801bd78 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd78:	b580      	push	{r7, lr}
 801bd7a:	b082      	sub	sp, #8
 801bd7c:	af00      	add	r7, sp, #0
 801bd7e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801bd80:	4b03      	ldr	r3, [pc, #12]	@ (801bd90 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801bd82:	681b      	ldr	r3, [r3, #0]
 801bd84:	2008      	movs	r0, #8
 801bd86:	4798      	blx	r3
}
 801bd88:	bf00      	nop
 801bd8a:	3708      	adds	r7, #8
 801bd8c:	46bd      	mov	sp, r7
 801bd8e:	bd80      	pop	{r7, pc}
 801bd90:	20002160 	.word	0x20002160

0801bd94 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd94:	b580      	push	{r7, lr}
 801bd96:	b082      	sub	sp, #8
 801bd98:	af00      	add	r7, sp, #0
 801bd9a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801bd9c:	4b03      	ldr	r3, [pc, #12]	@ (801bdac <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801bd9e:	681b      	ldr	r3, [r3, #0]
 801bda0:	2010      	movs	r0, #16
 801bda2:	4798      	blx	r3
}
 801bda4:	bf00      	nop
 801bda6:	3708      	adds	r7, #8
 801bda8:	46bd      	mov	sp, r7
 801bdaa:	bd80      	pop	{r7, pc}
 801bdac:	20002160 	.word	0x20002160

0801bdb0 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bdb0:	b580      	push	{r7, lr}
 801bdb2:	b082      	sub	sp, #8
 801bdb4:	af00      	add	r7, sp, #0
 801bdb6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801bdb8:	4b04      	ldr	r3, [pc, #16]	@ (801bdcc <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801bdba:	681b      	ldr	r3, [r3, #0]
 801bdbc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801bdc0:	4798      	blx	r3
}
 801bdc2:	bf00      	nop
 801bdc4:	3708      	adds	r7, #8
 801bdc6:	46bd      	mov	sp, r7
 801bdc8:	bd80      	pop	{r7, pc}
 801bdca:	bf00      	nop
 801bdcc:	20002160 	.word	0x20002160

0801bdd0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801bdd0:	b580      	push	{r7, lr}
 801bdd2:	b084      	sub	sp, #16
 801bdd4:	af00      	add	r7, sp, #0
 801bdd6:	4603      	mov	r3, r0
 801bdd8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801bdda:	f7f0 f892 	bl	800bf02 <RBI_IsDCDC>
 801bdde:	4603      	mov	r3, r0
 801bde0:	2b01      	cmp	r3, #1
 801bde2:	d112      	bne.n	801be0a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801bde4:	f640 1023 	movw	r0, #2339	@ 0x923
 801bde8:	f7ff fe02 	bl	801b9f0 <SUBGRF_ReadRegister>
 801bdec:	4603      	mov	r3, r0
 801bdee:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801bdf0:	7bfb      	ldrb	r3, [r7, #15]
 801bdf2:	f023 0306 	bic.w	r3, r3, #6
 801bdf6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801bdf8:	7bfa      	ldrb	r2, [r7, #15]
 801bdfa:	79fb      	ldrb	r3, [r7, #7]
 801bdfc:	4313      	orrs	r3, r2
 801bdfe:	b2db      	uxtb	r3, r3
 801be00:	4619      	mov	r1, r3
 801be02:	f640 1023 	movw	r0, #2339	@ 0x923
 801be06:	f7ff fdd1 	bl	801b9ac <SUBGRF_WriteRegister>
  }
}
 801be0a:	bf00      	nop
 801be0c:	3710      	adds	r7, #16
 801be0e:	46bd      	mov	sp, r7
 801be10:	bd80      	pop	{r7, pc}
	...

0801be14 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801be14:	b480      	push	{r7}
 801be16:	b085      	sub	sp, #20
 801be18:	af00      	add	r7, sp, #0
 801be1a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801be1c:	687b      	ldr	r3, [r7, #4]
 801be1e:	2b00      	cmp	r3, #0
 801be20:	d101      	bne.n	801be26 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801be22:	231f      	movs	r3, #31
 801be24:	e017      	b.n	801be56 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801be26:	2300      	movs	r3, #0
 801be28:	73fb      	strb	r3, [r7, #15]
 801be2a:	e00f      	b.n	801be4c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801be2c:	7bfb      	ldrb	r3, [r7, #15]
 801be2e:	4a0c      	ldr	r2, [pc, #48]	@ (801be60 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801be30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801be34:	687a      	ldr	r2, [r7, #4]
 801be36:	429a      	cmp	r2, r3
 801be38:	d205      	bcs.n	801be46 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801be3a:	7bfb      	ldrb	r3, [r7, #15]
 801be3c:	4a08      	ldr	r2, [pc, #32]	@ (801be60 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801be3e:	00db      	lsls	r3, r3, #3
 801be40:	4413      	add	r3, r2
 801be42:	791b      	ldrb	r3, [r3, #4]
 801be44:	e007      	b.n	801be56 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801be46:	7bfb      	ldrb	r3, [r7, #15]
 801be48:	3301      	adds	r3, #1
 801be4a:	73fb      	strb	r3, [r7, #15]
 801be4c:	7bfb      	ldrb	r3, [r7, #15]
 801be4e:	2b15      	cmp	r3, #21
 801be50:	d9ec      	bls.n	801be2c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801be52:	bf00      	nop
 801be54:	e7fd      	b.n	801be52 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801be56:	4618      	mov	r0, r3
 801be58:	3714      	adds	r7, #20
 801be5a:	46bd      	mov	sp, r7
 801be5c:	bc80      	pop	{r7}
 801be5e:	4770      	bx	lr
 801be60:	08021b48 	.word	0x08021b48

0801be64 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801be64:	b580      	push	{r7, lr}
 801be66:	b08a      	sub	sp, #40	@ 0x28
 801be68:	af00      	add	r7, sp, #0
 801be6a:	6078      	str	r0, [r7, #4]
 801be6c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801be6e:	4b35      	ldr	r3, [pc, #212]	@ (801bf44 <SUBGRF_GetCFO+0xe0>)
 801be70:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801be72:	f640 0007 	movw	r0, #2055	@ 0x807
 801be76:	f7ff fdbb 	bl	801b9f0 <SUBGRF_ReadRegister>
 801be7a:	4603      	mov	r3, r0
 801be7c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801be7e:	7ffb      	ldrb	r3, [r7, #31]
 801be80:	08db      	lsrs	r3, r3, #3
 801be82:	b2db      	uxtb	r3, r3
 801be84:	f003 0303 	and.w	r3, r3, #3
 801be88:	3328      	adds	r3, #40	@ 0x28
 801be8a:	443b      	add	r3, r7
 801be8c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801be90:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801be92:	7ffb      	ldrb	r3, [r7, #31]
 801be94:	f003 0307 	and.w	r3, r3, #7
 801be98:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801be9a:	7fba      	ldrb	r2, [r7, #30]
 801be9c:	7f7b      	ldrb	r3, [r7, #29]
 801be9e:	3301      	adds	r3, #1
 801bea0:	fa02 f303 	lsl.w	r3, r2, r3
 801bea4:	461a      	mov	r2, r3
 801bea6:	4b28      	ldr	r3, [pc, #160]	@ (801bf48 <SUBGRF_GetCFO+0xe4>)
 801bea8:	fbb3 f3f2 	udiv	r3, r3, r2
 801beac:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801beae:	69ba      	ldr	r2, [r7, #24]
 801beb0:	687b      	ldr	r3, [r7, #4]
 801beb2:	fbb2 f3f3 	udiv	r3, r2, r3
 801beb6:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801beb8:	2301      	movs	r3, #1
 801beba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801bebe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801bec2:	697a      	ldr	r2, [r7, #20]
 801bec4:	fb02 f303 	mul.w	r3, r2, r3
 801bec8:	2b07      	cmp	r3, #7
 801beca:	d802      	bhi.n	801bed2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801becc:	2302      	movs	r3, #2
 801bece:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801bed2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801bed6:	697a      	ldr	r2, [r7, #20]
 801bed8:	fb02 f303 	mul.w	r3, r2, r3
 801bedc:	2b03      	cmp	r3, #3
 801bede:	d802      	bhi.n	801bee6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801bee0:	2304      	movs	r3, #4
 801bee2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801bee6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801beea:	69bb      	ldr	r3, [r7, #24]
 801beec:	fb02 f303 	mul.w	r3, r2, r3
 801bef0:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801bef2:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801bef6:	f7ff fd7b 	bl	801b9f0 <SUBGRF_ReadRegister>
 801befa:	4603      	mov	r3, r0
 801befc:	021b      	lsls	r3, r3, #8
 801befe:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801bf02:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801bf04:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801bf08:	f7ff fd72 	bl	801b9f0 <SUBGRF_ReadRegister>
 801bf0c:	4603      	mov	r3, r0
 801bf0e:	461a      	mov	r2, r3
 801bf10:	6a3b      	ldr	r3, [r7, #32]
 801bf12:	4313      	orrs	r3, r2
 801bf14:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801bf16:	6a3b      	ldr	r3, [r7, #32]
 801bf18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801bf1c:	2b00      	cmp	r3, #0
 801bf1e:	d005      	beq.n	801bf2c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801bf20:	6a3b      	ldr	r3, [r7, #32]
 801bf22:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801bf26:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801bf2a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801bf2c:	693b      	ldr	r3, [r7, #16]
 801bf2e:	095b      	lsrs	r3, r3, #5
 801bf30:	6a3a      	ldr	r2, [r7, #32]
 801bf32:	fb02 f303 	mul.w	r3, r2, r3
 801bf36:	11da      	asrs	r2, r3, #7
 801bf38:	683b      	ldr	r3, [r7, #0]
 801bf3a:	601a      	str	r2, [r3, #0]
}
 801bf3c:	bf00      	nop
 801bf3e:	3728      	adds	r7, #40	@ 0x28
 801bf40:	46bd      	mov	sp, r7
 801bf42:	bd80      	pop	{r7, pc}
 801bf44:	0c0a0804 	.word	0x0c0a0804
 801bf48:	01e84800 	.word	0x01e84800

0801bf4c <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801bf4c:	b480      	push	{r7}
 801bf4e:	b087      	sub	sp, #28
 801bf50:	af00      	add	r7, sp, #0
 801bf52:	4603      	mov	r3, r0
 801bf54:	60b9      	str	r1, [r7, #8]
 801bf56:	607a      	str	r2, [r7, #4]
 801bf58:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801bf5a:	2300      	movs	r3, #0
 801bf5c:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801bf5e:	f04f 33ff 	mov.w	r3, #4294967295
 801bf62:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801bf64:	697b      	ldr	r3, [r7, #20]
}
 801bf66:	4618      	mov	r0, r3
 801bf68:	371c      	adds	r7, #28
 801bf6a:	46bd      	mov	sp, r7
 801bf6c:	bc80      	pop	{r7}
 801bf6e:	4770      	bx	lr

0801bf70 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801bf70:	b480      	push	{r7}
 801bf72:	b087      	sub	sp, #28
 801bf74:	af00      	add	r7, sp, #0
 801bf76:	4603      	mov	r3, r0
 801bf78:	60b9      	str	r1, [r7, #8]
 801bf7a:	607a      	str	r2, [r7, #4]
 801bf7c:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801bf7e:	2300      	movs	r3, #0
 801bf80:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801bf82:	f04f 33ff 	mov.w	r3, #4294967295
 801bf86:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801bf88:	697b      	ldr	r3, [r7, #20]
}
 801bf8a:	4618      	mov	r0, r3
 801bf8c:	371c      	adds	r7, #28
 801bf8e:	46bd      	mov	sp, r7
 801bf90:	bc80      	pop	{r7}
 801bf92:	4770      	bx	lr

0801bf94 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801bf94:	b480      	push	{r7}
 801bf96:	b085      	sub	sp, #20
 801bf98:	af00      	add	r7, sp, #0
 801bf9a:	60f8      	str	r0, [r7, #12]
 801bf9c:	60b9      	str	r1, [r7, #8]
 801bf9e:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801bfa0:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801bfa4:	4618      	mov	r0, r3
 801bfa6:	3714      	adds	r7, #20
 801bfa8:	46bd      	mov	sp, r7
 801bfaa:	bc80      	pop	{r7}
 801bfac:	4770      	bx	lr

0801bfae <RFW_DeInit>:

void RFW_DeInit( void )
{
 801bfae:	b480      	push	{r7}
 801bfb0:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801bfb2:	bf00      	nop
 801bfb4:	46bd      	mov	sp, r7
 801bfb6:	bc80      	pop	{r7}
 801bfb8:	4770      	bx	lr

0801bfba <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801bfba:	b480      	push	{r7}
 801bfbc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801bfbe:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801bfc0:	4618      	mov	r0, r3
 801bfc2:	46bd      	mov	sp, r7
 801bfc4:	bc80      	pop	{r7}
 801bfc6:	4770      	bx	lr

0801bfc8 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801bfc8:	b480      	push	{r7}
 801bfca:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801bfcc:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801bfce:	4618      	mov	r0, r3
 801bfd0:	46bd      	mov	sp, r7
 801bfd2:	bc80      	pop	{r7}
 801bfd4:	4770      	bx	lr

0801bfd6 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801bfd6:	b480      	push	{r7}
 801bfd8:	b083      	sub	sp, #12
 801bfda:	af00      	add	r7, sp, #0
 801bfdc:	4603      	mov	r3, r0
 801bfde:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801bfe0:	bf00      	nop
 801bfe2:	370c      	adds	r7, #12
 801bfe4:	46bd      	mov	sp, r7
 801bfe6:	bc80      	pop	{r7}
 801bfe8:	4770      	bx	lr

0801bfea <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801bfea:	b480      	push	{r7}
 801bfec:	b087      	sub	sp, #28
 801bfee:	af00      	add	r7, sp, #0
 801bff0:	60f8      	str	r0, [r7, #12]
 801bff2:	460b      	mov	r3, r1
 801bff4:	607a      	str	r2, [r7, #4]
 801bff6:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801bff8:	f04f 33ff 	mov.w	r3, #4294967295
 801bffc:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801bffe:	697b      	ldr	r3, [r7, #20]
}
 801c000:	4618      	mov	r0, r3
 801c002:	371c      	adds	r7, #28
 801c004:	46bd      	mov	sp, r7
 801c006:	bc80      	pop	{r7}
 801c008:	4770      	bx	lr

0801c00a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801c00a:	b480      	push	{r7}
 801c00c:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801c00e:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801c012:	4618      	mov	r0, r3
 801c014:	46bd      	mov	sp, r7
 801c016:	bc80      	pop	{r7}
 801c018:	4770      	bx	lr

0801c01a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801c01a:	b480      	push	{r7}
 801c01c:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801c01e:	bf00      	nop
 801c020:	46bd      	mov	sp, r7
 801c022:	bc80      	pop	{r7}
 801c024:	4770      	bx	lr

0801c026 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801c026:	b480      	push	{r7}
 801c028:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801c02a:	bf00      	nop
 801c02c:	46bd      	mov	sp, r7
 801c02e:	bc80      	pop	{r7}
 801c030:	4770      	bx	lr

0801c032 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801c032:	b480      	push	{r7}
 801c034:	b083      	sub	sp, #12
 801c036:	af00      	add	r7, sp, #0
 801c038:	4603      	mov	r3, r0
 801c03a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801c03c:	bf00      	nop
 801c03e:	370c      	adds	r7, #12
 801c040:	46bd      	mov	sp, r7
 801c042:	bc80      	pop	{r7}
 801c044:	4770      	bx	lr
	...

0801c048 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801c048:	b480      	push	{r7}
 801c04a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801c04c:	4b04      	ldr	r3, [pc, #16]	@ (801c060 <UTIL_LPM_Init+0x18>)
 801c04e:	2200      	movs	r2, #0
 801c050:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801c052:	4b04      	ldr	r3, [pc, #16]	@ (801c064 <UTIL_LPM_Init+0x1c>)
 801c054:	2200      	movs	r2, #0
 801c056:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801c058:	bf00      	nop
 801c05a:	46bd      	mov	sp, r7
 801c05c:	bc80      	pop	{r7}
 801c05e:	4770      	bx	lr
 801c060:	20002164 	.word	0x20002164
 801c064:	20002168 	.word	0x20002168

0801c068 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c068:	b480      	push	{r7}
 801c06a:	b087      	sub	sp, #28
 801c06c:	af00      	add	r7, sp, #0
 801c06e:	6078      	str	r0, [r7, #4]
 801c070:	460b      	mov	r3, r1
 801c072:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c074:	f3ef 8310 	mrs	r3, PRIMASK
 801c078:	613b      	str	r3, [r7, #16]
  return(result);
 801c07a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c07c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c07e:	b672      	cpsid	i
}
 801c080:	bf00      	nop
  
  switch( state )
 801c082:	78fb      	ldrb	r3, [r7, #3]
 801c084:	2b00      	cmp	r3, #0
 801c086:	d008      	beq.n	801c09a <UTIL_LPM_SetStopMode+0x32>
 801c088:	2b01      	cmp	r3, #1
 801c08a:	d10e      	bne.n	801c0aa <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801c08c:	4b0d      	ldr	r3, [pc, #52]	@ (801c0c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c08e:	681a      	ldr	r2, [r3, #0]
 801c090:	687b      	ldr	r3, [r7, #4]
 801c092:	4313      	orrs	r3, r2
 801c094:	4a0b      	ldr	r2, [pc, #44]	@ (801c0c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c096:	6013      	str	r3, [r2, #0]
      break;
 801c098:	e008      	b.n	801c0ac <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801c09a:	687b      	ldr	r3, [r7, #4]
 801c09c:	43da      	mvns	r2, r3
 801c09e:	4b09      	ldr	r3, [pc, #36]	@ (801c0c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c0a0:	681b      	ldr	r3, [r3, #0]
 801c0a2:	4013      	ands	r3, r2
 801c0a4:	4a07      	ldr	r2, [pc, #28]	@ (801c0c4 <UTIL_LPM_SetStopMode+0x5c>)
 801c0a6:	6013      	str	r3, [r2, #0]
      break;
 801c0a8:	e000      	b.n	801c0ac <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801c0aa:	bf00      	nop
 801c0ac:	697b      	ldr	r3, [r7, #20]
 801c0ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c0b0:	68fb      	ldr	r3, [r7, #12]
 801c0b2:	f383 8810 	msr	PRIMASK, r3
}
 801c0b6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c0b8:	bf00      	nop
 801c0ba:	371c      	adds	r7, #28
 801c0bc:	46bd      	mov	sp, r7
 801c0be:	bc80      	pop	{r7}
 801c0c0:	4770      	bx	lr
 801c0c2:	bf00      	nop
 801c0c4:	20002164 	.word	0x20002164

0801c0c8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c0c8:	b480      	push	{r7}
 801c0ca:	b087      	sub	sp, #28
 801c0cc:	af00      	add	r7, sp, #0
 801c0ce:	6078      	str	r0, [r7, #4]
 801c0d0:	460b      	mov	r3, r1
 801c0d2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c0d4:	f3ef 8310 	mrs	r3, PRIMASK
 801c0d8:	613b      	str	r3, [r7, #16]
  return(result);
 801c0da:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c0dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c0de:	b672      	cpsid	i
}
 801c0e0:	bf00      	nop
  
  switch(state)
 801c0e2:	78fb      	ldrb	r3, [r7, #3]
 801c0e4:	2b00      	cmp	r3, #0
 801c0e6:	d008      	beq.n	801c0fa <UTIL_LPM_SetOffMode+0x32>
 801c0e8:	2b01      	cmp	r3, #1
 801c0ea:	d10e      	bne.n	801c10a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801c0ec:	4b0d      	ldr	r3, [pc, #52]	@ (801c124 <UTIL_LPM_SetOffMode+0x5c>)
 801c0ee:	681a      	ldr	r2, [r3, #0]
 801c0f0:	687b      	ldr	r3, [r7, #4]
 801c0f2:	4313      	orrs	r3, r2
 801c0f4:	4a0b      	ldr	r2, [pc, #44]	@ (801c124 <UTIL_LPM_SetOffMode+0x5c>)
 801c0f6:	6013      	str	r3, [r2, #0]
      break;
 801c0f8:	e008      	b.n	801c10c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801c0fa:	687b      	ldr	r3, [r7, #4]
 801c0fc:	43da      	mvns	r2, r3
 801c0fe:	4b09      	ldr	r3, [pc, #36]	@ (801c124 <UTIL_LPM_SetOffMode+0x5c>)
 801c100:	681b      	ldr	r3, [r3, #0]
 801c102:	4013      	ands	r3, r2
 801c104:	4a07      	ldr	r2, [pc, #28]	@ (801c124 <UTIL_LPM_SetOffMode+0x5c>)
 801c106:	6013      	str	r3, [r2, #0]
      break;
 801c108:	e000      	b.n	801c10c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801c10a:	bf00      	nop
 801c10c:	697b      	ldr	r3, [r7, #20]
 801c10e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c110:	68fb      	ldr	r3, [r7, #12]
 801c112:	f383 8810 	msr	PRIMASK, r3
}
 801c116:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c118:	bf00      	nop
 801c11a:	371c      	adds	r7, #28
 801c11c:	46bd      	mov	sp, r7
 801c11e:	bc80      	pop	{r7}
 801c120:	4770      	bx	lr
 801c122:	bf00      	nop
 801c124:	20002168 	.word	0x20002168

0801c128 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801c128:	b580      	push	{r7, lr}
 801c12a:	b084      	sub	sp, #16
 801c12c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c12e:	f3ef 8310 	mrs	r3, PRIMASK
 801c132:	60bb      	str	r3, [r7, #8]
  return(result);
 801c134:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801c136:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801c138:	b672      	cpsid	i
}
 801c13a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801c13c:	4b12      	ldr	r3, [pc, #72]	@ (801c188 <UTIL_LPM_EnterLowPower+0x60>)
 801c13e:	681b      	ldr	r3, [r3, #0]
 801c140:	2b00      	cmp	r3, #0
 801c142:	d006      	beq.n	801c152 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801c144:	4b11      	ldr	r3, [pc, #68]	@ (801c18c <UTIL_LPM_EnterLowPower+0x64>)
 801c146:	681b      	ldr	r3, [r3, #0]
 801c148:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801c14a:	4b10      	ldr	r3, [pc, #64]	@ (801c18c <UTIL_LPM_EnterLowPower+0x64>)
 801c14c:	685b      	ldr	r3, [r3, #4]
 801c14e:	4798      	blx	r3
 801c150:	e010      	b.n	801c174 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801c152:	4b0f      	ldr	r3, [pc, #60]	@ (801c190 <UTIL_LPM_EnterLowPower+0x68>)
 801c154:	681b      	ldr	r3, [r3, #0]
 801c156:	2b00      	cmp	r3, #0
 801c158:	d006      	beq.n	801c168 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801c15a:	4b0c      	ldr	r3, [pc, #48]	@ (801c18c <UTIL_LPM_EnterLowPower+0x64>)
 801c15c:	689b      	ldr	r3, [r3, #8]
 801c15e:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801c160:	4b0a      	ldr	r3, [pc, #40]	@ (801c18c <UTIL_LPM_EnterLowPower+0x64>)
 801c162:	68db      	ldr	r3, [r3, #12]
 801c164:	4798      	blx	r3
 801c166:	e005      	b.n	801c174 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801c168:	4b08      	ldr	r3, [pc, #32]	@ (801c18c <UTIL_LPM_EnterLowPower+0x64>)
 801c16a:	691b      	ldr	r3, [r3, #16]
 801c16c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801c16e:	4b07      	ldr	r3, [pc, #28]	@ (801c18c <UTIL_LPM_EnterLowPower+0x64>)
 801c170:	695b      	ldr	r3, [r3, #20]
 801c172:	4798      	blx	r3
 801c174:	68fb      	ldr	r3, [r7, #12]
 801c176:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c178:	687b      	ldr	r3, [r7, #4]
 801c17a:	f383 8810 	msr	PRIMASK, r3
}
 801c17e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801c180:	bf00      	nop
 801c182:	3710      	adds	r7, #16
 801c184:	46bd      	mov	sp, r7
 801c186:	bd80      	pop	{r7, pc}
 801c188:	20002164 	.word	0x20002164
 801c18c:	08021538 	.word	0x08021538
 801c190:	20002168 	.word	0x20002168

0801c194 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801c194:	b480      	push	{r7}
 801c196:	b087      	sub	sp, #28
 801c198:	af00      	add	r7, sp, #0
 801c19a:	60f8      	str	r0, [r7, #12]
 801c19c:	60b9      	str	r1, [r7, #8]
 801c19e:	4613      	mov	r3, r2
 801c1a0:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801c1a2:	68fb      	ldr	r3, [r7, #12]
 801c1a4:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801c1a6:	68bb      	ldr	r3, [r7, #8]
 801c1a8:	613b      	str	r3, [r7, #16]

  while( size-- )
 801c1aa:	e007      	b.n	801c1bc <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801c1ac:	693a      	ldr	r2, [r7, #16]
 801c1ae:	1c53      	adds	r3, r2, #1
 801c1b0:	613b      	str	r3, [r7, #16]
 801c1b2:	697b      	ldr	r3, [r7, #20]
 801c1b4:	1c59      	adds	r1, r3, #1
 801c1b6:	6179      	str	r1, [r7, #20]
 801c1b8:	7812      	ldrb	r2, [r2, #0]
 801c1ba:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c1bc:	88fb      	ldrh	r3, [r7, #6]
 801c1be:	1e5a      	subs	r2, r3, #1
 801c1c0:	80fa      	strh	r2, [r7, #6]
 801c1c2:	2b00      	cmp	r3, #0
 801c1c4:	d1f2      	bne.n	801c1ac <UTIL_MEM_cpy_8+0x18>
    }
}
 801c1c6:	bf00      	nop
 801c1c8:	bf00      	nop
 801c1ca:	371c      	adds	r7, #28
 801c1cc:	46bd      	mov	sp, r7
 801c1ce:	bc80      	pop	{r7}
 801c1d0:	4770      	bx	lr

0801c1d2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801c1d2:	b480      	push	{r7}
 801c1d4:	b085      	sub	sp, #20
 801c1d6:	af00      	add	r7, sp, #0
 801c1d8:	6078      	str	r0, [r7, #4]
 801c1da:	460b      	mov	r3, r1
 801c1dc:	70fb      	strb	r3, [r7, #3]
 801c1de:	4613      	mov	r3, r2
 801c1e0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801c1e2:	687b      	ldr	r3, [r7, #4]
 801c1e4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801c1e6:	e004      	b.n	801c1f2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801c1e8:	68fb      	ldr	r3, [r7, #12]
 801c1ea:	1c5a      	adds	r2, r3, #1
 801c1ec:	60fa      	str	r2, [r7, #12]
 801c1ee:	78fa      	ldrb	r2, [r7, #3]
 801c1f0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c1f2:	883b      	ldrh	r3, [r7, #0]
 801c1f4:	1e5a      	subs	r2, r3, #1
 801c1f6:	803a      	strh	r2, [r7, #0]
 801c1f8:	2b00      	cmp	r3, #0
 801c1fa:	d1f5      	bne.n	801c1e8 <UTIL_MEM_set_8+0x16>
  }
}
 801c1fc:	bf00      	nop
 801c1fe:	bf00      	nop
 801c200:	3714      	adds	r7, #20
 801c202:	46bd      	mov	sp, r7
 801c204:	bc80      	pop	{r7}
 801c206:	4770      	bx	lr

0801c208 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801c208:	b082      	sub	sp, #8
 801c20a:	b480      	push	{r7}
 801c20c:	b087      	sub	sp, #28
 801c20e:	af00      	add	r7, sp, #0
 801c210:	60f8      	str	r0, [r7, #12]
 801c212:	1d38      	adds	r0, r7, #4
 801c214:	e880 0006 	stmia.w	r0, {r1, r2}
 801c218:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801c21a:	2300      	movs	r3, #0
 801c21c:	613b      	str	r3, [r7, #16]
 801c21e:	2300      	movs	r3, #0
 801c220:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801c222:	687a      	ldr	r2, [r7, #4]
 801c224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c226:	4413      	add	r3, r2
 801c228:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801c22a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c22e:	b29a      	uxth	r2, r3
 801c230:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c234:	b29b      	uxth	r3, r3
 801c236:	4413      	add	r3, r2
 801c238:	b29b      	uxth	r3, r3
 801c23a:	b21b      	sxth	r3, r3
 801c23c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801c23e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c242:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801c246:	db0a      	blt.n	801c25e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801c248:	693b      	ldr	r3, [r7, #16]
 801c24a:	3301      	adds	r3, #1
 801c24c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801c24e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c252:	b29b      	uxth	r3, r3
 801c254:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801c258:	b29b      	uxth	r3, r3
 801c25a:	b21b      	sxth	r3, r3
 801c25c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c25e:	68fb      	ldr	r3, [r7, #12]
 801c260:	461a      	mov	r2, r3
 801c262:	f107 0310 	add.w	r3, r7, #16
 801c266:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c26a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c26e:	68f8      	ldr	r0, [r7, #12]
 801c270:	371c      	adds	r7, #28
 801c272:	46bd      	mov	sp, r7
 801c274:	bc80      	pop	{r7}
 801c276:	b002      	add	sp, #8
 801c278:	4770      	bx	lr

0801c27a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801c27a:	b082      	sub	sp, #8
 801c27c:	b480      	push	{r7}
 801c27e:	b087      	sub	sp, #28
 801c280:	af00      	add	r7, sp, #0
 801c282:	60f8      	str	r0, [r7, #12]
 801c284:	1d38      	adds	r0, r7, #4
 801c286:	e880 0006 	stmia.w	r0, {r1, r2}
 801c28a:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801c28c:	2300      	movs	r3, #0
 801c28e:	613b      	str	r3, [r7, #16]
 801c290:	2300      	movs	r3, #0
 801c292:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801c294:	687a      	ldr	r2, [r7, #4]
 801c296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c298:	1ad3      	subs	r3, r2, r3
 801c29a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801c29c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c2a0:	b29a      	uxth	r2, r3
 801c2a2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c2a6:	b29b      	uxth	r3, r3
 801c2a8:	1ad3      	subs	r3, r2, r3
 801c2aa:	b29b      	uxth	r3, r3
 801c2ac:	b21b      	sxth	r3, r3
 801c2ae:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801c2b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c2b4:	2b00      	cmp	r3, #0
 801c2b6:	da0a      	bge.n	801c2ce <SysTimeSub+0x54>
  {
    c.Seconds--;
 801c2b8:	693b      	ldr	r3, [r7, #16]
 801c2ba:	3b01      	subs	r3, #1
 801c2bc:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801c2be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c2c2:	b29b      	uxth	r3, r3
 801c2c4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801c2c8:	b29b      	uxth	r3, r3
 801c2ca:	b21b      	sxth	r3, r3
 801c2cc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c2ce:	68fb      	ldr	r3, [r7, #12]
 801c2d0:	461a      	mov	r2, r3
 801c2d2:	f107 0310 	add.w	r3, r7, #16
 801c2d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c2da:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c2de:	68f8      	ldr	r0, [r7, #12]
 801c2e0:	371c      	adds	r7, #28
 801c2e2:	46bd      	mov	sp, r7
 801c2e4:	bc80      	pop	{r7}
 801c2e6:	b002      	add	sp, #8
 801c2e8:	4770      	bx	lr
	...

0801c2ec <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801c2ec:	b580      	push	{r7, lr}
 801c2ee:	b088      	sub	sp, #32
 801c2f0:	af02      	add	r7, sp, #8
 801c2f2:	463b      	mov	r3, r7
 801c2f4:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c2f8:	2300      	movs	r3, #0
 801c2fa:	60bb      	str	r3, [r7, #8]
 801c2fc:	2300      	movs	r3, #0
 801c2fe:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c300:	4b10      	ldr	r3, [pc, #64]	@ (801c344 <SysTimeSet+0x58>)
 801c302:	691b      	ldr	r3, [r3, #16]
 801c304:	f107 0208 	add.w	r2, r7, #8
 801c308:	3204      	adds	r2, #4
 801c30a:	4610      	mov	r0, r2
 801c30c:	4798      	blx	r3
 801c30e:	4603      	mov	r3, r0
 801c310:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801c312:	f107 0010 	add.w	r0, r7, #16
 801c316:	68fb      	ldr	r3, [r7, #12]
 801c318:	9300      	str	r3, [sp, #0]
 801c31a:	68bb      	ldr	r3, [r7, #8]
 801c31c:	463a      	mov	r2, r7
 801c31e:	ca06      	ldmia	r2, {r1, r2}
 801c320:	f7ff ffab 	bl	801c27a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801c324:	4b07      	ldr	r3, [pc, #28]	@ (801c344 <SysTimeSet+0x58>)
 801c326:	681b      	ldr	r3, [r3, #0]
 801c328:	693a      	ldr	r2, [r7, #16]
 801c32a:	4610      	mov	r0, r2
 801c32c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801c32e:	4b05      	ldr	r3, [pc, #20]	@ (801c344 <SysTimeSet+0x58>)
 801c330:	689b      	ldr	r3, [r3, #8]
 801c332:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801c336:	4610      	mov	r0, r2
 801c338:	4798      	blx	r3
}
 801c33a:	bf00      	nop
 801c33c:	3718      	adds	r7, #24
 801c33e:	46bd      	mov	sp, r7
 801c340:	bd80      	pop	{r7, pc}
 801c342:	bf00      	nop
 801c344:	0802161c 	.word	0x0802161c

0801c348 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801c348:	b580      	push	{r7, lr}
 801c34a:	b08a      	sub	sp, #40	@ 0x28
 801c34c:	af02      	add	r7, sp, #8
 801c34e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c350:	2300      	movs	r3, #0
 801c352:	61bb      	str	r3, [r7, #24]
 801c354:	2300      	movs	r3, #0
 801c356:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801c358:	2300      	movs	r3, #0
 801c35a:	613b      	str	r3, [r7, #16]
 801c35c:	2300      	movs	r3, #0
 801c35e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c360:	4b14      	ldr	r3, [pc, #80]	@ (801c3b4 <SysTimeGet+0x6c>)
 801c362:	691b      	ldr	r3, [r3, #16]
 801c364:	f107 0218 	add.w	r2, r7, #24
 801c368:	3204      	adds	r2, #4
 801c36a:	4610      	mov	r0, r2
 801c36c:	4798      	blx	r3
 801c36e:	4603      	mov	r3, r0
 801c370:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c372:	4b10      	ldr	r3, [pc, #64]	@ (801c3b4 <SysTimeGet+0x6c>)
 801c374:	68db      	ldr	r3, [r3, #12]
 801c376:	4798      	blx	r3
 801c378:	4603      	mov	r3, r0
 801c37a:	b21b      	sxth	r3, r3
 801c37c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c37e:	4b0d      	ldr	r3, [pc, #52]	@ (801c3b4 <SysTimeGet+0x6c>)
 801c380:	685b      	ldr	r3, [r3, #4]
 801c382:	4798      	blx	r3
 801c384:	4603      	mov	r3, r0
 801c386:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801c388:	f107 0010 	add.w	r0, r7, #16
 801c38c:	69fb      	ldr	r3, [r7, #28]
 801c38e:	9300      	str	r3, [sp, #0]
 801c390:	69bb      	ldr	r3, [r7, #24]
 801c392:	f107 0208 	add.w	r2, r7, #8
 801c396:	ca06      	ldmia	r2, {r1, r2}
 801c398:	f7ff ff36 	bl	801c208 <SysTimeAdd>

  return sysTime;
 801c39c:	687b      	ldr	r3, [r7, #4]
 801c39e:	461a      	mov	r2, r3
 801c3a0:	f107 0310 	add.w	r3, r7, #16
 801c3a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c3a8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c3ac:	6878      	ldr	r0, [r7, #4]
 801c3ae:	3720      	adds	r7, #32
 801c3b0:	46bd      	mov	sp, r7
 801c3b2:	bd80      	pop	{r7, pc}
 801c3b4:	0802161c 	.word	0x0802161c

0801c3b8 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801c3b8:	b580      	push	{r7, lr}
 801c3ba:	b084      	sub	sp, #16
 801c3bc:	af00      	add	r7, sp, #0
 801c3be:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c3c0:	2300      	movs	r3, #0
 801c3c2:	60bb      	str	r3, [r7, #8]
 801c3c4:	2300      	movs	r3, #0
 801c3c6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c3c8:	4b0a      	ldr	r3, [pc, #40]	@ (801c3f4 <SysTimeGetMcuTime+0x3c>)
 801c3ca:	691b      	ldr	r3, [r3, #16]
 801c3cc:	f107 0208 	add.w	r2, r7, #8
 801c3d0:	3204      	adds	r2, #4
 801c3d2:	4610      	mov	r0, r2
 801c3d4:	4798      	blx	r3
 801c3d6:	4603      	mov	r3, r0
 801c3d8:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801c3da:	687b      	ldr	r3, [r7, #4]
 801c3dc:	461a      	mov	r2, r3
 801c3de:	f107 0308 	add.w	r3, r7, #8
 801c3e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c3e6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c3ea:	6878      	ldr	r0, [r7, #4]
 801c3ec:	3710      	adds	r7, #16
 801c3ee:	46bd      	mov	sp, r7
 801c3f0:	bd80      	pop	{r7, pc}
 801c3f2:	bf00      	nop
 801c3f4:	0802161c 	.word	0x0802161c

0801c3f8 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801c3f8:	b480      	push	{r7}
 801c3fa:	b085      	sub	sp, #20
 801c3fc:	af00      	add	r7, sp, #0
 801c3fe:	6078      	str	r0, [r7, #4]
  int i = 0;
 801c400:	2300      	movs	r3, #0
 801c402:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801c404:	e00e      	b.n	801c424 <ee_skip_atoi+0x2c>
 801c406:	68fa      	ldr	r2, [r7, #12]
 801c408:	4613      	mov	r3, r2
 801c40a:	009b      	lsls	r3, r3, #2
 801c40c:	4413      	add	r3, r2
 801c40e:	005b      	lsls	r3, r3, #1
 801c410:	4618      	mov	r0, r3
 801c412:	687b      	ldr	r3, [r7, #4]
 801c414:	681b      	ldr	r3, [r3, #0]
 801c416:	1c59      	adds	r1, r3, #1
 801c418:	687a      	ldr	r2, [r7, #4]
 801c41a:	6011      	str	r1, [r2, #0]
 801c41c:	781b      	ldrb	r3, [r3, #0]
 801c41e:	4403      	add	r3, r0
 801c420:	3b30      	subs	r3, #48	@ 0x30
 801c422:	60fb      	str	r3, [r7, #12]
 801c424:	687b      	ldr	r3, [r7, #4]
 801c426:	681b      	ldr	r3, [r3, #0]
 801c428:	781b      	ldrb	r3, [r3, #0]
 801c42a:	2b2f      	cmp	r3, #47	@ 0x2f
 801c42c:	d904      	bls.n	801c438 <ee_skip_atoi+0x40>
 801c42e:	687b      	ldr	r3, [r7, #4]
 801c430:	681b      	ldr	r3, [r3, #0]
 801c432:	781b      	ldrb	r3, [r3, #0]
 801c434:	2b39      	cmp	r3, #57	@ 0x39
 801c436:	d9e6      	bls.n	801c406 <ee_skip_atoi+0xe>
  return i;
 801c438:	68fb      	ldr	r3, [r7, #12]
}
 801c43a:	4618      	mov	r0, r3
 801c43c:	3714      	adds	r7, #20
 801c43e:	46bd      	mov	sp, r7
 801c440:	bc80      	pop	{r7}
 801c442:	4770      	bx	lr

0801c444 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801c444:	b480      	push	{r7}
 801c446:	b099      	sub	sp, #100	@ 0x64
 801c448:	af00      	add	r7, sp, #0
 801c44a:	60f8      	str	r0, [r7, #12]
 801c44c:	60b9      	str	r1, [r7, #8]
 801c44e:	607a      	str	r2, [r7, #4]
 801c450:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801c452:	4b71      	ldr	r3, [pc, #452]	@ (801c618 <ee_number+0x1d4>)
 801c454:	681b      	ldr	r3, [r3, #0]
 801c456:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801c458:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c45a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c45e:	2b00      	cmp	r3, #0
 801c460:	d002      	beq.n	801c468 <ee_number+0x24>
 801c462:	4b6e      	ldr	r3, [pc, #440]	@ (801c61c <ee_number+0x1d8>)
 801c464:	681b      	ldr	r3, [r3, #0]
 801c466:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801c468:	683b      	ldr	r3, [r7, #0]
 801c46a:	2b01      	cmp	r3, #1
 801c46c:	dd02      	ble.n	801c474 <ee_number+0x30>
 801c46e:	683b      	ldr	r3, [r7, #0]
 801c470:	2b24      	cmp	r3, #36	@ 0x24
 801c472:	dd01      	ble.n	801c478 <ee_number+0x34>
 801c474:	2300      	movs	r3, #0
 801c476:	e0ca      	b.n	801c60e <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801c478:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c47a:	f003 0301 	and.w	r3, r3, #1
 801c47e:	2b00      	cmp	r3, #0
 801c480:	d001      	beq.n	801c486 <ee_number+0x42>
 801c482:	2330      	movs	r3, #48	@ 0x30
 801c484:	e000      	b.n	801c488 <ee_number+0x44>
 801c486:	2320      	movs	r3, #32
 801c488:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801c48c:	2300      	movs	r3, #0
 801c48e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801c492:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c494:	f003 0302 	and.w	r3, r3, #2
 801c498:	2b00      	cmp	r3, #0
 801c49a:	d00b      	beq.n	801c4b4 <ee_number+0x70>
  {
    if (num < 0)
 801c49c:	687b      	ldr	r3, [r7, #4]
 801c49e:	2b00      	cmp	r3, #0
 801c4a0:	da08      	bge.n	801c4b4 <ee_number+0x70>
    {
      sign = '-';
 801c4a2:	232d      	movs	r3, #45	@ 0x2d
 801c4a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801c4a8:	687b      	ldr	r3, [r7, #4]
 801c4aa:	425b      	negs	r3, r3
 801c4ac:	607b      	str	r3, [r7, #4]
      size--;
 801c4ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c4b0:	3b01      	subs	r3, #1
 801c4b2:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801c4b4:	2300      	movs	r3, #0
 801c4b6:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801c4b8:	687b      	ldr	r3, [r7, #4]
 801c4ba:	2b00      	cmp	r3, #0
 801c4bc:	d11e      	bne.n	801c4fc <ee_number+0xb8>
    tmp[i++] = '0';
 801c4be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c4c0:	1c5a      	adds	r2, r3, #1
 801c4c2:	657a      	str	r2, [r7, #84]	@ 0x54
 801c4c4:	3360      	adds	r3, #96	@ 0x60
 801c4c6:	443b      	add	r3, r7
 801c4c8:	2230      	movs	r2, #48	@ 0x30
 801c4ca:	f803 2c50 	strb.w	r2, [r3, #-80]
 801c4ce:	e018      	b.n	801c502 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801c4d0:	687b      	ldr	r3, [r7, #4]
 801c4d2:	683a      	ldr	r2, [r7, #0]
 801c4d4:	fbb3 f1f2 	udiv	r1, r3, r2
 801c4d8:	fb01 f202 	mul.w	r2, r1, r2
 801c4dc:	1a9b      	subs	r3, r3, r2
 801c4de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c4e0:	441a      	add	r2, r3
 801c4e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c4e4:	1c59      	adds	r1, r3, #1
 801c4e6:	6579      	str	r1, [r7, #84]	@ 0x54
 801c4e8:	7812      	ldrb	r2, [r2, #0]
 801c4ea:	3360      	adds	r3, #96	@ 0x60
 801c4ec:	443b      	add	r3, r7
 801c4ee:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801c4f2:	687a      	ldr	r2, [r7, #4]
 801c4f4:	683b      	ldr	r3, [r7, #0]
 801c4f6:	fbb2 f3f3 	udiv	r3, r2, r3
 801c4fa:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801c4fc:	687b      	ldr	r3, [r7, #4]
 801c4fe:	2b00      	cmp	r3, #0
 801c500:	d1e6      	bne.n	801c4d0 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801c502:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c506:	429a      	cmp	r2, r3
 801c508:	dd01      	ble.n	801c50e <ee_number+0xca>
 801c50a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c50c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801c50e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801c510:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c512:	1ad3      	subs	r3, r2, r3
 801c514:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801c516:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c518:	f003 0301 	and.w	r3, r3, #1
 801c51c:	2b00      	cmp	r3, #0
 801c51e:	d112      	bne.n	801c546 <ee_number+0x102>
 801c520:	e00c      	b.n	801c53c <ee_number+0xf8>
 801c522:	68fb      	ldr	r3, [r7, #12]
 801c524:	1c5a      	adds	r2, r3, #1
 801c526:	60fa      	str	r2, [r7, #12]
 801c528:	2220      	movs	r2, #32
 801c52a:	701a      	strb	r2, [r3, #0]
 801c52c:	68bb      	ldr	r3, [r7, #8]
 801c52e:	3b01      	subs	r3, #1
 801c530:	60bb      	str	r3, [r7, #8]
 801c532:	68bb      	ldr	r3, [r7, #8]
 801c534:	2b00      	cmp	r3, #0
 801c536:	d101      	bne.n	801c53c <ee_number+0xf8>
 801c538:	68fb      	ldr	r3, [r7, #12]
 801c53a:	e068      	b.n	801c60e <ee_number+0x1ca>
 801c53c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c53e:	1e5a      	subs	r2, r3, #1
 801c540:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c542:	2b00      	cmp	r3, #0
 801c544:	dced      	bgt.n	801c522 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801c546:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801c54a:	2b00      	cmp	r3, #0
 801c54c:	d01b      	beq.n	801c586 <ee_number+0x142>
 801c54e:	68fb      	ldr	r3, [r7, #12]
 801c550:	1c5a      	adds	r2, r3, #1
 801c552:	60fa      	str	r2, [r7, #12]
 801c554:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801c558:	701a      	strb	r2, [r3, #0]
 801c55a:	68bb      	ldr	r3, [r7, #8]
 801c55c:	3b01      	subs	r3, #1
 801c55e:	60bb      	str	r3, [r7, #8]
 801c560:	68bb      	ldr	r3, [r7, #8]
 801c562:	2b00      	cmp	r3, #0
 801c564:	d10f      	bne.n	801c586 <ee_number+0x142>
 801c566:	68fb      	ldr	r3, [r7, #12]
 801c568:	e051      	b.n	801c60e <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801c56a:	68fb      	ldr	r3, [r7, #12]
 801c56c:	1c5a      	adds	r2, r3, #1
 801c56e:	60fa      	str	r2, [r7, #12]
 801c570:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801c574:	701a      	strb	r2, [r3, #0]
 801c576:	68bb      	ldr	r3, [r7, #8]
 801c578:	3b01      	subs	r3, #1
 801c57a:	60bb      	str	r3, [r7, #8]
 801c57c:	68bb      	ldr	r3, [r7, #8]
 801c57e:	2b00      	cmp	r3, #0
 801c580:	d101      	bne.n	801c586 <ee_number+0x142>
 801c582:	68fb      	ldr	r3, [r7, #12]
 801c584:	e043      	b.n	801c60e <ee_number+0x1ca>
 801c586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c588:	1e5a      	subs	r2, r3, #1
 801c58a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c58c:	2b00      	cmp	r3, #0
 801c58e:	dcec      	bgt.n	801c56a <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801c590:	e00c      	b.n	801c5ac <ee_number+0x168>
 801c592:	68fb      	ldr	r3, [r7, #12]
 801c594:	1c5a      	adds	r2, r3, #1
 801c596:	60fa      	str	r2, [r7, #12]
 801c598:	2230      	movs	r2, #48	@ 0x30
 801c59a:	701a      	strb	r2, [r3, #0]
 801c59c:	68bb      	ldr	r3, [r7, #8]
 801c59e:	3b01      	subs	r3, #1
 801c5a0:	60bb      	str	r3, [r7, #8]
 801c5a2:	68bb      	ldr	r3, [r7, #8]
 801c5a4:	2b00      	cmp	r3, #0
 801c5a6:	d101      	bne.n	801c5ac <ee_number+0x168>
 801c5a8:	68fb      	ldr	r3, [r7, #12]
 801c5aa:	e030      	b.n	801c60e <ee_number+0x1ca>
 801c5ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c5ae:	1e5a      	subs	r2, r3, #1
 801c5b0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801c5b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c5b4:	429a      	cmp	r2, r3
 801c5b6:	dbec      	blt.n	801c592 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801c5b8:	e010      	b.n	801c5dc <ee_number+0x198>
 801c5ba:	68fb      	ldr	r3, [r7, #12]
 801c5bc:	1c5a      	adds	r2, r3, #1
 801c5be:	60fa      	str	r2, [r7, #12]
 801c5c0:	f107 0110 	add.w	r1, r7, #16
 801c5c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c5c6:	440a      	add	r2, r1
 801c5c8:	7812      	ldrb	r2, [r2, #0]
 801c5ca:	701a      	strb	r2, [r3, #0]
 801c5cc:	68bb      	ldr	r3, [r7, #8]
 801c5ce:	3b01      	subs	r3, #1
 801c5d0:	60bb      	str	r3, [r7, #8]
 801c5d2:	68bb      	ldr	r3, [r7, #8]
 801c5d4:	2b00      	cmp	r3, #0
 801c5d6:	d101      	bne.n	801c5dc <ee_number+0x198>
 801c5d8:	68fb      	ldr	r3, [r7, #12]
 801c5da:	e018      	b.n	801c60e <ee_number+0x1ca>
 801c5dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c5de:	1e5a      	subs	r2, r3, #1
 801c5e0:	657a      	str	r2, [r7, #84]	@ 0x54
 801c5e2:	2b00      	cmp	r3, #0
 801c5e4:	dce9      	bgt.n	801c5ba <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801c5e6:	e00c      	b.n	801c602 <ee_number+0x1be>
 801c5e8:	68fb      	ldr	r3, [r7, #12]
 801c5ea:	1c5a      	adds	r2, r3, #1
 801c5ec:	60fa      	str	r2, [r7, #12]
 801c5ee:	2220      	movs	r2, #32
 801c5f0:	701a      	strb	r2, [r3, #0]
 801c5f2:	68bb      	ldr	r3, [r7, #8]
 801c5f4:	3b01      	subs	r3, #1
 801c5f6:	60bb      	str	r3, [r7, #8]
 801c5f8:	68bb      	ldr	r3, [r7, #8]
 801c5fa:	2b00      	cmp	r3, #0
 801c5fc:	d101      	bne.n	801c602 <ee_number+0x1be>
 801c5fe:	68fb      	ldr	r3, [r7, #12]
 801c600:	e005      	b.n	801c60e <ee_number+0x1ca>
 801c602:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c604:	1e5a      	subs	r2, r3, #1
 801c606:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c608:	2b00      	cmp	r3, #0
 801c60a:	dced      	bgt.n	801c5e8 <ee_number+0x1a4>

  return str;
 801c60c:	68fb      	ldr	r3, [r7, #12]
}
 801c60e:	4618      	mov	r0, r3
 801c610:	3764      	adds	r7, #100	@ 0x64
 801c612:	46bd      	mov	sp, r7
 801c614:	bc80      	pop	{r7}
 801c616:	4770      	bx	lr
 801c618:	2000014c 	.word	0x2000014c
 801c61c:	20000150 	.word	0x20000150

0801c620 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801c620:	b580      	push	{r7, lr}
 801c622:	b092      	sub	sp, #72	@ 0x48
 801c624:	af04      	add	r7, sp, #16
 801c626:	60f8      	str	r0, [r7, #12]
 801c628:	60b9      	str	r1, [r7, #8]
 801c62a:	607a      	str	r2, [r7, #4]
 801c62c:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801c62e:	68bb      	ldr	r3, [r7, #8]
 801c630:	2b00      	cmp	r3, #0
 801c632:	dc01      	bgt.n	801c638 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801c634:	2300      	movs	r3, #0
 801c636:	e13e      	b.n	801c8b6 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c638:	68fb      	ldr	r3, [r7, #12]
 801c63a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c63c:	e128      	b.n	801c890 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801c63e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c640:	68fb      	ldr	r3, [r7, #12]
 801c642:	1ad2      	subs	r2, r2, r3
 801c644:	68bb      	ldr	r3, [r7, #8]
 801c646:	3b01      	subs	r3, #1
 801c648:	429a      	cmp	r2, r3
 801c64a:	f280 812e 	bge.w	801c8aa <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801c64e:	687b      	ldr	r3, [r7, #4]
 801c650:	781b      	ldrb	r3, [r3, #0]
 801c652:	2b25      	cmp	r3, #37	@ 0x25
 801c654:	d006      	beq.n	801c664 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801c656:	687a      	ldr	r2, [r7, #4]
 801c658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c65a:	1c59      	adds	r1, r3, #1
 801c65c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c65e:	7812      	ldrb	r2, [r2, #0]
 801c660:	701a      	strb	r2, [r3, #0]
      continue;
 801c662:	e112      	b.n	801c88a <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801c664:	2300      	movs	r3, #0
 801c666:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801c668:	687b      	ldr	r3, [r7, #4]
 801c66a:	3301      	adds	r3, #1
 801c66c:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801c66e:	687b      	ldr	r3, [r7, #4]
 801c670:	781b      	ldrb	r3, [r3, #0]
 801c672:	2b30      	cmp	r3, #48	@ 0x30
 801c674:	d103      	bne.n	801c67e <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801c676:	6a3b      	ldr	r3, [r7, #32]
 801c678:	f043 0301 	orr.w	r3, r3, #1
 801c67c:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801c67e:	f04f 33ff 	mov.w	r3, #4294967295
 801c682:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801c684:	687b      	ldr	r3, [r7, #4]
 801c686:	781b      	ldrb	r3, [r3, #0]
 801c688:	2b2f      	cmp	r3, #47	@ 0x2f
 801c68a:	d908      	bls.n	801c69e <tiny_vsnprintf_like+0x7e>
 801c68c:	687b      	ldr	r3, [r7, #4]
 801c68e:	781b      	ldrb	r3, [r3, #0]
 801c690:	2b39      	cmp	r3, #57	@ 0x39
 801c692:	d804      	bhi.n	801c69e <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801c694:	1d3b      	adds	r3, r7, #4
 801c696:	4618      	mov	r0, r3
 801c698:	f7ff feae 	bl	801c3f8 <ee_skip_atoi>
 801c69c:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801c69e:	f04f 33ff 	mov.w	r3, #4294967295
 801c6a2:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801c6a4:	f04f 33ff 	mov.w	r3, #4294967295
 801c6a8:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801c6aa:	230a      	movs	r3, #10
 801c6ac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801c6ae:	687b      	ldr	r3, [r7, #4]
 801c6b0:	781b      	ldrb	r3, [r3, #0]
 801c6b2:	3b58      	subs	r3, #88	@ 0x58
 801c6b4:	2b20      	cmp	r3, #32
 801c6b6:	f200 8094 	bhi.w	801c7e2 <tiny_vsnprintf_like+0x1c2>
 801c6ba:	a201      	add	r2, pc, #4	@ (adr r2, 801c6c0 <tiny_vsnprintf_like+0xa0>)
 801c6bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c6c0:	0801c7cb 	.word	0x0801c7cb
 801c6c4:	0801c7e3 	.word	0x0801c7e3
 801c6c8:	0801c7e3 	.word	0x0801c7e3
 801c6cc:	0801c7e3 	.word	0x0801c7e3
 801c6d0:	0801c7e3 	.word	0x0801c7e3
 801c6d4:	0801c7e3 	.word	0x0801c7e3
 801c6d8:	0801c7e3 	.word	0x0801c7e3
 801c6dc:	0801c7e3 	.word	0x0801c7e3
 801c6e0:	0801c7e3 	.word	0x0801c7e3
 801c6e4:	0801c7e3 	.word	0x0801c7e3
 801c6e8:	0801c7e3 	.word	0x0801c7e3
 801c6ec:	0801c74f 	.word	0x0801c74f
 801c6f0:	0801c7d9 	.word	0x0801c7d9
 801c6f4:	0801c7e3 	.word	0x0801c7e3
 801c6f8:	0801c7e3 	.word	0x0801c7e3
 801c6fc:	0801c7e3 	.word	0x0801c7e3
 801c700:	0801c7e3 	.word	0x0801c7e3
 801c704:	0801c7d9 	.word	0x0801c7d9
 801c708:	0801c7e3 	.word	0x0801c7e3
 801c70c:	0801c7e3 	.word	0x0801c7e3
 801c710:	0801c7e3 	.word	0x0801c7e3
 801c714:	0801c7e3 	.word	0x0801c7e3
 801c718:	0801c7e3 	.word	0x0801c7e3
 801c71c:	0801c7e3 	.word	0x0801c7e3
 801c720:	0801c7e3 	.word	0x0801c7e3
 801c724:	0801c7e3 	.word	0x0801c7e3
 801c728:	0801c7e3 	.word	0x0801c7e3
 801c72c:	0801c76f 	.word	0x0801c76f
 801c730:	0801c7e3 	.word	0x0801c7e3
 801c734:	0801c82f 	.word	0x0801c82f
 801c738:	0801c7e3 	.word	0x0801c7e3
 801c73c:	0801c7e3 	.word	0x0801c7e3
 801c740:	0801c7d3 	.word	0x0801c7d3
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801c744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c746:	1c5a      	adds	r2, r3, #1
 801c748:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c74a:	2220      	movs	r2, #32
 801c74c:	701a      	strb	r2, [r3, #0]
 801c74e:	69fb      	ldr	r3, [r7, #28]
 801c750:	3b01      	subs	r3, #1
 801c752:	61fb      	str	r3, [r7, #28]
 801c754:	69fb      	ldr	r3, [r7, #28]
 801c756:	2b00      	cmp	r3, #0
 801c758:	dcf4      	bgt.n	801c744 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801c75a:	683b      	ldr	r3, [r7, #0]
 801c75c:	1d1a      	adds	r2, r3, #4
 801c75e:	603a      	str	r2, [r7, #0]
 801c760:	6819      	ldr	r1, [r3, #0]
 801c762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c764:	1c5a      	adds	r2, r3, #1
 801c766:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c768:	b2ca      	uxtb	r2, r1
 801c76a:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801c76c:	e08d      	b.n	801c88a <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801c76e:	683b      	ldr	r3, [r7, #0]
 801c770:	1d1a      	adds	r2, r3, #4
 801c772:	603a      	str	r2, [r7, #0]
 801c774:	681b      	ldr	r3, [r3, #0]
 801c776:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801c778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c77a:	2b00      	cmp	r3, #0
 801c77c:	d101      	bne.n	801c782 <tiny_vsnprintf_like+0x162>
 801c77e:	4b50      	ldr	r3, [pc, #320]	@ (801c8c0 <tiny_vsnprintf_like+0x2a0>)
 801c780:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801c782:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c784:	f7e3 fcfc 	bl	8000180 <strlen>
 801c788:	4603      	mov	r3, r0
 801c78a:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801c78c:	e004      	b.n	801c798 <tiny_vsnprintf_like+0x178>
 801c78e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c790:	1c5a      	adds	r2, r3, #1
 801c792:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c794:	2220      	movs	r2, #32
 801c796:	701a      	strb	r2, [r3, #0]
 801c798:	69fb      	ldr	r3, [r7, #28]
 801c79a:	1e5a      	subs	r2, r3, #1
 801c79c:	61fa      	str	r2, [r7, #28]
 801c79e:	693a      	ldr	r2, [r7, #16]
 801c7a0:	429a      	cmp	r2, r3
 801c7a2:	dbf4      	blt.n	801c78e <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801c7a4:	2300      	movs	r3, #0
 801c7a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c7a8:	e00a      	b.n	801c7c0 <tiny_vsnprintf_like+0x1a0>
 801c7aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c7ac:	1c53      	adds	r3, r2, #1
 801c7ae:	627b      	str	r3, [r7, #36]	@ 0x24
 801c7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7b2:	1c59      	adds	r1, r3, #1
 801c7b4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c7b6:	7812      	ldrb	r2, [r2, #0]
 801c7b8:	701a      	strb	r2, [r3, #0]
 801c7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c7bc:	3301      	adds	r3, #1
 801c7be:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c7c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c7c2:	693b      	ldr	r3, [r7, #16]
 801c7c4:	429a      	cmp	r2, r3
 801c7c6:	dbf0      	blt.n	801c7aa <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801c7c8:	e05f      	b.n	801c88a <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801c7ca:	6a3b      	ldr	r3, [r7, #32]
 801c7cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c7d0:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801c7d2:	2310      	movs	r3, #16
 801c7d4:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801c7d6:	e02b      	b.n	801c830 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801c7d8:	6a3b      	ldr	r3, [r7, #32]
 801c7da:	f043 0302 	orr.w	r3, r3, #2
 801c7de:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801c7e0:	e025      	b.n	801c82e <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801c7e2:	687b      	ldr	r3, [r7, #4]
 801c7e4:	781b      	ldrb	r3, [r3, #0]
 801c7e6:	2b25      	cmp	r3, #37	@ 0x25
 801c7e8:	d004      	beq.n	801c7f4 <tiny_vsnprintf_like+0x1d4>
 801c7ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7ec:	1c5a      	adds	r2, r3, #1
 801c7ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c7f0:	2225      	movs	r2, #37	@ 0x25
 801c7f2:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801c7f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c7f6:	68fb      	ldr	r3, [r7, #12]
 801c7f8:	1ad2      	subs	r2, r2, r3
 801c7fa:	68bb      	ldr	r3, [r7, #8]
 801c7fc:	3b01      	subs	r3, #1
 801c7fe:	429a      	cmp	r2, r3
 801c800:	da16      	bge.n	801c830 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801c802:	687b      	ldr	r3, [r7, #4]
 801c804:	781b      	ldrb	r3, [r3, #0]
 801c806:	2b00      	cmp	r3, #0
 801c808:	d006      	beq.n	801c818 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801c80a:	687a      	ldr	r2, [r7, #4]
 801c80c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c80e:	1c59      	adds	r1, r3, #1
 801c810:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c812:	7812      	ldrb	r2, [r2, #0]
 801c814:	701a      	strb	r2, [r3, #0]
 801c816:	e002      	b.n	801c81e <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801c818:	687b      	ldr	r3, [r7, #4]
 801c81a:	3b01      	subs	r3, #1
 801c81c:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801c81e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c820:	68fb      	ldr	r3, [r7, #12]
 801c822:	1ad2      	subs	r2, r2, r3
 801c824:	68bb      	ldr	r3, [r7, #8]
 801c826:	3b01      	subs	r3, #1
 801c828:	429a      	cmp	r2, r3
 801c82a:	db2d      	blt.n	801c888 <tiny_vsnprintf_like+0x268>
 801c82c:	e000      	b.n	801c830 <tiny_vsnprintf_like+0x210>
        break;
 801c82e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801c830:	697b      	ldr	r3, [r7, #20]
 801c832:	2b6c      	cmp	r3, #108	@ 0x6c
 801c834:	d105      	bne.n	801c842 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801c836:	683b      	ldr	r3, [r7, #0]
 801c838:	1d1a      	adds	r2, r3, #4
 801c83a:	603a      	str	r2, [r7, #0]
 801c83c:	681b      	ldr	r3, [r3, #0]
 801c83e:	637b      	str	r3, [r7, #52]	@ 0x34
 801c840:	e00f      	b.n	801c862 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801c842:	6a3b      	ldr	r3, [r7, #32]
 801c844:	f003 0302 	and.w	r3, r3, #2
 801c848:	2b00      	cmp	r3, #0
 801c84a:	d005      	beq.n	801c858 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801c84c:	683b      	ldr	r3, [r7, #0]
 801c84e:	1d1a      	adds	r2, r3, #4
 801c850:	603a      	str	r2, [r7, #0]
 801c852:	681b      	ldr	r3, [r3, #0]
 801c854:	637b      	str	r3, [r7, #52]	@ 0x34
 801c856:	e004      	b.n	801c862 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801c858:	683b      	ldr	r3, [r7, #0]
 801c85a:	1d1a      	adds	r2, r3, #4
 801c85c:	603a      	str	r2, [r7, #0]
 801c85e:	681b      	ldr	r3, [r3, #0]
 801c860:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801c862:	68bb      	ldr	r3, [r7, #8]
 801c864:	1e5a      	subs	r2, r3, #1
 801c866:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c868:	68fb      	ldr	r3, [r7, #12]
 801c86a:	1acb      	subs	r3, r1, r3
 801c86c:	1ad1      	subs	r1, r2, r3
 801c86e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c870:	6a3b      	ldr	r3, [r7, #32]
 801c872:	9302      	str	r3, [sp, #8]
 801c874:	69bb      	ldr	r3, [r7, #24]
 801c876:	9301      	str	r3, [sp, #4]
 801c878:	69fb      	ldr	r3, [r7, #28]
 801c87a:	9300      	str	r3, [sp, #0]
 801c87c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c87e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801c880:	f7ff fde0 	bl	801c444 <ee_number>
 801c884:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801c886:	e000      	b.n	801c88a <tiny_vsnprintf_like+0x26a>
        continue;
 801c888:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c88a:	687b      	ldr	r3, [r7, #4]
 801c88c:	3301      	adds	r3, #1
 801c88e:	607b      	str	r3, [r7, #4]
 801c890:	687b      	ldr	r3, [r7, #4]
 801c892:	781b      	ldrb	r3, [r3, #0]
 801c894:	2b00      	cmp	r3, #0
 801c896:	f47f aed2 	bne.w	801c63e <tiny_vsnprintf_like+0x1e>
 801c89a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c89c:	68fb      	ldr	r3, [r7, #12]
 801c89e:	1ad2      	subs	r2, r2, r3
 801c8a0:	68bb      	ldr	r3, [r7, #8]
 801c8a2:	3b01      	subs	r3, #1
 801c8a4:	429a      	cmp	r2, r3
 801c8a6:	f6bf aeca 	bge.w	801c63e <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801c8aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8ac:	2200      	movs	r2, #0
 801c8ae:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801c8b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c8b2:	68fb      	ldr	r3, [r7, #12]
 801c8b4:	1ad3      	subs	r3, r2, r3
}
 801c8b6:	4618      	mov	r0, r3
 801c8b8:	3738      	adds	r7, #56	@ 0x38
 801c8ba:	46bd      	mov	sp, r7
 801c8bc:	bd80      	pop	{r7, pc}
 801c8be:	bf00      	nop
 801c8c0:	08021530 	.word	0x08021530

0801c8c4 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801c8c4:	b580      	push	{r7, lr}
 801c8c6:	b090      	sub	sp, #64	@ 0x40
 801c8c8:	af00      	add	r7, sp, #0
 801c8ca:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801c8cc:	4b73      	ldr	r3, [pc, #460]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801c8ce:	681b      	ldr	r3, [r3, #0]
 801c8d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801c8d2:	4b72      	ldr	r3, [pc, #456]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801c8d4:	681a      	ldr	r2, [r3, #0]
 801c8d6:	687b      	ldr	r3, [r7, #4]
 801c8d8:	4013      	ands	r3, r2
 801c8da:	4a70      	ldr	r2, [pc, #448]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801c8dc:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801c8de:	4b70      	ldr	r3, [pc, #448]	@ (801caa0 <UTIL_SEQ_Run+0x1dc>)
 801c8e0:	681b      	ldr	r3, [r3, #0]
 801c8e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801c8e4:	4b6f      	ldr	r3, [pc, #444]	@ (801caa4 <UTIL_SEQ_Run+0x1e0>)
 801c8e6:	681b      	ldr	r3, [r3, #0]
 801c8e8:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801c8ea:	4b6f      	ldr	r3, [pc, #444]	@ (801caa8 <UTIL_SEQ_Run+0x1e4>)
 801c8ec:	681b      	ldr	r3, [r3, #0]
 801c8ee:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801c8f0:	4b6e      	ldr	r3, [pc, #440]	@ (801caac <UTIL_SEQ_Run+0x1e8>)
 801c8f2:	681b      	ldr	r3, [r3, #0]
 801c8f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801c8f6:	e08d      	b.n	801ca14 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801c8f8:	2300      	movs	r3, #0
 801c8fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801c8fc:	e002      	b.n	801c904 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801c8fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c900:	3301      	adds	r3, #1
 801c902:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801c904:	4a6a      	ldr	r2, [pc, #424]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c908:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c90e:	401a      	ands	r2, r3
 801c910:	4b62      	ldr	r3, [pc, #392]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801c912:	681b      	ldr	r3, [r3, #0]
 801c914:	4013      	ands	r3, r2
 801c916:	2b00      	cmp	r3, #0
 801c918:	d0f1      	beq.n	801c8fe <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801c91a:	4a65      	ldr	r2, [pc, #404]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c91c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c91e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c924:	401a      	ands	r2, r3
 801c926:	4b5d      	ldr	r3, [pc, #372]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801c928:	681b      	ldr	r3, [r3, #0]
 801c92a:	4013      	ands	r3, r2
 801c92c:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801c92e:	4a60      	ldr	r2, [pc, #384]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c932:	00db      	lsls	r3, r3, #3
 801c934:	4413      	add	r3, r2
 801c936:	685a      	ldr	r2, [r3, #4]
 801c938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c93a:	4013      	ands	r3, r2
 801c93c:	2b00      	cmp	r3, #0
 801c93e:	d106      	bne.n	801c94e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801c940:	4a5b      	ldr	r2, [pc, #364]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c944:	00db      	lsls	r3, r3, #3
 801c946:	4413      	add	r3, r2
 801c948:	f04f 32ff 	mov.w	r2, #4294967295
 801c94c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801c94e:	4a58      	ldr	r2, [pc, #352]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c952:	00db      	lsls	r3, r3, #3
 801c954:	4413      	add	r3, r2
 801c956:	685a      	ldr	r2, [r3, #4]
 801c958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c95a:	4013      	ands	r3, r2
 801c95c:	4618      	mov	r0, r3
 801c95e:	f000 f907 	bl	801cb70 <SEQ_BitPosition>
 801c962:	4603      	mov	r3, r0
 801c964:	461a      	mov	r2, r3
 801c966:	4b53      	ldr	r3, [pc, #332]	@ (801cab4 <UTIL_SEQ_Run+0x1f0>)
 801c968:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801c96a:	4a51      	ldr	r2, [pc, #324]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c96c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c96e:	00db      	lsls	r3, r3, #3
 801c970:	4413      	add	r3, r2
 801c972:	685a      	ldr	r2, [r3, #4]
 801c974:	4b4f      	ldr	r3, [pc, #316]	@ (801cab4 <UTIL_SEQ_Run+0x1f0>)
 801c976:	681b      	ldr	r3, [r3, #0]
 801c978:	2101      	movs	r1, #1
 801c97a:	fa01 f303 	lsl.w	r3, r1, r3
 801c97e:	43db      	mvns	r3, r3
 801c980:	401a      	ands	r2, r3
 801c982:	494b      	ldr	r1, [pc, #300]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c986:	00db      	lsls	r3, r3, #3
 801c988:	440b      	add	r3, r1
 801c98a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c98c:	f3ef 8310 	mrs	r3, PRIMASK
 801c990:	61bb      	str	r3, [r7, #24]
  return(result);
 801c992:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c994:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801c996:	b672      	cpsid	i
}
 801c998:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801c99a:	4b46      	ldr	r3, [pc, #280]	@ (801cab4 <UTIL_SEQ_Run+0x1f0>)
 801c99c:	681b      	ldr	r3, [r3, #0]
 801c99e:	2201      	movs	r2, #1
 801c9a0:	fa02 f303 	lsl.w	r3, r2, r3
 801c9a4:	43da      	mvns	r2, r3
 801c9a6:	4b3e      	ldr	r3, [pc, #248]	@ (801caa0 <UTIL_SEQ_Run+0x1dc>)
 801c9a8:	681b      	ldr	r3, [r3, #0]
 801c9aa:	4013      	ands	r3, r2
 801c9ac:	4a3c      	ldr	r2, [pc, #240]	@ (801caa0 <UTIL_SEQ_Run+0x1dc>)
 801c9ae:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c9b0:	2301      	movs	r3, #1
 801c9b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801c9b4:	e013      	b.n	801c9de <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801c9b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9b8:	3b01      	subs	r3, #1
 801c9ba:	4a3d      	ldr	r2, [pc, #244]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c9bc:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801c9c0:	4b3c      	ldr	r3, [pc, #240]	@ (801cab4 <UTIL_SEQ_Run+0x1f0>)
 801c9c2:	681b      	ldr	r3, [r3, #0]
 801c9c4:	2201      	movs	r2, #1
 801c9c6:	fa02 f303 	lsl.w	r3, r2, r3
 801c9ca:	43da      	mvns	r2, r3
 801c9cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9ce:	3b01      	subs	r3, #1
 801c9d0:	400a      	ands	r2, r1
 801c9d2:	4937      	ldr	r1, [pc, #220]	@ (801cab0 <UTIL_SEQ_Run+0x1ec>)
 801c9d4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9da:	3b01      	subs	r3, #1
 801c9dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801c9de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9e0:	2b00      	cmp	r3, #0
 801c9e2:	d1e8      	bne.n	801c9b6 <UTIL_SEQ_Run+0xf2>
 801c9e4:	6a3b      	ldr	r3, [r7, #32]
 801c9e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c9e8:	697b      	ldr	r3, [r7, #20]
 801c9ea:	f383 8810 	msr	PRIMASK, r3
}
 801c9ee:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801c9f0:	4b30      	ldr	r3, [pc, #192]	@ (801cab4 <UTIL_SEQ_Run+0x1f0>)
 801c9f2:	681b      	ldr	r3, [r3, #0]
 801c9f4:	4a30      	ldr	r2, [pc, #192]	@ (801cab8 <UTIL_SEQ_Run+0x1f4>)
 801c9f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c9fa:	4798      	blx	r3

    local_taskset = TaskSet;
 801c9fc:	4b28      	ldr	r3, [pc, #160]	@ (801caa0 <UTIL_SEQ_Run+0x1dc>)
 801c9fe:	681b      	ldr	r3, [r3, #0]
 801ca00:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801ca02:	4b28      	ldr	r3, [pc, #160]	@ (801caa4 <UTIL_SEQ_Run+0x1e0>)
 801ca04:	681b      	ldr	r3, [r3, #0]
 801ca06:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801ca08:	4b27      	ldr	r3, [pc, #156]	@ (801caa8 <UTIL_SEQ_Run+0x1e4>)
 801ca0a:	681b      	ldr	r3, [r3, #0]
 801ca0c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801ca0e:	4b27      	ldr	r3, [pc, #156]	@ (801caac <UTIL_SEQ_Run+0x1e8>)
 801ca10:	681b      	ldr	r3, [r3, #0]
 801ca12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801ca14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ca16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca18:	401a      	ands	r2, r3
 801ca1a:	4b20      	ldr	r3, [pc, #128]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801ca1c:	681b      	ldr	r3, [r3, #0]
 801ca1e:	4013      	ands	r3, r2
 801ca20:	2b00      	cmp	r3, #0
 801ca22:	d005      	beq.n	801ca30 <UTIL_SEQ_Run+0x16c>
 801ca24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ca26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ca28:	4013      	ands	r3, r2
 801ca2a:	2b00      	cmp	r3, #0
 801ca2c:	f43f af64 	beq.w	801c8f8 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801ca30:	4b20      	ldr	r3, [pc, #128]	@ (801cab4 <UTIL_SEQ_Run+0x1f0>)
 801ca32:	f04f 32ff 	mov.w	r2, #4294967295
 801ca36:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801ca38:	f000 f88e 	bl	801cb58 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ca3c:	f3ef 8310 	mrs	r3, PRIMASK
 801ca40:	613b      	str	r3, [r7, #16]
  return(result);
 801ca42:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801ca44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ca46:	b672      	cpsid	i
}
 801ca48:	bf00      	nop
  local_taskset = TaskSet;
 801ca4a:	4b15      	ldr	r3, [pc, #84]	@ (801caa0 <UTIL_SEQ_Run+0x1dc>)
 801ca4c:	681b      	ldr	r3, [r3, #0]
 801ca4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801ca50:	4b14      	ldr	r3, [pc, #80]	@ (801caa4 <UTIL_SEQ_Run+0x1e0>)
 801ca52:	681b      	ldr	r3, [r3, #0]
 801ca54:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801ca56:	4b14      	ldr	r3, [pc, #80]	@ (801caa8 <UTIL_SEQ_Run+0x1e4>)
 801ca58:	681b      	ldr	r3, [r3, #0]
 801ca5a:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801ca5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ca5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca60:	401a      	ands	r2, r3
 801ca62:	4b0e      	ldr	r3, [pc, #56]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801ca64:	681b      	ldr	r3, [r3, #0]
 801ca66:	4013      	ands	r3, r2
 801ca68:	2b00      	cmp	r3, #0
 801ca6a:	d107      	bne.n	801ca7c <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801ca6c:	4b0f      	ldr	r3, [pc, #60]	@ (801caac <UTIL_SEQ_Run+0x1e8>)
 801ca6e:	681a      	ldr	r2, [r3, #0]
 801ca70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ca72:	4013      	ands	r3, r2
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	d101      	bne.n	801ca7c <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801ca78:	f7e5 fc60 	bl	800233c <UTIL_SEQ_Idle>
 801ca7c:	69fb      	ldr	r3, [r7, #28]
 801ca7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ca80:	68fb      	ldr	r3, [r7, #12]
 801ca82:	f383 8810 	msr	PRIMASK, r3
}
 801ca86:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801ca88:	f000 f86c 	bl	801cb64 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801ca8c:	4a03      	ldr	r2, [pc, #12]	@ (801ca9c <UTIL_SEQ_Run+0x1d8>)
 801ca8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca90:	6013      	str	r3, [r2, #0]

  return;
 801ca92:	bf00      	nop
}
 801ca94:	3740      	adds	r7, #64	@ 0x40
 801ca96:	46bd      	mov	sp, r7
 801ca98:	bd80      	pop	{r7, pc}
 801ca9a:	bf00      	nop
 801ca9c:	20000158 	.word	0x20000158
 801caa0:	2000216c 	.word	0x2000216c
 801caa4:	20002170 	.word	0x20002170
 801caa8:	20000154 	.word	0x20000154
 801caac:	20002174 	.word	0x20002174
 801cab0:	2000218c 	.word	0x2000218c
 801cab4:	20002178 	.word	0x20002178
 801cab8:	2000217c 	.word	0x2000217c

0801cabc <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801cabc:	b580      	push	{r7, lr}
 801cabe:	b088      	sub	sp, #32
 801cac0:	af00      	add	r7, sp, #0
 801cac2:	60f8      	str	r0, [r7, #12]
 801cac4:	60b9      	str	r1, [r7, #8]
 801cac6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cac8:	f3ef 8310 	mrs	r3, PRIMASK
 801cacc:	617b      	str	r3, [r7, #20]
  return(result);
 801cace:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801cad0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cad2:	b672      	cpsid	i
}
 801cad4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801cad6:	68f8      	ldr	r0, [r7, #12]
 801cad8:	f000 f84a 	bl	801cb70 <SEQ_BitPosition>
 801cadc:	4603      	mov	r3, r0
 801cade:	4619      	mov	r1, r3
 801cae0:	4a06      	ldr	r2, [pc, #24]	@ (801cafc <UTIL_SEQ_RegTask+0x40>)
 801cae2:	687b      	ldr	r3, [r7, #4]
 801cae4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801cae8:	69fb      	ldr	r3, [r7, #28]
 801caea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801caec:	69bb      	ldr	r3, [r7, #24]
 801caee:	f383 8810 	msr	PRIMASK, r3
}
 801caf2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801caf4:	bf00      	nop
}
 801caf6:	3720      	adds	r7, #32
 801caf8:	46bd      	mov	sp, r7
 801cafa:	bd80      	pop	{r7, pc}
 801cafc:	2000217c 	.word	0x2000217c

0801cb00 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801cb00:	b480      	push	{r7}
 801cb02:	b087      	sub	sp, #28
 801cb04:	af00      	add	r7, sp, #0
 801cb06:	6078      	str	r0, [r7, #4]
 801cb08:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cb0a:	f3ef 8310 	mrs	r3, PRIMASK
 801cb0e:	60fb      	str	r3, [r7, #12]
  return(result);
 801cb10:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801cb12:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cb14:	b672      	cpsid	i
}
 801cb16:	bf00      	nop

  TaskSet |= TaskId_bm;
 801cb18:	4b0d      	ldr	r3, [pc, #52]	@ (801cb50 <UTIL_SEQ_SetTask+0x50>)
 801cb1a:	681a      	ldr	r2, [r3, #0]
 801cb1c:	687b      	ldr	r3, [r7, #4]
 801cb1e:	4313      	orrs	r3, r2
 801cb20:	4a0b      	ldr	r2, [pc, #44]	@ (801cb50 <UTIL_SEQ_SetTask+0x50>)
 801cb22:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801cb24:	4a0b      	ldr	r2, [pc, #44]	@ (801cb54 <UTIL_SEQ_SetTask+0x54>)
 801cb26:	683b      	ldr	r3, [r7, #0]
 801cb28:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801cb2c:	687b      	ldr	r3, [r7, #4]
 801cb2e:	431a      	orrs	r2, r3
 801cb30:	4908      	ldr	r1, [pc, #32]	@ (801cb54 <UTIL_SEQ_SetTask+0x54>)
 801cb32:	683b      	ldr	r3, [r7, #0]
 801cb34:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801cb38:	697b      	ldr	r3, [r7, #20]
 801cb3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cb3c:	693b      	ldr	r3, [r7, #16]
 801cb3e:	f383 8810 	msr	PRIMASK, r3
}
 801cb42:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801cb44:	bf00      	nop
}
 801cb46:	371c      	adds	r7, #28
 801cb48:	46bd      	mov	sp, r7
 801cb4a:	bc80      	pop	{r7}
 801cb4c:	4770      	bx	lr
 801cb4e:	bf00      	nop
 801cb50:	2000216c 	.word	0x2000216c
 801cb54:	2000218c 	.word	0x2000218c

0801cb58 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801cb58:	b480      	push	{r7}
 801cb5a:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801cb5c:	bf00      	nop
}
 801cb5e:	46bd      	mov	sp, r7
 801cb60:	bc80      	pop	{r7}
 801cb62:	4770      	bx	lr

0801cb64 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801cb64:	b480      	push	{r7}
 801cb66:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801cb68:	bf00      	nop
}
 801cb6a:	46bd      	mov	sp, r7
 801cb6c:	bc80      	pop	{r7}
 801cb6e:	4770      	bx	lr

0801cb70 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801cb70:	b480      	push	{r7}
 801cb72:	b085      	sub	sp, #20
 801cb74:	af00      	add	r7, sp, #0
 801cb76:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801cb78:	2300      	movs	r3, #0
 801cb7a:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801cb7c:	687b      	ldr	r3, [r7, #4]
 801cb7e:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801cb80:	68bb      	ldr	r3, [r7, #8]
 801cb82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801cb86:	d204      	bcs.n	801cb92 <SEQ_BitPosition+0x22>
 801cb88:	2310      	movs	r3, #16
 801cb8a:	73fb      	strb	r3, [r7, #15]
 801cb8c:	68bb      	ldr	r3, [r7, #8]
 801cb8e:	041b      	lsls	r3, r3, #16
 801cb90:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801cb92:	68bb      	ldr	r3, [r7, #8]
 801cb94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801cb98:	d205      	bcs.n	801cba6 <SEQ_BitPosition+0x36>
 801cb9a:	7bfb      	ldrb	r3, [r7, #15]
 801cb9c:	3308      	adds	r3, #8
 801cb9e:	73fb      	strb	r3, [r7, #15]
 801cba0:	68bb      	ldr	r3, [r7, #8]
 801cba2:	021b      	lsls	r3, r3, #8
 801cba4:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801cba6:	68bb      	ldr	r3, [r7, #8]
 801cba8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801cbac:	d205      	bcs.n	801cbba <SEQ_BitPosition+0x4a>
 801cbae:	7bfb      	ldrb	r3, [r7, #15]
 801cbb0:	3304      	adds	r3, #4
 801cbb2:	73fb      	strb	r3, [r7, #15]
 801cbb4:	68bb      	ldr	r3, [r7, #8]
 801cbb6:	011b      	lsls	r3, r3, #4
 801cbb8:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801cbba:	68bb      	ldr	r3, [r7, #8]
 801cbbc:	0f1b      	lsrs	r3, r3, #28
 801cbbe:	4a07      	ldr	r2, [pc, #28]	@ (801cbdc <SEQ_BitPosition+0x6c>)
 801cbc0:	5cd2      	ldrb	r2, [r2, r3]
 801cbc2:	7bfb      	ldrb	r3, [r7, #15]
 801cbc4:	4413      	add	r3, r2
 801cbc6:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801cbc8:	7bfb      	ldrb	r3, [r7, #15]
 801cbca:	f1c3 031f 	rsb	r3, r3, #31
 801cbce:	b2db      	uxtb	r3, r3
}
 801cbd0:	4618      	mov	r0, r3
 801cbd2:	3714      	adds	r7, #20
 801cbd4:	46bd      	mov	sp, r7
 801cbd6:	bc80      	pop	{r7}
 801cbd8:	4770      	bx	lr
 801cbda:	bf00      	nop
 801cbdc:	08021bf8 	.word	0x08021bf8

0801cbe0 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801cbe0:	b580      	push	{r7, lr}
 801cbe2:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801cbe4:	4b04      	ldr	r3, [pc, #16]	@ (801cbf8 <UTIL_TIMER_Init+0x18>)
 801cbe6:	2200      	movs	r2, #0
 801cbe8:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801cbea:	4b04      	ldr	r3, [pc, #16]	@ (801cbfc <UTIL_TIMER_Init+0x1c>)
 801cbec:	681b      	ldr	r3, [r3, #0]
 801cbee:	4798      	blx	r3
 801cbf0:	4603      	mov	r3, r0
}
 801cbf2:	4618      	mov	r0, r3
 801cbf4:	bd80      	pop	{r7, pc}
 801cbf6:	bf00      	nop
 801cbf8:	20002194 	.word	0x20002194
 801cbfc:	080215f0 	.word	0x080215f0

0801cc00 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801cc00:	b580      	push	{r7, lr}
 801cc02:	b084      	sub	sp, #16
 801cc04:	af00      	add	r7, sp, #0
 801cc06:	60f8      	str	r0, [r7, #12]
 801cc08:	60b9      	str	r1, [r7, #8]
 801cc0a:	603b      	str	r3, [r7, #0]
 801cc0c:	4613      	mov	r3, r2
 801cc0e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801cc10:	68fb      	ldr	r3, [r7, #12]
 801cc12:	2b00      	cmp	r3, #0
 801cc14:	d023      	beq.n	801cc5e <UTIL_TIMER_Create+0x5e>
 801cc16:	683b      	ldr	r3, [r7, #0]
 801cc18:	2b00      	cmp	r3, #0
 801cc1a:	d020      	beq.n	801cc5e <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801cc1c:	68fb      	ldr	r3, [r7, #12]
 801cc1e:	2200      	movs	r2, #0
 801cc20:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801cc22:	4b11      	ldr	r3, [pc, #68]	@ (801cc68 <UTIL_TIMER_Create+0x68>)
 801cc24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cc26:	68b8      	ldr	r0, [r7, #8]
 801cc28:	4798      	blx	r3
 801cc2a:	4602      	mov	r2, r0
 801cc2c:	68fb      	ldr	r3, [r7, #12]
 801cc2e:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801cc30:	68fb      	ldr	r3, [r7, #12]
 801cc32:	2200      	movs	r2, #0
 801cc34:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801cc36:	68fb      	ldr	r3, [r7, #12]
 801cc38:	2200      	movs	r2, #0
 801cc3a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cc3c:	68fb      	ldr	r3, [r7, #12]
 801cc3e:	2200      	movs	r2, #0
 801cc40:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801cc42:	68fb      	ldr	r3, [r7, #12]
 801cc44:	683a      	ldr	r2, [r7, #0]
 801cc46:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801cc48:	68fb      	ldr	r3, [r7, #12]
 801cc4a:	69ba      	ldr	r2, [r7, #24]
 801cc4c:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801cc4e:	68fb      	ldr	r3, [r7, #12]
 801cc50:	79fa      	ldrb	r2, [r7, #7]
 801cc52:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801cc54:	68fb      	ldr	r3, [r7, #12]
 801cc56:	2200      	movs	r2, #0
 801cc58:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801cc5a:	2300      	movs	r3, #0
 801cc5c:	e000      	b.n	801cc60 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801cc5e:	2301      	movs	r3, #1
  }
}
 801cc60:	4618      	mov	r0, r3
 801cc62:	3710      	adds	r7, #16
 801cc64:	46bd      	mov	sp, r7
 801cc66:	bd80      	pop	{r7, pc}
 801cc68:	080215f0 	.word	0x080215f0

0801cc6c <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801cc6c:	b580      	push	{r7, lr}
 801cc6e:	b08a      	sub	sp, #40	@ 0x28
 801cc70:	af00      	add	r7, sp, #0
 801cc72:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cc74:	2300      	movs	r3, #0
 801cc76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801cc7a:	687b      	ldr	r3, [r7, #4]
 801cc7c:	2b00      	cmp	r3, #0
 801cc7e:	d056      	beq.n	801cd2e <UTIL_TIMER_Start+0xc2>
 801cc80:	6878      	ldr	r0, [r7, #4]
 801cc82:	f000 f9a9 	bl	801cfd8 <TimerExists>
 801cc86:	4603      	mov	r3, r0
 801cc88:	f083 0301 	eor.w	r3, r3, #1
 801cc8c:	b2db      	uxtb	r3, r3
 801cc8e:	2b00      	cmp	r3, #0
 801cc90:	d04d      	beq.n	801cd2e <UTIL_TIMER_Start+0xc2>
 801cc92:	687b      	ldr	r3, [r7, #4]
 801cc94:	7a5b      	ldrb	r3, [r3, #9]
 801cc96:	2b00      	cmp	r3, #0
 801cc98:	d149      	bne.n	801cd2e <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cc9a:	f3ef 8310 	mrs	r3, PRIMASK
 801cc9e:	613b      	str	r3, [r7, #16]
  return(result);
 801cca0:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cca2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cca4:	b672      	cpsid	i
}
 801cca6:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801cca8:	687b      	ldr	r3, [r7, #4]
 801ccaa:	685b      	ldr	r3, [r3, #4]
 801ccac:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801ccae:	4b24      	ldr	r3, [pc, #144]	@ (801cd40 <UTIL_TIMER_Start+0xd4>)
 801ccb0:	6a1b      	ldr	r3, [r3, #32]
 801ccb2:	4798      	blx	r3
 801ccb4:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801ccb6:	6a3a      	ldr	r2, [r7, #32]
 801ccb8:	69bb      	ldr	r3, [r7, #24]
 801ccba:	429a      	cmp	r2, r3
 801ccbc:	d201      	bcs.n	801ccc2 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801ccbe:	69bb      	ldr	r3, [r7, #24]
 801ccc0:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801ccc2:	687b      	ldr	r3, [r7, #4]
 801ccc4:	6a3a      	ldr	r2, [r7, #32]
 801ccc6:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801ccc8:	687b      	ldr	r3, [r7, #4]
 801ccca:	2200      	movs	r2, #0
 801cccc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801ccce:	687b      	ldr	r3, [r7, #4]
 801ccd0:	2201      	movs	r2, #1
 801ccd2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ccd4:	687b      	ldr	r3, [r7, #4]
 801ccd6:	2200      	movs	r2, #0
 801ccd8:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801ccda:	4b1a      	ldr	r3, [pc, #104]	@ (801cd44 <UTIL_TIMER_Start+0xd8>)
 801ccdc:	681b      	ldr	r3, [r3, #0]
 801ccde:	2b00      	cmp	r3, #0
 801cce0:	d106      	bne.n	801ccf0 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801cce2:	4b17      	ldr	r3, [pc, #92]	@ (801cd40 <UTIL_TIMER_Start+0xd4>)
 801cce4:	691b      	ldr	r3, [r3, #16]
 801cce6:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801cce8:	6878      	ldr	r0, [r7, #4]
 801ccea:	f000 f9eb 	bl	801d0c4 <TimerInsertNewHeadTimer>
 801ccee:	e017      	b.n	801cd20 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801ccf0:	4b13      	ldr	r3, [pc, #76]	@ (801cd40 <UTIL_TIMER_Start+0xd4>)
 801ccf2:	699b      	ldr	r3, [r3, #24]
 801ccf4:	4798      	blx	r3
 801ccf6:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801ccf8:	687b      	ldr	r3, [r7, #4]
 801ccfa:	681a      	ldr	r2, [r3, #0]
 801ccfc:	697b      	ldr	r3, [r7, #20]
 801ccfe:	441a      	add	r2, r3
 801cd00:	687b      	ldr	r3, [r7, #4]
 801cd02:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801cd04:	687b      	ldr	r3, [r7, #4]
 801cd06:	681a      	ldr	r2, [r3, #0]
 801cd08:	4b0e      	ldr	r3, [pc, #56]	@ (801cd44 <UTIL_TIMER_Start+0xd8>)
 801cd0a:	681b      	ldr	r3, [r3, #0]
 801cd0c:	681b      	ldr	r3, [r3, #0]
 801cd0e:	429a      	cmp	r2, r3
 801cd10:	d203      	bcs.n	801cd1a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801cd12:	6878      	ldr	r0, [r7, #4]
 801cd14:	f000 f9d6 	bl	801d0c4 <TimerInsertNewHeadTimer>
 801cd18:	e002      	b.n	801cd20 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801cd1a:	6878      	ldr	r0, [r7, #4]
 801cd1c:	f000 f9a2 	bl	801d064 <TimerInsertTimer>
 801cd20:	69fb      	ldr	r3, [r7, #28]
 801cd22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cd24:	68fb      	ldr	r3, [r7, #12]
 801cd26:	f383 8810 	msr	PRIMASK, r3
}
 801cd2a:	bf00      	nop
  {
 801cd2c:	e002      	b.n	801cd34 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801cd2e:	2301      	movs	r3, #1
 801cd30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801cd34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801cd38:	4618      	mov	r0, r3
 801cd3a:	3728      	adds	r7, #40	@ 0x28
 801cd3c:	46bd      	mov	sp, r7
 801cd3e:	bd80      	pop	{r7, pc}
 801cd40:	080215f0 	.word	0x080215f0
 801cd44:	20002194 	.word	0x20002194

0801cd48 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801cd48:	b580      	push	{r7, lr}
 801cd4a:	b088      	sub	sp, #32
 801cd4c:	af00      	add	r7, sp, #0
 801cd4e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cd50:	2300      	movs	r3, #0
 801cd52:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801cd54:	687b      	ldr	r3, [r7, #4]
 801cd56:	2b00      	cmp	r3, #0
 801cd58:	d05b      	beq.n	801ce12 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cd5a:	f3ef 8310 	mrs	r3, PRIMASK
 801cd5e:	60fb      	str	r3, [r7, #12]
  return(result);
 801cd60:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cd62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801cd64:	b672      	cpsid	i
}
 801cd66:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801cd68:	4b2d      	ldr	r3, [pc, #180]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cd6a:	681b      	ldr	r3, [r3, #0]
 801cd6c:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801cd6e:	4b2c      	ldr	r3, [pc, #176]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cd70:	681b      	ldr	r3, [r3, #0]
 801cd72:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801cd74:	687b      	ldr	r3, [r7, #4]
 801cd76:	2201      	movs	r2, #1
 801cd78:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801cd7a:	4b29      	ldr	r3, [pc, #164]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cd7c:	681b      	ldr	r3, [r3, #0]
 801cd7e:	2b00      	cmp	r3, #0
 801cd80:	d041      	beq.n	801ce06 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801cd82:	687b      	ldr	r3, [r7, #4]
 801cd84:	2200      	movs	r2, #0
 801cd86:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801cd88:	4b25      	ldr	r3, [pc, #148]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cd8a:	681b      	ldr	r3, [r3, #0]
 801cd8c:	687a      	ldr	r2, [r7, #4]
 801cd8e:	429a      	cmp	r2, r3
 801cd90:	d134      	bne.n	801cdfc <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801cd92:	4b23      	ldr	r3, [pc, #140]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cd94:	681b      	ldr	r3, [r3, #0]
 801cd96:	2200      	movs	r2, #0
 801cd98:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801cd9a:	4b21      	ldr	r3, [pc, #132]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cd9c:	681b      	ldr	r3, [r3, #0]
 801cd9e:	695b      	ldr	r3, [r3, #20]
 801cda0:	2b00      	cmp	r3, #0
 801cda2:	d00a      	beq.n	801cdba <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801cda4:	4b1e      	ldr	r3, [pc, #120]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cda6:	681b      	ldr	r3, [r3, #0]
 801cda8:	695b      	ldr	r3, [r3, #20]
 801cdaa:	4a1d      	ldr	r2, [pc, #116]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cdac:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801cdae:	4b1c      	ldr	r3, [pc, #112]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cdb0:	681b      	ldr	r3, [r3, #0]
 801cdb2:	4618      	mov	r0, r3
 801cdb4:	f000 f92c 	bl	801d010 <TimerSetTimeout>
 801cdb8:	e023      	b.n	801ce02 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801cdba:	4b1a      	ldr	r3, [pc, #104]	@ (801ce24 <UTIL_TIMER_Stop+0xdc>)
 801cdbc:	68db      	ldr	r3, [r3, #12]
 801cdbe:	4798      	blx	r3
            TimerListHead = NULL;
 801cdc0:	4b17      	ldr	r3, [pc, #92]	@ (801ce20 <UTIL_TIMER_Stop+0xd8>)
 801cdc2:	2200      	movs	r2, #0
 801cdc4:	601a      	str	r2, [r3, #0]
 801cdc6:	e01c      	b.n	801ce02 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801cdc8:	697a      	ldr	r2, [r7, #20]
 801cdca:	687b      	ldr	r3, [r7, #4]
 801cdcc:	429a      	cmp	r2, r3
 801cdce:	d110      	bne.n	801cdf2 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801cdd0:	697b      	ldr	r3, [r7, #20]
 801cdd2:	695b      	ldr	r3, [r3, #20]
 801cdd4:	2b00      	cmp	r3, #0
 801cdd6:	d006      	beq.n	801cde6 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801cdd8:	697b      	ldr	r3, [r7, #20]
 801cdda:	695b      	ldr	r3, [r3, #20]
 801cddc:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cdde:	69bb      	ldr	r3, [r7, #24]
 801cde0:	697a      	ldr	r2, [r7, #20]
 801cde2:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801cde4:	e00d      	b.n	801ce02 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801cde6:	2300      	movs	r3, #0
 801cde8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cdea:	69bb      	ldr	r3, [r7, #24]
 801cdec:	697a      	ldr	r2, [r7, #20]
 801cdee:	615a      	str	r2, [r3, #20]
            break;
 801cdf0:	e007      	b.n	801ce02 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801cdf2:	697b      	ldr	r3, [r7, #20]
 801cdf4:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801cdf6:	697b      	ldr	r3, [r7, #20]
 801cdf8:	695b      	ldr	r3, [r3, #20]
 801cdfa:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801cdfc:	697b      	ldr	r3, [r7, #20]
 801cdfe:	2b00      	cmp	r3, #0
 801ce00:	d1e2      	bne.n	801cdc8 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801ce02:	2300      	movs	r3, #0
 801ce04:	77fb      	strb	r3, [r7, #31]
 801ce06:	693b      	ldr	r3, [r7, #16]
 801ce08:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce0a:	68bb      	ldr	r3, [r7, #8]
 801ce0c:	f383 8810 	msr	PRIMASK, r3
}
 801ce10:	e001      	b.n	801ce16 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801ce12:	2301      	movs	r3, #1
 801ce14:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801ce16:	7ffb      	ldrb	r3, [r7, #31]
}
 801ce18:	4618      	mov	r0, r3
 801ce1a:	3720      	adds	r7, #32
 801ce1c:	46bd      	mov	sp, r7
 801ce1e:	bd80      	pop	{r7, pc}
 801ce20:	20002194 	.word	0x20002194
 801ce24:	080215f0 	.word	0x080215f0

0801ce28 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801ce28:	b580      	push	{r7, lr}
 801ce2a:	b084      	sub	sp, #16
 801ce2c:	af00      	add	r7, sp, #0
 801ce2e:	6078      	str	r0, [r7, #4]
 801ce30:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ce32:	2300      	movs	r3, #0
 801ce34:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801ce36:	687b      	ldr	r3, [r7, #4]
 801ce38:	2b00      	cmp	r3, #0
 801ce3a:	d102      	bne.n	801ce42 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801ce3c:	2301      	movs	r3, #1
 801ce3e:	73fb      	strb	r3, [r7, #15]
 801ce40:	e014      	b.n	801ce6c <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801ce42:	4b0d      	ldr	r3, [pc, #52]	@ (801ce78 <UTIL_TIMER_SetPeriod+0x50>)
 801ce44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ce46:	6838      	ldr	r0, [r7, #0]
 801ce48:	4798      	blx	r3
 801ce4a:	4602      	mov	r2, r0
 801ce4c:	687b      	ldr	r3, [r7, #4]
 801ce4e:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801ce50:	6878      	ldr	r0, [r7, #4]
 801ce52:	f000 f8c1 	bl	801cfd8 <TimerExists>
 801ce56:	4603      	mov	r3, r0
 801ce58:	2b00      	cmp	r3, #0
 801ce5a:	d007      	beq.n	801ce6c <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801ce5c:	6878      	ldr	r0, [r7, #4]
 801ce5e:	f7ff ff73 	bl	801cd48 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801ce62:	6878      	ldr	r0, [r7, #4]
 801ce64:	f7ff ff02 	bl	801cc6c <UTIL_TIMER_Start>
 801ce68:	4603      	mov	r3, r0
 801ce6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801ce6c:	7bfb      	ldrb	r3, [r7, #15]
}
 801ce6e:	4618      	mov	r0, r3
 801ce70:	3710      	adds	r7, #16
 801ce72:	46bd      	mov	sp, r7
 801ce74:	bd80      	pop	{r7, pc}
 801ce76:	bf00      	nop
 801ce78:	080215f0 	.word	0x080215f0

0801ce7c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801ce7c:	b590      	push	{r4, r7, lr}
 801ce7e:	b089      	sub	sp, #36	@ 0x24
 801ce80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ce82:	f3ef 8310 	mrs	r3, PRIMASK
 801ce86:	60bb      	str	r3, [r7, #8]
  return(result);
 801ce88:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ce8a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801ce8c:	b672      	cpsid	i
}
 801ce8e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801ce90:	4b38      	ldr	r3, [pc, #224]	@ (801cf74 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ce92:	695b      	ldr	r3, [r3, #20]
 801ce94:	4798      	blx	r3
 801ce96:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801ce98:	4b36      	ldr	r3, [pc, #216]	@ (801cf74 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801ce9a:	691b      	ldr	r3, [r3, #16]
 801ce9c:	4798      	blx	r3
 801ce9e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801cea0:	693a      	ldr	r2, [r7, #16]
 801cea2:	697b      	ldr	r3, [r7, #20]
 801cea4:	1ad3      	subs	r3, r2, r3
 801cea6:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801cea8:	4b33      	ldr	r3, [pc, #204]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ceaa:	681b      	ldr	r3, [r3, #0]
 801ceac:	2b00      	cmp	r3, #0
 801ceae:	d037      	beq.n	801cf20 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801ceb0:	4b31      	ldr	r3, [pc, #196]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ceb2:	681b      	ldr	r3, [r3, #0]
 801ceb4:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801ceb6:	69fb      	ldr	r3, [r7, #28]
 801ceb8:	681b      	ldr	r3, [r3, #0]
 801ceba:	68fa      	ldr	r2, [r7, #12]
 801cebc:	429a      	cmp	r2, r3
 801cebe:	d206      	bcs.n	801cece <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801cec0:	69fb      	ldr	r3, [r7, #28]
 801cec2:	681a      	ldr	r2, [r3, #0]
 801cec4:	68fb      	ldr	r3, [r7, #12]
 801cec6:	1ad2      	subs	r2, r2, r3
 801cec8:	69fb      	ldr	r3, [r7, #28]
 801ceca:	601a      	str	r2, [r3, #0]
 801cecc:	e002      	b.n	801ced4 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801cece:	69fb      	ldr	r3, [r7, #28]
 801ced0:	2200      	movs	r2, #0
 801ced2:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801ced4:	69fb      	ldr	r3, [r7, #28]
 801ced6:	695b      	ldr	r3, [r3, #20]
 801ced8:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801ceda:	69fb      	ldr	r3, [r7, #28]
 801cedc:	2b00      	cmp	r3, #0
 801cede:	d1ea      	bne.n	801ceb6 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cee0:	e01e      	b.n	801cf20 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801cee2:	4b25      	ldr	r3, [pc, #148]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cee4:	681b      	ldr	r3, [r3, #0]
 801cee6:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801cee8:	4b23      	ldr	r3, [pc, #140]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ceea:	681b      	ldr	r3, [r3, #0]
 801ceec:	695b      	ldr	r3, [r3, #20]
 801ceee:	4a22      	ldr	r2, [pc, #136]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cef0:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801cef2:	69fb      	ldr	r3, [r7, #28]
 801cef4:	2200      	movs	r2, #0
 801cef6:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801cef8:	69fb      	ldr	r3, [r7, #28]
 801cefa:	2200      	movs	r2, #0
 801cefc:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801cefe:	69fb      	ldr	r3, [r7, #28]
 801cf00:	68db      	ldr	r3, [r3, #12]
 801cf02:	69fa      	ldr	r2, [r7, #28]
 801cf04:	6912      	ldr	r2, [r2, #16]
 801cf06:	4610      	mov	r0, r2
 801cf08:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801cf0a:	69fb      	ldr	r3, [r7, #28]
 801cf0c:	7adb      	ldrb	r3, [r3, #11]
 801cf0e:	2b01      	cmp	r3, #1
 801cf10:	d106      	bne.n	801cf20 <UTIL_TIMER_IRQ_Handler+0xa4>
 801cf12:	69fb      	ldr	r3, [r7, #28]
 801cf14:	7a9b      	ldrb	r3, [r3, #10]
 801cf16:	2b00      	cmp	r3, #0
 801cf18:	d102      	bne.n	801cf20 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801cf1a:	69f8      	ldr	r0, [r7, #28]
 801cf1c:	f7ff fea6 	bl	801cc6c <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cf20:	4b15      	ldr	r3, [pc, #84]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf22:	681b      	ldr	r3, [r3, #0]
 801cf24:	2b00      	cmp	r3, #0
 801cf26:	d00d      	beq.n	801cf44 <UTIL_TIMER_IRQ_Handler+0xc8>
 801cf28:	4b13      	ldr	r3, [pc, #76]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf2a:	681b      	ldr	r3, [r3, #0]
 801cf2c:	681b      	ldr	r3, [r3, #0]
 801cf2e:	2b00      	cmp	r3, #0
 801cf30:	d0d7      	beq.n	801cee2 <UTIL_TIMER_IRQ_Handler+0x66>
 801cf32:	4b11      	ldr	r3, [pc, #68]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf34:	681b      	ldr	r3, [r3, #0]
 801cf36:	681c      	ldr	r4, [r3, #0]
 801cf38:	4b0e      	ldr	r3, [pc, #56]	@ (801cf74 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cf3a:	699b      	ldr	r3, [r3, #24]
 801cf3c:	4798      	blx	r3
 801cf3e:	4603      	mov	r3, r0
 801cf40:	429c      	cmp	r4, r3
 801cf42:	d3ce      	bcc.n	801cee2 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801cf44:	4b0c      	ldr	r3, [pc, #48]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf46:	681b      	ldr	r3, [r3, #0]
 801cf48:	2b00      	cmp	r3, #0
 801cf4a:	d009      	beq.n	801cf60 <UTIL_TIMER_IRQ_Handler+0xe4>
 801cf4c:	4b0a      	ldr	r3, [pc, #40]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf4e:	681b      	ldr	r3, [r3, #0]
 801cf50:	7a1b      	ldrb	r3, [r3, #8]
 801cf52:	2b00      	cmp	r3, #0
 801cf54:	d104      	bne.n	801cf60 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801cf56:	4b08      	ldr	r3, [pc, #32]	@ (801cf78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cf58:	681b      	ldr	r3, [r3, #0]
 801cf5a:	4618      	mov	r0, r3
 801cf5c:	f000 f858 	bl	801d010 <TimerSetTimeout>
 801cf60:	69bb      	ldr	r3, [r7, #24]
 801cf62:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cf64:	687b      	ldr	r3, [r7, #4]
 801cf66:	f383 8810 	msr	PRIMASK, r3
}
 801cf6a:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801cf6c:	bf00      	nop
 801cf6e:	3724      	adds	r7, #36	@ 0x24
 801cf70:	46bd      	mov	sp, r7
 801cf72:	bd90      	pop	{r4, r7, pc}
 801cf74:	080215f0 	.word	0x080215f0
 801cf78:	20002194 	.word	0x20002194

0801cf7c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801cf7c:	b580      	push	{r7, lr}
 801cf7e:	b082      	sub	sp, #8
 801cf80:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801cf82:	4b06      	ldr	r3, [pc, #24]	@ (801cf9c <UTIL_TIMER_GetCurrentTime+0x20>)
 801cf84:	69db      	ldr	r3, [r3, #28]
 801cf86:	4798      	blx	r3
 801cf88:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801cf8a:	4b04      	ldr	r3, [pc, #16]	@ (801cf9c <UTIL_TIMER_GetCurrentTime+0x20>)
 801cf8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cf8e:	6878      	ldr	r0, [r7, #4]
 801cf90:	4798      	blx	r3
 801cf92:	4603      	mov	r3, r0
}
 801cf94:	4618      	mov	r0, r3
 801cf96:	3708      	adds	r7, #8
 801cf98:	46bd      	mov	sp, r7
 801cf9a:	bd80      	pop	{r7, pc}
 801cf9c:	080215f0 	.word	0x080215f0

0801cfa0 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801cfa0:	b580      	push	{r7, lr}
 801cfa2:	b084      	sub	sp, #16
 801cfa4:	af00      	add	r7, sp, #0
 801cfa6:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801cfa8:	4b0a      	ldr	r3, [pc, #40]	@ (801cfd4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801cfaa:	69db      	ldr	r3, [r3, #28]
 801cfac:	4798      	blx	r3
 801cfae:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801cfb0:	4b08      	ldr	r3, [pc, #32]	@ (801cfd4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801cfb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cfb4:	6878      	ldr	r0, [r7, #4]
 801cfb6:	4798      	blx	r3
 801cfb8:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801cfba:	4b06      	ldr	r3, [pc, #24]	@ (801cfd4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801cfbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cfbe:	68f9      	ldr	r1, [r7, #12]
 801cfc0:	68ba      	ldr	r2, [r7, #8]
 801cfc2:	1a8a      	subs	r2, r1, r2
 801cfc4:	4610      	mov	r0, r2
 801cfc6:	4798      	blx	r3
 801cfc8:	4603      	mov	r3, r0
}
 801cfca:	4618      	mov	r0, r3
 801cfcc:	3710      	adds	r7, #16
 801cfce:	46bd      	mov	sp, r7
 801cfd0:	bd80      	pop	{r7, pc}
 801cfd2:	bf00      	nop
 801cfd4:	080215f0 	.word	0x080215f0

0801cfd8 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801cfd8:	b480      	push	{r7}
 801cfda:	b085      	sub	sp, #20
 801cfdc:	af00      	add	r7, sp, #0
 801cfde:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801cfe0:	4b0a      	ldr	r3, [pc, #40]	@ (801d00c <TimerExists+0x34>)
 801cfe2:	681b      	ldr	r3, [r3, #0]
 801cfe4:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801cfe6:	e008      	b.n	801cffa <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801cfe8:	68fa      	ldr	r2, [r7, #12]
 801cfea:	687b      	ldr	r3, [r7, #4]
 801cfec:	429a      	cmp	r2, r3
 801cfee:	d101      	bne.n	801cff4 <TimerExists+0x1c>
    {
      return true;
 801cff0:	2301      	movs	r3, #1
 801cff2:	e006      	b.n	801d002 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801cff4:	68fb      	ldr	r3, [r7, #12]
 801cff6:	695b      	ldr	r3, [r3, #20]
 801cff8:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801cffa:	68fb      	ldr	r3, [r7, #12]
 801cffc:	2b00      	cmp	r3, #0
 801cffe:	d1f3      	bne.n	801cfe8 <TimerExists+0x10>
  }
  return false;
 801d000:	2300      	movs	r3, #0
}
 801d002:	4618      	mov	r0, r3
 801d004:	3714      	adds	r7, #20
 801d006:	46bd      	mov	sp, r7
 801d008:	bc80      	pop	{r7}
 801d00a:	4770      	bx	lr
 801d00c:	20002194 	.word	0x20002194

0801d010 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801d010:	b590      	push	{r4, r7, lr}
 801d012:	b085      	sub	sp, #20
 801d014:	af00      	add	r7, sp, #0
 801d016:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801d018:	4b11      	ldr	r3, [pc, #68]	@ (801d060 <TimerSetTimeout+0x50>)
 801d01a:	6a1b      	ldr	r3, [r3, #32]
 801d01c:	4798      	blx	r3
 801d01e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801d020:	687b      	ldr	r3, [r7, #4]
 801d022:	2201      	movs	r2, #1
 801d024:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801d026:	687b      	ldr	r3, [r7, #4]
 801d028:	681c      	ldr	r4, [r3, #0]
 801d02a:	4b0d      	ldr	r3, [pc, #52]	@ (801d060 <TimerSetTimeout+0x50>)
 801d02c:	699b      	ldr	r3, [r3, #24]
 801d02e:	4798      	blx	r3
 801d030:	4602      	mov	r2, r0
 801d032:	68fb      	ldr	r3, [r7, #12]
 801d034:	4413      	add	r3, r2
 801d036:	429c      	cmp	r4, r3
 801d038:	d207      	bcs.n	801d04a <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801d03a:	4b09      	ldr	r3, [pc, #36]	@ (801d060 <TimerSetTimeout+0x50>)
 801d03c:	699b      	ldr	r3, [r3, #24]
 801d03e:	4798      	blx	r3
 801d040:	4602      	mov	r2, r0
 801d042:	68fb      	ldr	r3, [r7, #12]
 801d044:	441a      	add	r2, r3
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801d04a:	4b05      	ldr	r3, [pc, #20]	@ (801d060 <TimerSetTimeout+0x50>)
 801d04c:	689b      	ldr	r3, [r3, #8]
 801d04e:	687a      	ldr	r2, [r7, #4]
 801d050:	6812      	ldr	r2, [r2, #0]
 801d052:	4610      	mov	r0, r2
 801d054:	4798      	blx	r3
}
 801d056:	bf00      	nop
 801d058:	3714      	adds	r7, #20
 801d05a:	46bd      	mov	sp, r7
 801d05c:	bd90      	pop	{r4, r7, pc}
 801d05e:	bf00      	nop
 801d060:	080215f0 	.word	0x080215f0

0801d064 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801d064:	b480      	push	{r7}
 801d066:	b085      	sub	sp, #20
 801d068:	af00      	add	r7, sp, #0
 801d06a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d06c:	4b14      	ldr	r3, [pc, #80]	@ (801d0c0 <TimerInsertTimer+0x5c>)
 801d06e:	681b      	ldr	r3, [r3, #0]
 801d070:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801d072:	4b13      	ldr	r3, [pc, #76]	@ (801d0c0 <TimerInsertTimer+0x5c>)
 801d074:	681b      	ldr	r3, [r3, #0]
 801d076:	695b      	ldr	r3, [r3, #20]
 801d078:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801d07a:	e012      	b.n	801d0a2 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801d07c:	687b      	ldr	r3, [r7, #4]
 801d07e:	681a      	ldr	r2, [r3, #0]
 801d080:	68bb      	ldr	r3, [r7, #8]
 801d082:	681b      	ldr	r3, [r3, #0]
 801d084:	429a      	cmp	r2, r3
 801d086:	d905      	bls.n	801d094 <TimerInsertTimer+0x30>
    {
        cur = next;
 801d088:	68bb      	ldr	r3, [r7, #8]
 801d08a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801d08c:	68bb      	ldr	r3, [r7, #8]
 801d08e:	695b      	ldr	r3, [r3, #20]
 801d090:	60bb      	str	r3, [r7, #8]
 801d092:	e006      	b.n	801d0a2 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801d094:	68fb      	ldr	r3, [r7, #12]
 801d096:	687a      	ldr	r2, [r7, #4]
 801d098:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801d09a:	687b      	ldr	r3, [r7, #4]
 801d09c:	68ba      	ldr	r2, [r7, #8]
 801d09e:	615a      	str	r2, [r3, #20]
        return;
 801d0a0:	e009      	b.n	801d0b6 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801d0a2:	68fb      	ldr	r3, [r7, #12]
 801d0a4:	695b      	ldr	r3, [r3, #20]
 801d0a6:	2b00      	cmp	r3, #0
 801d0a8:	d1e8      	bne.n	801d07c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801d0aa:	68fb      	ldr	r3, [r7, #12]
 801d0ac:	687a      	ldr	r2, [r7, #4]
 801d0ae:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801d0b0:	687b      	ldr	r3, [r7, #4]
 801d0b2:	2200      	movs	r2, #0
 801d0b4:	615a      	str	r2, [r3, #20]
}
 801d0b6:	3714      	adds	r7, #20
 801d0b8:	46bd      	mov	sp, r7
 801d0ba:	bc80      	pop	{r7}
 801d0bc:	4770      	bx	lr
 801d0be:	bf00      	nop
 801d0c0:	20002194 	.word	0x20002194

0801d0c4 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801d0c4:	b580      	push	{r7, lr}
 801d0c6:	b084      	sub	sp, #16
 801d0c8:	af00      	add	r7, sp, #0
 801d0ca:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d0cc:	4b0b      	ldr	r3, [pc, #44]	@ (801d0fc <TimerInsertNewHeadTimer+0x38>)
 801d0ce:	681b      	ldr	r3, [r3, #0]
 801d0d0:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801d0d2:	68fb      	ldr	r3, [r7, #12]
 801d0d4:	2b00      	cmp	r3, #0
 801d0d6:	d002      	beq.n	801d0de <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801d0d8:	68fb      	ldr	r3, [r7, #12]
 801d0da:	2200      	movs	r2, #0
 801d0dc:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801d0de:	687b      	ldr	r3, [r7, #4]
 801d0e0:	68fa      	ldr	r2, [r7, #12]
 801d0e2:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801d0e4:	4a05      	ldr	r2, [pc, #20]	@ (801d0fc <TimerInsertNewHeadTimer+0x38>)
 801d0e6:	687b      	ldr	r3, [r7, #4]
 801d0e8:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801d0ea:	4b04      	ldr	r3, [pc, #16]	@ (801d0fc <TimerInsertNewHeadTimer+0x38>)
 801d0ec:	681b      	ldr	r3, [r3, #0]
 801d0ee:	4618      	mov	r0, r3
 801d0f0:	f7ff ff8e 	bl	801d010 <TimerSetTimeout>
}
 801d0f4:	bf00      	nop
 801d0f6:	3710      	adds	r7, #16
 801d0f8:	46bd      	mov	sp, r7
 801d0fa:	bd80      	pop	{r7, pc}
 801d0fc:	20002194 	.word	0x20002194

0801d100 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801d100:	b580      	push	{r7, lr}
 801d102:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801d104:	2218      	movs	r2, #24
 801d106:	2100      	movs	r1, #0
 801d108:	4807      	ldr	r0, [pc, #28]	@ (801d128 <UTIL_ADV_TRACE_Init+0x28>)
 801d10a:	f7ff f862 	bl	801c1d2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801d10e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801d112:	2100      	movs	r1, #0
 801d114:	4805      	ldr	r0, [pc, #20]	@ (801d12c <UTIL_ADV_TRACE_Init+0x2c>)
 801d116:	f7ff f85c 	bl	801c1d2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801d11a:	4b05      	ldr	r3, [pc, #20]	@ (801d130 <UTIL_ADV_TRACE_Init+0x30>)
 801d11c:	681b      	ldr	r3, [r3, #0]
 801d11e:	4805      	ldr	r0, [pc, #20]	@ (801d134 <UTIL_ADV_TRACE_Init+0x34>)
 801d120:	4798      	blx	r3
 801d122:	4603      	mov	r3, r0
}
 801d124:	4618      	mov	r0, r3
 801d126:	bd80      	pop	{r7, pc}
 801d128:	20002198 	.word	0x20002198
 801d12c:	200021b0 	.word	0x200021b0
 801d130:	08021630 	.word	0x08021630
 801d134:	0801d3a1 	.word	0x0801d3a1

0801d138 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801d138:	b480      	push	{r7}
 801d13a:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d13c:	4b06      	ldr	r3, [pc, #24]	@ (801d158 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d13e:	8a5a      	ldrh	r2, [r3, #18]
 801d140:	4b05      	ldr	r3, [pc, #20]	@ (801d158 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d142:	8a1b      	ldrh	r3, [r3, #16]
 801d144:	429a      	cmp	r2, r3
 801d146:	d101      	bne.n	801d14c <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801d148:	2301      	movs	r3, #1
 801d14a:	e000      	b.n	801d14e <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801d14c:	2300      	movs	r3, #0
}
 801d14e:	4618      	mov	r0, r3
 801d150:	46bd      	mov	sp, r7
 801d152:	bc80      	pop	{r7}
 801d154:	4770      	bx	lr
 801d156:	bf00      	nop
 801d158:	20002198 	.word	0x20002198

0801d15c <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801d15c:	b408      	push	{r3}
 801d15e:	b580      	push	{r7, lr}
 801d160:	b08d      	sub	sp, #52	@ 0x34
 801d162:	af00      	add	r7, sp, #0
 801d164:	60f8      	str	r0, [r7, #12]
 801d166:	60b9      	str	r1, [r7, #8]
 801d168:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801d16a:	2300      	movs	r3, #0
 801d16c:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801d16e:	2300      	movs	r3, #0
 801d170:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801d172:	4b37      	ldr	r3, [pc, #220]	@ (801d250 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d174:	7a1b      	ldrb	r3, [r3, #8]
 801d176:	461a      	mov	r2, r3
 801d178:	68fb      	ldr	r3, [r7, #12]
 801d17a:	4293      	cmp	r3, r2
 801d17c:	d902      	bls.n	801d184 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801d17e:	f06f 0304 	mvn.w	r3, #4
 801d182:	e05e      	b.n	801d242 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801d184:	4b32      	ldr	r3, [pc, #200]	@ (801d250 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d186:	68da      	ldr	r2, [r3, #12]
 801d188:	68bb      	ldr	r3, [r7, #8]
 801d18a:	4013      	ands	r3, r2
 801d18c:	68ba      	ldr	r2, [r7, #8]
 801d18e:	429a      	cmp	r2, r3
 801d190:	d002      	beq.n	801d198 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801d192:	f06f 0305 	mvn.w	r3, #5
 801d196:	e054      	b.n	801d242 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801d198:	4b2d      	ldr	r3, [pc, #180]	@ (801d250 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d19a:	685b      	ldr	r3, [r3, #4]
 801d19c:	2b00      	cmp	r3, #0
 801d19e:	d00a      	beq.n	801d1b6 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801d1a0:	687b      	ldr	r3, [r7, #4]
 801d1a2:	2b00      	cmp	r3, #0
 801d1a4:	d007      	beq.n	801d1b6 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801d1a6:	4b2a      	ldr	r3, [pc, #168]	@ (801d250 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d1a8:	685b      	ldr	r3, [r3, #4]
 801d1aa:	f107 0116 	add.w	r1, r7, #22
 801d1ae:	f107 0218 	add.w	r2, r7, #24
 801d1b2:	4610      	mov	r0, r2
 801d1b4:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801d1b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801d1ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d1be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d1c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801d1c4:	4823      	ldr	r0, [pc, #140]	@ (801d254 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801d1c6:	f7ff fa2b 	bl	801c620 <tiny_vsnprintf_like>
 801d1ca:	4603      	mov	r3, r0
 801d1cc:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801d1ce:	f000 f9f1 	bl	801d5b4 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801d1d2:	8afa      	ldrh	r2, [r7, #22]
 801d1d4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801d1d6:	4413      	add	r3, r2
 801d1d8:	b29b      	uxth	r3, r3
 801d1da:	f107 0214 	add.w	r2, r7, #20
 801d1de:	4611      	mov	r1, r2
 801d1e0:	4618      	mov	r0, r3
 801d1e2:	f000 f969 	bl	801d4b8 <TRACE_AllocateBufer>
 801d1e6:	4603      	mov	r3, r0
 801d1e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d1ec:	d025      	beq.n	801d23a <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801d1ee:	2300      	movs	r3, #0
 801d1f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801d1f2:	e00e      	b.n	801d212 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801d1f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801d1f6:	8aba      	ldrh	r2, [r7, #20]
 801d1f8:	3330      	adds	r3, #48	@ 0x30
 801d1fa:	443b      	add	r3, r7
 801d1fc:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801d200:	4b15      	ldr	r3, [pc, #84]	@ (801d258 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d202:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801d204:	8abb      	ldrh	r3, [r7, #20]
 801d206:	3301      	adds	r3, #1
 801d208:	b29b      	uxth	r3, r3
 801d20a:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801d20c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801d20e:	3301      	adds	r3, #1
 801d210:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801d212:	8afb      	ldrh	r3, [r7, #22]
 801d214:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801d216:	429a      	cmp	r2, r3
 801d218:	d3ec      	bcc.n	801d1f4 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d21a:	8abb      	ldrh	r3, [r7, #20]
 801d21c:	461a      	mov	r2, r3
 801d21e:	4b0e      	ldr	r3, [pc, #56]	@ (801d258 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d220:	18d0      	adds	r0, r2, r3
 801d222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d224:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d226:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801d22a:	f7ff f9f9 	bl	801c620 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801d22e:	f000 f9df 	bl	801d5f0 <TRACE_UnLock>

    return TRACE_Send();
 801d232:	f000 f831 	bl	801d298 <TRACE_Send>
 801d236:	4603      	mov	r3, r0
 801d238:	e003      	b.n	801d242 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801d23a:	f000 f9d9 	bl	801d5f0 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801d23e:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801d242:	4618      	mov	r0, r3
 801d244:	3734      	adds	r7, #52	@ 0x34
 801d246:	46bd      	mov	sp, r7
 801d248:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801d24c:	b001      	add	sp, #4
 801d24e:	4770      	bx	lr
 801d250:	20002198 	.word	0x20002198
 801d254:	200025b0 	.word	0x200025b0
 801d258:	200021b0 	.word	0x200021b0

0801d25c <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801d25c:	b480      	push	{r7}
 801d25e:	b083      	sub	sp, #12
 801d260:	af00      	add	r7, sp, #0
 801d262:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801d264:	4a03      	ldr	r2, [pc, #12]	@ (801d274 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801d266:	687b      	ldr	r3, [r7, #4]
 801d268:	6053      	str	r3, [r2, #4]
}
 801d26a:	bf00      	nop
 801d26c:	370c      	adds	r7, #12
 801d26e:	46bd      	mov	sp, r7
 801d270:	bc80      	pop	{r7}
 801d272:	4770      	bx	lr
 801d274:	20002198 	.word	0x20002198

0801d278 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801d278:	b480      	push	{r7}
 801d27a:	b083      	sub	sp, #12
 801d27c:	af00      	add	r7, sp, #0
 801d27e:	4603      	mov	r3, r0
 801d280:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801d282:	4a04      	ldr	r2, [pc, #16]	@ (801d294 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801d284:	79fb      	ldrb	r3, [r7, #7]
 801d286:	7213      	strb	r3, [r2, #8]
}
 801d288:	bf00      	nop
 801d28a:	370c      	adds	r7, #12
 801d28c:	46bd      	mov	sp, r7
 801d28e:	bc80      	pop	{r7}
 801d290:	4770      	bx	lr
 801d292:	bf00      	nop
 801d294:	20002198 	.word	0x20002198

0801d298 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801d298:	b580      	push	{r7, lr}
 801d29a:	b088      	sub	sp, #32
 801d29c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801d29e:	2300      	movs	r3, #0
 801d2a0:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801d2a2:	2300      	movs	r3, #0
 801d2a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d2a6:	f3ef 8310 	mrs	r3, PRIMASK
 801d2aa:	613b      	str	r3, [r7, #16]
  return(result);
 801d2ac:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d2ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d2b0:	b672      	cpsid	i
}
 801d2b2:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801d2b4:	f000 f9ba 	bl	801d62c <TRACE_IsLocked>
 801d2b8:	4603      	mov	r3, r0
 801d2ba:	2b00      	cmp	r3, #0
 801d2bc:	d15d      	bne.n	801d37a <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801d2be:	f000 f979 	bl	801d5b4 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801d2c2:	4b34      	ldr	r3, [pc, #208]	@ (801d394 <TRACE_Send+0xfc>)
 801d2c4:	8a1a      	ldrh	r2, [r3, #16]
 801d2c6:	4b33      	ldr	r3, [pc, #204]	@ (801d394 <TRACE_Send+0xfc>)
 801d2c8:	8a5b      	ldrh	r3, [r3, #18]
 801d2ca:	429a      	cmp	r2, r3
 801d2cc:	d04d      	beq.n	801d36a <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d2ce:	4b31      	ldr	r3, [pc, #196]	@ (801d394 <TRACE_Send+0xfc>)
 801d2d0:	789b      	ldrb	r3, [r3, #2]
 801d2d2:	2b01      	cmp	r3, #1
 801d2d4:	d117      	bne.n	801d306 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801d2d6:	4b2f      	ldr	r3, [pc, #188]	@ (801d394 <TRACE_Send+0xfc>)
 801d2d8:	881a      	ldrh	r2, [r3, #0]
 801d2da:	4b2e      	ldr	r3, [pc, #184]	@ (801d394 <TRACE_Send+0xfc>)
 801d2dc:	8a1b      	ldrh	r3, [r3, #16]
 801d2de:	1ad3      	subs	r3, r2, r3
 801d2e0:	b29a      	uxth	r2, r3
 801d2e2:	4b2c      	ldr	r3, [pc, #176]	@ (801d394 <TRACE_Send+0xfc>)
 801d2e4:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d2e6:	4b2b      	ldr	r3, [pc, #172]	@ (801d394 <TRACE_Send+0xfc>)
 801d2e8:	2202      	movs	r2, #2
 801d2ea:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d2ec:	4b29      	ldr	r3, [pc, #164]	@ (801d394 <TRACE_Send+0xfc>)
 801d2ee:	2200      	movs	r2, #0
 801d2f0:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d2f2:	4b28      	ldr	r3, [pc, #160]	@ (801d394 <TRACE_Send+0xfc>)
 801d2f4:	8a9b      	ldrh	r3, [r3, #20]
 801d2f6:	2b00      	cmp	r3, #0
 801d2f8:	d105      	bne.n	801d306 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d2fa:	4b26      	ldr	r3, [pc, #152]	@ (801d394 <TRACE_Send+0xfc>)
 801d2fc:	2200      	movs	r2, #0
 801d2fe:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d300:	4b24      	ldr	r3, [pc, #144]	@ (801d394 <TRACE_Send+0xfc>)
 801d302:	2200      	movs	r2, #0
 801d304:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d306:	4b23      	ldr	r3, [pc, #140]	@ (801d394 <TRACE_Send+0xfc>)
 801d308:	789b      	ldrb	r3, [r3, #2]
 801d30a:	2b00      	cmp	r3, #0
 801d30c:	d115      	bne.n	801d33a <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d30e:	4b21      	ldr	r3, [pc, #132]	@ (801d394 <TRACE_Send+0xfc>)
 801d310:	8a5a      	ldrh	r2, [r3, #18]
 801d312:	4b20      	ldr	r3, [pc, #128]	@ (801d394 <TRACE_Send+0xfc>)
 801d314:	8a1b      	ldrh	r3, [r3, #16]
 801d316:	429a      	cmp	r2, r3
 801d318:	d908      	bls.n	801d32c <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d31a:	4b1e      	ldr	r3, [pc, #120]	@ (801d394 <TRACE_Send+0xfc>)
 801d31c:	8a5a      	ldrh	r2, [r3, #18]
 801d31e:	4b1d      	ldr	r3, [pc, #116]	@ (801d394 <TRACE_Send+0xfc>)
 801d320:	8a1b      	ldrh	r3, [r3, #16]
 801d322:	1ad3      	subs	r3, r2, r3
 801d324:	b29a      	uxth	r2, r3
 801d326:	4b1b      	ldr	r3, [pc, #108]	@ (801d394 <TRACE_Send+0xfc>)
 801d328:	829a      	strh	r2, [r3, #20]
 801d32a:	e006      	b.n	801d33a <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d32c:	4b19      	ldr	r3, [pc, #100]	@ (801d394 <TRACE_Send+0xfc>)
 801d32e:	8a1b      	ldrh	r3, [r3, #16]
 801d330:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d334:	b29a      	uxth	r2, r3
 801d336:	4b17      	ldr	r3, [pc, #92]	@ (801d394 <TRACE_Send+0xfc>)
 801d338:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d33a:	4b16      	ldr	r3, [pc, #88]	@ (801d394 <TRACE_Send+0xfc>)
 801d33c:	8a1b      	ldrh	r3, [r3, #16]
 801d33e:	461a      	mov	r2, r3
 801d340:	4b15      	ldr	r3, [pc, #84]	@ (801d398 <TRACE_Send+0x100>)
 801d342:	4413      	add	r3, r2
 801d344:	61bb      	str	r3, [r7, #24]
 801d346:	697b      	ldr	r3, [r7, #20]
 801d348:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d34a:	68fb      	ldr	r3, [r7, #12]
 801d34c:	f383 8810 	msr	PRIMASK, r3
}
 801d350:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801d352:	f7e5 f9b7 	bl	80026c4 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d356:	4b11      	ldr	r3, [pc, #68]	@ (801d39c <TRACE_Send+0x104>)
 801d358:	68db      	ldr	r3, [r3, #12]
 801d35a:	4a0e      	ldr	r2, [pc, #56]	@ (801d394 <TRACE_Send+0xfc>)
 801d35c:	8a92      	ldrh	r2, [r2, #20]
 801d35e:	4611      	mov	r1, r2
 801d360:	69b8      	ldr	r0, [r7, #24]
 801d362:	4798      	blx	r3
 801d364:	4603      	mov	r3, r0
 801d366:	77fb      	strb	r3, [r7, #31]
 801d368:	e00d      	b.n	801d386 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801d36a:	f000 f941 	bl	801d5f0 <TRACE_UnLock>
 801d36e:	697b      	ldr	r3, [r7, #20]
 801d370:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d372:	68bb      	ldr	r3, [r7, #8]
 801d374:	f383 8810 	msr	PRIMASK, r3
}
 801d378:	e005      	b.n	801d386 <TRACE_Send+0xee>
 801d37a:	697b      	ldr	r3, [r7, #20]
 801d37c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d37e:	687b      	ldr	r3, [r7, #4]
 801d380:	f383 8810 	msr	PRIMASK, r3
}
 801d384:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801d386:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d38a:	4618      	mov	r0, r3
 801d38c:	3720      	adds	r7, #32
 801d38e:	46bd      	mov	sp, r7
 801d390:	bd80      	pop	{r7, pc}
 801d392:	bf00      	nop
 801d394:	20002198 	.word	0x20002198
 801d398:	200021b0 	.word	0x200021b0
 801d39c:	08021630 	.word	0x08021630

0801d3a0 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801d3a0:	b580      	push	{r7, lr}
 801d3a2:	b088      	sub	sp, #32
 801d3a4:	af00      	add	r7, sp, #0
 801d3a6:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801d3a8:	2300      	movs	r3, #0
 801d3aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d3ac:	f3ef 8310 	mrs	r3, PRIMASK
 801d3b0:	617b      	str	r3, [r7, #20]
  return(result);
 801d3b2:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d3b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801d3b6:	b672      	cpsid	i
}
 801d3b8:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801d3ba:	4b3c      	ldr	r3, [pc, #240]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3bc:	789b      	ldrb	r3, [r3, #2]
 801d3be:	2b02      	cmp	r3, #2
 801d3c0:	d106      	bne.n	801d3d0 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d3c2:	4b3a      	ldr	r3, [pc, #232]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3c4:	2200      	movs	r2, #0
 801d3c6:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d3c8:	4b38      	ldr	r3, [pc, #224]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3ca:	2200      	movs	r2, #0
 801d3cc:	821a      	strh	r2, [r3, #16]
 801d3ce:	e00a      	b.n	801d3e6 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d3d0:	4b36      	ldr	r3, [pc, #216]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3d2:	8a1a      	ldrh	r2, [r3, #16]
 801d3d4:	4b35      	ldr	r3, [pc, #212]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3d6:	8a9b      	ldrh	r3, [r3, #20]
 801d3d8:	4413      	add	r3, r2
 801d3da:	b29b      	uxth	r3, r3
 801d3dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d3e0:	b29a      	uxth	r2, r3
 801d3e2:	4b32      	ldr	r3, [pc, #200]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3e4:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801d3e6:	4b31      	ldr	r3, [pc, #196]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3e8:	8a1a      	ldrh	r2, [r3, #16]
 801d3ea:	4b30      	ldr	r3, [pc, #192]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3ec:	8a5b      	ldrh	r3, [r3, #18]
 801d3ee:	429a      	cmp	r2, r3
 801d3f0:	d04d      	beq.n	801d48e <TRACE_TxCpltCallback+0xee>
 801d3f2:	4b2e      	ldr	r3, [pc, #184]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3f4:	8adb      	ldrh	r3, [r3, #22]
 801d3f6:	2b01      	cmp	r3, #1
 801d3f8:	d149      	bne.n	801d48e <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d3fa:	4b2c      	ldr	r3, [pc, #176]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d3fc:	789b      	ldrb	r3, [r3, #2]
 801d3fe:	2b01      	cmp	r3, #1
 801d400:	d117      	bne.n	801d432 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801d402:	4b2a      	ldr	r3, [pc, #168]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d404:	881a      	ldrh	r2, [r3, #0]
 801d406:	4b29      	ldr	r3, [pc, #164]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d408:	8a1b      	ldrh	r3, [r3, #16]
 801d40a:	1ad3      	subs	r3, r2, r3
 801d40c:	b29a      	uxth	r2, r3
 801d40e:	4b27      	ldr	r3, [pc, #156]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d410:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d412:	4b26      	ldr	r3, [pc, #152]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d414:	2202      	movs	r2, #2
 801d416:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d418:	4b24      	ldr	r3, [pc, #144]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d41a:	2200      	movs	r2, #0
 801d41c:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d41e:	4b23      	ldr	r3, [pc, #140]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d420:	8a9b      	ldrh	r3, [r3, #20]
 801d422:	2b00      	cmp	r3, #0
 801d424:	d105      	bne.n	801d432 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d426:	4b21      	ldr	r3, [pc, #132]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d428:	2200      	movs	r2, #0
 801d42a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d42c:	4b1f      	ldr	r3, [pc, #124]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d42e:	2200      	movs	r2, #0
 801d430:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d432:	4b1e      	ldr	r3, [pc, #120]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d434:	789b      	ldrb	r3, [r3, #2]
 801d436:	2b00      	cmp	r3, #0
 801d438:	d115      	bne.n	801d466 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d43a:	4b1c      	ldr	r3, [pc, #112]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d43c:	8a5a      	ldrh	r2, [r3, #18]
 801d43e:	4b1b      	ldr	r3, [pc, #108]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d440:	8a1b      	ldrh	r3, [r3, #16]
 801d442:	429a      	cmp	r2, r3
 801d444:	d908      	bls.n	801d458 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d446:	4b19      	ldr	r3, [pc, #100]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d448:	8a5a      	ldrh	r2, [r3, #18]
 801d44a:	4b18      	ldr	r3, [pc, #96]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d44c:	8a1b      	ldrh	r3, [r3, #16]
 801d44e:	1ad3      	subs	r3, r2, r3
 801d450:	b29a      	uxth	r2, r3
 801d452:	4b16      	ldr	r3, [pc, #88]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d454:	829a      	strh	r2, [r3, #20]
 801d456:	e006      	b.n	801d466 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d458:	4b14      	ldr	r3, [pc, #80]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d45a:	8a1b      	ldrh	r3, [r3, #16]
 801d45c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d460:	b29a      	uxth	r2, r3
 801d462:	4b12      	ldr	r3, [pc, #72]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d464:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d466:	4b11      	ldr	r3, [pc, #68]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d468:	8a1b      	ldrh	r3, [r3, #16]
 801d46a:	461a      	mov	r2, r3
 801d46c:	4b10      	ldr	r3, [pc, #64]	@ (801d4b0 <TRACE_TxCpltCallback+0x110>)
 801d46e:	4413      	add	r3, r2
 801d470:	61fb      	str	r3, [r7, #28]
 801d472:	69bb      	ldr	r3, [r7, #24]
 801d474:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d476:	693b      	ldr	r3, [r7, #16]
 801d478:	f383 8810 	msr	PRIMASK, r3
}
 801d47c:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d47e:	4b0d      	ldr	r3, [pc, #52]	@ (801d4b4 <TRACE_TxCpltCallback+0x114>)
 801d480:	68db      	ldr	r3, [r3, #12]
 801d482:	4a0a      	ldr	r2, [pc, #40]	@ (801d4ac <TRACE_TxCpltCallback+0x10c>)
 801d484:	8a92      	ldrh	r2, [r2, #20]
 801d486:	4611      	mov	r1, r2
 801d488:	69f8      	ldr	r0, [r7, #28]
 801d48a:	4798      	blx	r3
 801d48c:	e00a      	b.n	801d4a4 <TRACE_TxCpltCallback+0x104>
 801d48e:	69bb      	ldr	r3, [r7, #24]
 801d490:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d492:	68fb      	ldr	r3, [r7, #12]
 801d494:	f383 8810 	msr	PRIMASK, r3
}
 801d498:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801d49a:	f7e5 f91b 	bl	80026d4 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801d49e:	f000 f8a7 	bl	801d5f0 <TRACE_UnLock>
  }
}
 801d4a2:	bf00      	nop
 801d4a4:	bf00      	nop
 801d4a6:	3720      	adds	r7, #32
 801d4a8:	46bd      	mov	sp, r7
 801d4aa:	bd80      	pop	{r7, pc}
 801d4ac:	20002198 	.word	0x20002198
 801d4b0:	200021b0 	.word	0x200021b0
 801d4b4:	08021630 	.word	0x08021630

0801d4b8 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801d4b8:	b480      	push	{r7}
 801d4ba:	b087      	sub	sp, #28
 801d4bc:	af00      	add	r7, sp, #0
 801d4be:	4603      	mov	r3, r0
 801d4c0:	6039      	str	r1, [r7, #0]
 801d4c2:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801d4c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801d4c8:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d4ca:	f3ef 8310 	mrs	r3, PRIMASK
 801d4ce:	60fb      	str	r3, [r7, #12]
  return(result);
 801d4d0:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d4d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801d4d4:	b672      	cpsid	i
}
 801d4d6:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d4d8:	4b35      	ldr	r3, [pc, #212]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d4da:	8a5a      	ldrh	r2, [r3, #18]
 801d4dc:	4b34      	ldr	r3, [pc, #208]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d4de:	8a1b      	ldrh	r3, [r3, #16]
 801d4e0:	429a      	cmp	r2, r3
 801d4e2:	d11b      	bne.n	801d51c <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d4e4:	4b32      	ldr	r3, [pc, #200]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d4e6:	8a5b      	ldrh	r3, [r3, #18]
 801d4e8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d4ec:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801d4ee:	88fa      	ldrh	r2, [r7, #6]
 801d4f0:	8afb      	ldrh	r3, [r7, #22]
 801d4f2:	429a      	cmp	r2, r3
 801d4f4:	d33a      	bcc.n	801d56c <TRACE_AllocateBufer+0xb4>
 801d4f6:	4b2e      	ldr	r3, [pc, #184]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d4f8:	8a1b      	ldrh	r3, [r3, #16]
 801d4fa:	88fa      	ldrh	r2, [r7, #6]
 801d4fc:	429a      	cmp	r2, r3
 801d4fe:	d235      	bcs.n	801d56c <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d500:	4b2b      	ldr	r3, [pc, #172]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d502:	2201      	movs	r2, #1
 801d504:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d506:	4b2a      	ldr	r3, [pc, #168]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d508:	8a5a      	ldrh	r2, [r3, #18]
 801d50a:	4b29      	ldr	r3, [pc, #164]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d50c:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d50e:	4b28      	ldr	r3, [pc, #160]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d510:	8a1b      	ldrh	r3, [r3, #16]
 801d512:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d514:	4b26      	ldr	r3, [pc, #152]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d516:	2200      	movs	r2, #0
 801d518:	825a      	strh	r2, [r3, #18]
 801d51a:	e027      	b.n	801d56c <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d51c:	4b24      	ldr	r3, [pc, #144]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d51e:	8a5a      	ldrh	r2, [r3, #18]
 801d520:	4b23      	ldr	r3, [pc, #140]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d522:	8a1b      	ldrh	r3, [r3, #16]
 801d524:	429a      	cmp	r2, r3
 801d526:	d91b      	bls.n	801d560 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d528:	4b21      	ldr	r3, [pc, #132]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d52a:	8a5b      	ldrh	r3, [r3, #18]
 801d52c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d530:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801d532:	88fa      	ldrh	r2, [r7, #6]
 801d534:	8afb      	ldrh	r3, [r7, #22]
 801d536:	429a      	cmp	r2, r3
 801d538:	d318      	bcc.n	801d56c <TRACE_AllocateBufer+0xb4>
 801d53a:	4b1d      	ldr	r3, [pc, #116]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d53c:	8a1b      	ldrh	r3, [r3, #16]
 801d53e:	88fa      	ldrh	r2, [r7, #6]
 801d540:	429a      	cmp	r2, r3
 801d542:	d213      	bcs.n	801d56c <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d544:	4b1a      	ldr	r3, [pc, #104]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d546:	2201      	movs	r2, #1
 801d548:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d54a:	4b19      	ldr	r3, [pc, #100]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d54c:	8a5a      	ldrh	r2, [r3, #18]
 801d54e:	4b18      	ldr	r3, [pc, #96]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d550:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d552:	4b17      	ldr	r3, [pc, #92]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d554:	8a1b      	ldrh	r3, [r3, #16]
 801d556:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d558:	4b15      	ldr	r3, [pc, #84]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d55a:	2200      	movs	r2, #0
 801d55c:	825a      	strh	r2, [r3, #18]
 801d55e:	e005      	b.n	801d56c <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801d560:	4b13      	ldr	r3, [pc, #76]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d562:	8a1a      	ldrh	r2, [r3, #16]
 801d564:	4b12      	ldr	r3, [pc, #72]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d566:	8a5b      	ldrh	r3, [r3, #18]
 801d568:	1ad3      	subs	r3, r2, r3
 801d56a:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801d56c:	8afa      	ldrh	r2, [r7, #22]
 801d56e:	88fb      	ldrh	r3, [r7, #6]
 801d570:	429a      	cmp	r2, r3
 801d572:	d90f      	bls.n	801d594 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801d574:	4b0e      	ldr	r3, [pc, #56]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d576:	8a5a      	ldrh	r2, [r3, #18]
 801d578:	683b      	ldr	r3, [r7, #0]
 801d57a:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d57c:	4b0c      	ldr	r3, [pc, #48]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d57e:	8a5a      	ldrh	r2, [r3, #18]
 801d580:	88fb      	ldrh	r3, [r7, #6]
 801d582:	4413      	add	r3, r2
 801d584:	b29b      	uxth	r3, r3
 801d586:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d58a:	b29a      	uxth	r2, r3
 801d58c:	4b08      	ldr	r3, [pc, #32]	@ (801d5b0 <TRACE_AllocateBufer+0xf8>)
 801d58e:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801d590:	2300      	movs	r3, #0
 801d592:	82bb      	strh	r3, [r7, #20]
 801d594:	693b      	ldr	r3, [r7, #16]
 801d596:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d598:	68bb      	ldr	r3, [r7, #8]
 801d59a:	f383 8810 	msr	PRIMASK, r3
}
 801d59e:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801d5a0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801d5a4:	4618      	mov	r0, r3
 801d5a6:	371c      	adds	r7, #28
 801d5a8:	46bd      	mov	sp, r7
 801d5aa:	bc80      	pop	{r7}
 801d5ac:	4770      	bx	lr
 801d5ae:	bf00      	nop
 801d5b0:	20002198 	.word	0x20002198

0801d5b4 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801d5b4:	b480      	push	{r7}
 801d5b6:	b085      	sub	sp, #20
 801d5b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d5ba:	f3ef 8310 	mrs	r3, PRIMASK
 801d5be:	607b      	str	r3, [r7, #4]
  return(result);
 801d5c0:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d5c2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d5c4:	b672      	cpsid	i
}
 801d5c6:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801d5c8:	4b08      	ldr	r3, [pc, #32]	@ (801d5ec <TRACE_Lock+0x38>)
 801d5ca:	8adb      	ldrh	r3, [r3, #22]
 801d5cc:	3301      	adds	r3, #1
 801d5ce:	b29a      	uxth	r2, r3
 801d5d0:	4b06      	ldr	r3, [pc, #24]	@ (801d5ec <TRACE_Lock+0x38>)
 801d5d2:	82da      	strh	r2, [r3, #22]
 801d5d4:	68fb      	ldr	r3, [r7, #12]
 801d5d6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d5d8:	68bb      	ldr	r3, [r7, #8]
 801d5da:	f383 8810 	msr	PRIMASK, r3
}
 801d5de:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d5e0:	bf00      	nop
 801d5e2:	3714      	adds	r7, #20
 801d5e4:	46bd      	mov	sp, r7
 801d5e6:	bc80      	pop	{r7}
 801d5e8:	4770      	bx	lr
 801d5ea:	bf00      	nop
 801d5ec:	20002198 	.word	0x20002198

0801d5f0 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801d5f0:	b480      	push	{r7}
 801d5f2:	b085      	sub	sp, #20
 801d5f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d5f6:	f3ef 8310 	mrs	r3, PRIMASK
 801d5fa:	607b      	str	r3, [r7, #4]
  return(result);
 801d5fc:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d5fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d600:	b672      	cpsid	i
}
 801d602:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801d604:	4b08      	ldr	r3, [pc, #32]	@ (801d628 <TRACE_UnLock+0x38>)
 801d606:	8adb      	ldrh	r3, [r3, #22]
 801d608:	3b01      	subs	r3, #1
 801d60a:	b29a      	uxth	r2, r3
 801d60c:	4b06      	ldr	r3, [pc, #24]	@ (801d628 <TRACE_UnLock+0x38>)
 801d60e:	82da      	strh	r2, [r3, #22]
 801d610:	68fb      	ldr	r3, [r7, #12]
 801d612:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d614:	68bb      	ldr	r3, [r7, #8]
 801d616:	f383 8810 	msr	PRIMASK, r3
}
 801d61a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d61c:	bf00      	nop
 801d61e:	3714      	adds	r7, #20
 801d620:	46bd      	mov	sp, r7
 801d622:	bc80      	pop	{r7}
 801d624:	4770      	bx	lr
 801d626:	bf00      	nop
 801d628:	20002198 	.word	0x20002198

0801d62c <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801d62c:	b480      	push	{r7}
 801d62e:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801d630:	4b05      	ldr	r3, [pc, #20]	@ (801d648 <TRACE_IsLocked+0x1c>)
 801d632:	8adb      	ldrh	r3, [r3, #22]
 801d634:	2b00      	cmp	r3, #0
 801d636:	bf14      	ite	ne
 801d638:	2301      	movne	r3, #1
 801d63a:	2300      	moveq	r3, #0
 801d63c:	b2db      	uxtb	r3, r3
}
 801d63e:	4618      	mov	r0, r3
 801d640:	46bd      	mov	sp, r7
 801d642:	bc80      	pop	{r7}
 801d644:	4770      	bx	lr
 801d646:	bf00      	nop
 801d648:	20002198 	.word	0x20002198

0801d64c <atof>:
 801d64c:	2100      	movs	r1, #0
 801d64e:	f000 bdfb 	b.w	801e248 <strtod>

0801d652 <atol>:
 801d652:	220a      	movs	r2, #10
 801d654:	2100      	movs	r1, #0
 801d656:	f000 be7d 	b.w	801e354 <strtol>

0801d65a <sulp>:
 801d65a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d65e:	460f      	mov	r7, r1
 801d660:	4690      	mov	r8, r2
 801d662:	f002 f835 	bl	801f6d0 <__ulp>
 801d666:	4604      	mov	r4, r0
 801d668:	460d      	mov	r5, r1
 801d66a:	f1b8 0f00 	cmp.w	r8, #0
 801d66e:	d011      	beq.n	801d694 <sulp+0x3a>
 801d670:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801d674:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801d678:	2b00      	cmp	r3, #0
 801d67a:	dd0b      	ble.n	801d694 <sulp+0x3a>
 801d67c:	051b      	lsls	r3, r3, #20
 801d67e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801d682:	2400      	movs	r4, #0
 801d684:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801d688:	4622      	mov	r2, r4
 801d68a:	462b      	mov	r3, r5
 801d68c:	f7e2 ff8c 	bl	80005a8 <__aeabi_dmul>
 801d690:	4604      	mov	r4, r0
 801d692:	460d      	mov	r5, r1
 801d694:	4620      	mov	r0, r4
 801d696:	4629      	mov	r1, r5
 801d698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d69c:	0000      	movs	r0, r0
	...

0801d6a0 <_strtod_l>:
 801d6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6a4:	b09f      	sub	sp, #124	@ 0x7c
 801d6a6:	460c      	mov	r4, r1
 801d6a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 801d6aa:	2200      	movs	r2, #0
 801d6ac:	921a      	str	r2, [sp, #104]	@ 0x68
 801d6ae:	9005      	str	r0, [sp, #20]
 801d6b0:	f04f 0a00 	mov.w	sl, #0
 801d6b4:	f04f 0b00 	mov.w	fp, #0
 801d6b8:	460a      	mov	r2, r1
 801d6ba:	9219      	str	r2, [sp, #100]	@ 0x64
 801d6bc:	7811      	ldrb	r1, [r2, #0]
 801d6be:	292b      	cmp	r1, #43	@ 0x2b
 801d6c0:	d048      	beq.n	801d754 <_strtod_l+0xb4>
 801d6c2:	d836      	bhi.n	801d732 <_strtod_l+0x92>
 801d6c4:	290d      	cmp	r1, #13
 801d6c6:	d830      	bhi.n	801d72a <_strtod_l+0x8a>
 801d6c8:	2908      	cmp	r1, #8
 801d6ca:	d830      	bhi.n	801d72e <_strtod_l+0x8e>
 801d6cc:	2900      	cmp	r1, #0
 801d6ce:	d039      	beq.n	801d744 <_strtod_l+0xa4>
 801d6d0:	2200      	movs	r2, #0
 801d6d2:	920e      	str	r2, [sp, #56]	@ 0x38
 801d6d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801d6d6:	782a      	ldrb	r2, [r5, #0]
 801d6d8:	2a30      	cmp	r2, #48	@ 0x30
 801d6da:	f040 80b0 	bne.w	801d83e <_strtod_l+0x19e>
 801d6de:	786a      	ldrb	r2, [r5, #1]
 801d6e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801d6e4:	2a58      	cmp	r2, #88	@ 0x58
 801d6e6:	d16c      	bne.n	801d7c2 <_strtod_l+0x122>
 801d6e8:	9302      	str	r3, [sp, #8]
 801d6ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d6ec:	9301      	str	r3, [sp, #4]
 801d6ee:	ab1a      	add	r3, sp, #104	@ 0x68
 801d6f0:	9300      	str	r3, [sp, #0]
 801d6f2:	4a8e      	ldr	r2, [pc, #568]	@ (801d92c <_strtod_l+0x28c>)
 801d6f4:	9805      	ldr	r0, [sp, #20]
 801d6f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 801d6f8:	a919      	add	r1, sp, #100	@ 0x64
 801d6fa:	f001 f8ed 	bl	801e8d8 <__gethex>
 801d6fe:	f010 060f 	ands.w	r6, r0, #15
 801d702:	4604      	mov	r4, r0
 801d704:	d005      	beq.n	801d712 <_strtod_l+0x72>
 801d706:	2e06      	cmp	r6, #6
 801d708:	d126      	bne.n	801d758 <_strtod_l+0xb8>
 801d70a:	3501      	adds	r5, #1
 801d70c:	2300      	movs	r3, #0
 801d70e:	9519      	str	r5, [sp, #100]	@ 0x64
 801d710:	930e      	str	r3, [sp, #56]	@ 0x38
 801d712:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801d714:	2b00      	cmp	r3, #0
 801d716:	f040 857e 	bne.w	801e216 <_strtod_l+0xb76>
 801d71a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d71c:	b1bb      	cbz	r3, 801d74e <_strtod_l+0xae>
 801d71e:	4650      	mov	r0, sl
 801d720:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 801d724:	b01f      	add	sp, #124	@ 0x7c
 801d726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d72a:	2920      	cmp	r1, #32
 801d72c:	d1d0      	bne.n	801d6d0 <_strtod_l+0x30>
 801d72e:	3201      	adds	r2, #1
 801d730:	e7c3      	b.n	801d6ba <_strtod_l+0x1a>
 801d732:	292d      	cmp	r1, #45	@ 0x2d
 801d734:	d1cc      	bne.n	801d6d0 <_strtod_l+0x30>
 801d736:	2101      	movs	r1, #1
 801d738:	910e      	str	r1, [sp, #56]	@ 0x38
 801d73a:	1c51      	adds	r1, r2, #1
 801d73c:	9119      	str	r1, [sp, #100]	@ 0x64
 801d73e:	7852      	ldrb	r2, [r2, #1]
 801d740:	2a00      	cmp	r2, #0
 801d742:	d1c7      	bne.n	801d6d4 <_strtod_l+0x34>
 801d744:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801d746:	9419      	str	r4, [sp, #100]	@ 0x64
 801d748:	2b00      	cmp	r3, #0
 801d74a:	f040 8562 	bne.w	801e212 <_strtod_l+0xb72>
 801d74e:	4650      	mov	r0, sl
 801d750:	4659      	mov	r1, fp
 801d752:	e7e7      	b.n	801d724 <_strtod_l+0x84>
 801d754:	2100      	movs	r1, #0
 801d756:	e7ef      	b.n	801d738 <_strtod_l+0x98>
 801d758:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801d75a:	b13a      	cbz	r2, 801d76c <_strtod_l+0xcc>
 801d75c:	2135      	movs	r1, #53	@ 0x35
 801d75e:	a81c      	add	r0, sp, #112	@ 0x70
 801d760:	f002 f8a8 	bl	801f8b4 <__copybits>
 801d764:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801d766:	9805      	ldr	r0, [sp, #20]
 801d768:	f001 fc88 	bl	801f07c <_Bfree>
 801d76c:	3e01      	subs	r6, #1
 801d76e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801d770:	2e04      	cmp	r6, #4
 801d772:	d806      	bhi.n	801d782 <_strtod_l+0xe2>
 801d774:	e8df f006 	tbb	[pc, r6]
 801d778:	201d0314 	.word	0x201d0314
 801d77c:	14          	.byte	0x14
 801d77d:	00          	.byte	0x00
 801d77e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801d782:	05e1      	lsls	r1, r4, #23
 801d784:	bf48      	it	mi
 801d786:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801d78a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d78e:	0d1b      	lsrs	r3, r3, #20
 801d790:	051b      	lsls	r3, r3, #20
 801d792:	2b00      	cmp	r3, #0
 801d794:	d1bd      	bne.n	801d712 <_strtod_l+0x72>
 801d796:	f000 ffab 	bl	801e6f0 <__errno>
 801d79a:	2322      	movs	r3, #34	@ 0x22
 801d79c:	6003      	str	r3, [r0, #0]
 801d79e:	e7b8      	b.n	801d712 <_strtod_l+0x72>
 801d7a0:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801d7a4:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801d7a8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801d7ac:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801d7b0:	e7e7      	b.n	801d782 <_strtod_l+0xe2>
 801d7b2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801d930 <_strtod_l+0x290>
 801d7b6:	e7e4      	b.n	801d782 <_strtod_l+0xe2>
 801d7b8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801d7bc:	f04f 3aff 	mov.w	sl, #4294967295
 801d7c0:	e7df      	b.n	801d782 <_strtod_l+0xe2>
 801d7c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d7c4:	1c5a      	adds	r2, r3, #1
 801d7c6:	9219      	str	r2, [sp, #100]	@ 0x64
 801d7c8:	785b      	ldrb	r3, [r3, #1]
 801d7ca:	2b30      	cmp	r3, #48	@ 0x30
 801d7cc:	d0f9      	beq.n	801d7c2 <_strtod_l+0x122>
 801d7ce:	2b00      	cmp	r3, #0
 801d7d0:	d09f      	beq.n	801d712 <_strtod_l+0x72>
 801d7d2:	2301      	movs	r3, #1
 801d7d4:	2700      	movs	r7, #0
 801d7d6:	9308      	str	r3, [sp, #32]
 801d7d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d7da:	930c      	str	r3, [sp, #48]	@ 0x30
 801d7dc:	970b      	str	r7, [sp, #44]	@ 0x2c
 801d7de:	46b9      	mov	r9, r7
 801d7e0:	220a      	movs	r2, #10
 801d7e2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801d7e4:	7805      	ldrb	r5, [r0, #0]
 801d7e6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801d7ea:	b2d9      	uxtb	r1, r3
 801d7ec:	2909      	cmp	r1, #9
 801d7ee:	d928      	bls.n	801d842 <_strtod_l+0x1a2>
 801d7f0:	4950      	ldr	r1, [pc, #320]	@ (801d934 <_strtod_l+0x294>)
 801d7f2:	2201      	movs	r2, #1
 801d7f4:	f000 fefb 	bl	801e5ee <strncmp>
 801d7f8:	2800      	cmp	r0, #0
 801d7fa:	d032      	beq.n	801d862 <_strtod_l+0x1c2>
 801d7fc:	2000      	movs	r0, #0
 801d7fe:	462a      	mov	r2, r5
 801d800:	900a      	str	r0, [sp, #40]	@ 0x28
 801d802:	464d      	mov	r5, r9
 801d804:	4603      	mov	r3, r0
 801d806:	2a65      	cmp	r2, #101	@ 0x65
 801d808:	d001      	beq.n	801d80e <_strtod_l+0x16e>
 801d80a:	2a45      	cmp	r2, #69	@ 0x45
 801d80c:	d114      	bne.n	801d838 <_strtod_l+0x198>
 801d80e:	b91d      	cbnz	r5, 801d818 <_strtod_l+0x178>
 801d810:	9a08      	ldr	r2, [sp, #32]
 801d812:	4302      	orrs	r2, r0
 801d814:	d096      	beq.n	801d744 <_strtod_l+0xa4>
 801d816:	2500      	movs	r5, #0
 801d818:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801d81a:	1c62      	adds	r2, r4, #1
 801d81c:	9219      	str	r2, [sp, #100]	@ 0x64
 801d81e:	7862      	ldrb	r2, [r4, #1]
 801d820:	2a2b      	cmp	r2, #43	@ 0x2b
 801d822:	d07a      	beq.n	801d91a <_strtod_l+0x27a>
 801d824:	2a2d      	cmp	r2, #45	@ 0x2d
 801d826:	d07e      	beq.n	801d926 <_strtod_l+0x286>
 801d828:	f04f 0c00 	mov.w	ip, #0
 801d82c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801d830:	2909      	cmp	r1, #9
 801d832:	f240 8085 	bls.w	801d940 <_strtod_l+0x2a0>
 801d836:	9419      	str	r4, [sp, #100]	@ 0x64
 801d838:	f04f 0800 	mov.w	r8, #0
 801d83c:	e0a5      	b.n	801d98a <_strtod_l+0x2ea>
 801d83e:	2300      	movs	r3, #0
 801d840:	e7c8      	b.n	801d7d4 <_strtod_l+0x134>
 801d842:	f1b9 0f08 	cmp.w	r9, #8
 801d846:	bfd8      	it	le
 801d848:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801d84a:	f100 0001 	add.w	r0, r0, #1
 801d84e:	bfda      	itte	le
 801d850:	fb02 3301 	mlale	r3, r2, r1, r3
 801d854:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801d856:	fb02 3707 	mlagt	r7, r2, r7, r3
 801d85a:	f109 0901 	add.w	r9, r9, #1
 801d85e:	9019      	str	r0, [sp, #100]	@ 0x64
 801d860:	e7bf      	b.n	801d7e2 <_strtod_l+0x142>
 801d862:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d864:	1c5a      	adds	r2, r3, #1
 801d866:	9219      	str	r2, [sp, #100]	@ 0x64
 801d868:	785a      	ldrb	r2, [r3, #1]
 801d86a:	f1b9 0f00 	cmp.w	r9, #0
 801d86e:	d03b      	beq.n	801d8e8 <_strtod_l+0x248>
 801d870:	900a      	str	r0, [sp, #40]	@ 0x28
 801d872:	464d      	mov	r5, r9
 801d874:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801d878:	2b09      	cmp	r3, #9
 801d87a:	d912      	bls.n	801d8a2 <_strtod_l+0x202>
 801d87c:	2301      	movs	r3, #1
 801d87e:	e7c2      	b.n	801d806 <_strtod_l+0x166>
 801d880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d882:	1c5a      	adds	r2, r3, #1
 801d884:	9219      	str	r2, [sp, #100]	@ 0x64
 801d886:	785a      	ldrb	r2, [r3, #1]
 801d888:	3001      	adds	r0, #1
 801d88a:	2a30      	cmp	r2, #48	@ 0x30
 801d88c:	d0f8      	beq.n	801d880 <_strtod_l+0x1e0>
 801d88e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801d892:	2b08      	cmp	r3, #8
 801d894:	f200 84c4 	bhi.w	801e220 <_strtod_l+0xb80>
 801d898:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d89a:	900a      	str	r0, [sp, #40]	@ 0x28
 801d89c:	2000      	movs	r0, #0
 801d89e:	930c      	str	r3, [sp, #48]	@ 0x30
 801d8a0:	4605      	mov	r5, r0
 801d8a2:	3a30      	subs	r2, #48	@ 0x30
 801d8a4:	f100 0301 	add.w	r3, r0, #1
 801d8a8:	d018      	beq.n	801d8dc <_strtod_l+0x23c>
 801d8aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801d8ac:	4419      	add	r1, r3
 801d8ae:	910a      	str	r1, [sp, #40]	@ 0x28
 801d8b0:	462e      	mov	r6, r5
 801d8b2:	f04f 0e0a 	mov.w	lr, #10
 801d8b6:	1c71      	adds	r1, r6, #1
 801d8b8:	eba1 0c05 	sub.w	ip, r1, r5
 801d8bc:	4563      	cmp	r3, ip
 801d8be:	dc15      	bgt.n	801d8ec <_strtod_l+0x24c>
 801d8c0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801d8c4:	182b      	adds	r3, r5, r0
 801d8c6:	2b08      	cmp	r3, #8
 801d8c8:	f105 0501 	add.w	r5, r5, #1
 801d8cc:	4405      	add	r5, r0
 801d8ce:	dc1a      	bgt.n	801d906 <_strtod_l+0x266>
 801d8d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d8d2:	230a      	movs	r3, #10
 801d8d4:	fb03 2301 	mla	r3, r3, r1, r2
 801d8d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d8da:	2300      	movs	r3, #0
 801d8dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d8de:	1c51      	adds	r1, r2, #1
 801d8e0:	9119      	str	r1, [sp, #100]	@ 0x64
 801d8e2:	7852      	ldrb	r2, [r2, #1]
 801d8e4:	4618      	mov	r0, r3
 801d8e6:	e7c5      	b.n	801d874 <_strtod_l+0x1d4>
 801d8e8:	4648      	mov	r0, r9
 801d8ea:	e7ce      	b.n	801d88a <_strtod_l+0x1ea>
 801d8ec:	2e08      	cmp	r6, #8
 801d8ee:	dc05      	bgt.n	801d8fc <_strtod_l+0x25c>
 801d8f0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801d8f2:	fb0e f606 	mul.w	r6, lr, r6
 801d8f6:	960b      	str	r6, [sp, #44]	@ 0x2c
 801d8f8:	460e      	mov	r6, r1
 801d8fa:	e7dc      	b.n	801d8b6 <_strtod_l+0x216>
 801d8fc:	2910      	cmp	r1, #16
 801d8fe:	bfd8      	it	le
 801d900:	fb0e f707 	mulle.w	r7, lr, r7
 801d904:	e7f8      	b.n	801d8f8 <_strtod_l+0x258>
 801d906:	2b0f      	cmp	r3, #15
 801d908:	bfdc      	itt	le
 801d90a:	230a      	movle	r3, #10
 801d90c:	fb03 2707 	mlale	r7, r3, r7, r2
 801d910:	e7e3      	b.n	801d8da <_strtod_l+0x23a>
 801d912:	2300      	movs	r3, #0
 801d914:	930a      	str	r3, [sp, #40]	@ 0x28
 801d916:	2301      	movs	r3, #1
 801d918:	e77a      	b.n	801d810 <_strtod_l+0x170>
 801d91a:	f04f 0c00 	mov.w	ip, #0
 801d91e:	1ca2      	adds	r2, r4, #2
 801d920:	9219      	str	r2, [sp, #100]	@ 0x64
 801d922:	78a2      	ldrb	r2, [r4, #2]
 801d924:	e782      	b.n	801d82c <_strtod_l+0x18c>
 801d926:	f04f 0c01 	mov.w	ip, #1
 801d92a:	e7f8      	b.n	801d91e <_strtod_l+0x27e>
 801d92c:	08021d84 	.word	0x08021d84
 801d930:	7ff00000 	.word	0x7ff00000
 801d934:	08021c08 	.word	0x08021c08
 801d938:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d93a:	1c51      	adds	r1, r2, #1
 801d93c:	9119      	str	r1, [sp, #100]	@ 0x64
 801d93e:	7852      	ldrb	r2, [r2, #1]
 801d940:	2a30      	cmp	r2, #48	@ 0x30
 801d942:	d0f9      	beq.n	801d938 <_strtod_l+0x298>
 801d944:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801d948:	2908      	cmp	r1, #8
 801d94a:	f63f af75 	bhi.w	801d838 <_strtod_l+0x198>
 801d94e:	3a30      	subs	r2, #48	@ 0x30
 801d950:	9209      	str	r2, [sp, #36]	@ 0x24
 801d952:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d954:	920f      	str	r2, [sp, #60]	@ 0x3c
 801d956:	f04f 080a 	mov.w	r8, #10
 801d95a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801d95c:	1c56      	adds	r6, r2, #1
 801d95e:	9619      	str	r6, [sp, #100]	@ 0x64
 801d960:	7852      	ldrb	r2, [r2, #1]
 801d962:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801d966:	f1be 0f09 	cmp.w	lr, #9
 801d96a:	d939      	bls.n	801d9e0 <_strtod_l+0x340>
 801d96c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801d96e:	1a76      	subs	r6, r6, r1
 801d970:	2e08      	cmp	r6, #8
 801d972:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801d976:	dc03      	bgt.n	801d980 <_strtod_l+0x2e0>
 801d978:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d97a:	4588      	cmp	r8, r1
 801d97c:	bfa8      	it	ge
 801d97e:	4688      	movge	r8, r1
 801d980:	f1bc 0f00 	cmp.w	ip, #0
 801d984:	d001      	beq.n	801d98a <_strtod_l+0x2ea>
 801d986:	f1c8 0800 	rsb	r8, r8, #0
 801d98a:	2d00      	cmp	r5, #0
 801d98c:	d14e      	bne.n	801da2c <_strtod_l+0x38c>
 801d98e:	9908      	ldr	r1, [sp, #32]
 801d990:	4308      	orrs	r0, r1
 801d992:	f47f aebe 	bne.w	801d712 <_strtod_l+0x72>
 801d996:	2b00      	cmp	r3, #0
 801d998:	f47f aed4 	bne.w	801d744 <_strtod_l+0xa4>
 801d99c:	2a69      	cmp	r2, #105	@ 0x69
 801d99e:	d028      	beq.n	801d9f2 <_strtod_l+0x352>
 801d9a0:	dc25      	bgt.n	801d9ee <_strtod_l+0x34e>
 801d9a2:	2a49      	cmp	r2, #73	@ 0x49
 801d9a4:	d025      	beq.n	801d9f2 <_strtod_l+0x352>
 801d9a6:	2a4e      	cmp	r2, #78	@ 0x4e
 801d9a8:	f47f aecc 	bne.w	801d744 <_strtod_l+0xa4>
 801d9ac:	4999      	ldr	r1, [pc, #612]	@ (801dc14 <_strtod_l+0x574>)
 801d9ae:	a819      	add	r0, sp, #100	@ 0x64
 801d9b0:	f001 f9b4 	bl	801ed1c <__match>
 801d9b4:	2800      	cmp	r0, #0
 801d9b6:	f43f aec5 	beq.w	801d744 <_strtod_l+0xa4>
 801d9ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d9bc:	781b      	ldrb	r3, [r3, #0]
 801d9be:	2b28      	cmp	r3, #40	@ 0x28
 801d9c0:	d12e      	bne.n	801da20 <_strtod_l+0x380>
 801d9c2:	4995      	ldr	r1, [pc, #596]	@ (801dc18 <_strtod_l+0x578>)
 801d9c4:	aa1c      	add	r2, sp, #112	@ 0x70
 801d9c6:	a819      	add	r0, sp, #100	@ 0x64
 801d9c8:	f001 f9bc 	bl	801ed44 <__hexnan>
 801d9cc:	2805      	cmp	r0, #5
 801d9ce:	d127      	bne.n	801da20 <_strtod_l+0x380>
 801d9d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801d9d2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801d9d6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801d9da:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801d9de:	e698      	b.n	801d712 <_strtod_l+0x72>
 801d9e0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d9e2:	fb08 2101 	mla	r1, r8, r1, r2
 801d9e6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801d9ea:	9209      	str	r2, [sp, #36]	@ 0x24
 801d9ec:	e7b5      	b.n	801d95a <_strtod_l+0x2ba>
 801d9ee:	2a6e      	cmp	r2, #110	@ 0x6e
 801d9f0:	e7da      	b.n	801d9a8 <_strtod_l+0x308>
 801d9f2:	498a      	ldr	r1, [pc, #552]	@ (801dc1c <_strtod_l+0x57c>)
 801d9f4:	a819      	add	r0, sp, #100	@ 0x64
 801d9f6:	f001 f991 	bl	801ed1c <__match>
 801d9fa:	2800      	cmp	r0, #0
 801d9fc:	f43f aea2 	beq.w	801d744 <_strtod_l+0xa4>
 801da00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801da02:	4987      	ldr	r1, [pc, #540]	@ (801dc20 <_strtod_l+0x580>)
 801da04:	3b01      	subs	r3, #1
 801da06:	a819      	add	r0, sp, #100	@ 0x64
 801da08:	9319      	str	r3, [sp, #100]	@ 0x64
 801da0a:	f001 f987 	bl	801ed1c <__match>
 801da0e:	b910      	cbnz	r0, 801da16 <_strtod_l+0x376>
 801da10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801da12:	3301      	adds	r3, #1
 801da14:	9319      	str	r3, [sp, #100]	@ 0x64
 801da16:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 801dc24 <_strtod_l+0x584>
 801da1a:	f04f 0a00 	mov.w	sl, #0
 801da1e:	e678      	b.n	801d712 <_strtod_l+0x72>
 801da20:	4881      	ldr	r0, [pc, #516]	@ (801dc28 <_strtod_l+0x588>)
 801da22:	f000 fea1 	bl	801e768 <nan>
 801da26:	4682      	mov	sl, r0
 801da28:	468b      	mov	fp, r1
 801da2a:	e672      	b.n	801d712 <_strtod_l+0x72>
 801da2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801da2e:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801da30:	eba8 0303 	sub.w	r3, r8, r3
 801da34:	f1b9 0f00 	cmp.w	r9, #0
 801da38:	bf08      	it	eq
 801da3a:	46a9      	moveq	r9, r5
 801da3c:	2d10      	cmp	r5, #16
 801da3e:	9309      	str	r3, [sp, #36]	@ 0x24
 801da40:	462c      	mov	r4, r5
 801da42:	bfa8      	it	ge
 801da44:	2410      	movge	r4, #16
 801da46:	f7e2 fd35 	bl	80004b4 <__aeabi_ui2d>
 801da4a:	2d09      	cmp	r5, #9
 801da4c:	4682      	mov	sl, r0
 801da4e:	468b      	mov	fp, r1
 801da50:	dc11      	bgt.n	801da76 <_strtod_l+0x3d6>
 801da52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da54:	2b00      	cmp	r3, #0
 801da56:	f43f ae5c 	beq.w	801d712 <_strtod_l+0x72>
 801da5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da5c:	dd76      	ble.n	801db4c <_strtod_l+0x4ac>
 801da5e:	2b16      	cmp	r3, #22
 801da60:	dc5d      	bgt.n	801db1e <_strtod_l+0x47e>
 801da62:	4972      	ldr	r1, [pc, #456]	@ (801dc2c <_strtod_l+0x58c>)
 801da64:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801da68:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da6c:	4652      	mov	r2, sl
 801da6e:	465b      	mov	r3, fp
 801da70:	f7e2 fd9a 	bl	80005a8 <__aeabi_dmul>
 801da74:	e7d7      	b.n	801da26 <_strtod_l+0x386>
 801da76:	4b6d      	ldr	r3, [pc, #436]	@ (801dc2c <_strtod_l+0x58c>)
 801da78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801da7c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801da80:	f7e2 fd92 	bl	80005a8 <__aeabi_dmul>
 801da84:	4682      	mov	sl, r0
 801da86:	4638      	mov	r0, r7
 801da88:	468b      	mov	fp, r1
 801da8a:	f7e2 fd13 	bl	80004b4 <__aeabi_ui2d>
 801da8e:	4602      	mov	r2, r0
 801da90:	460b      	mov	r3, r1
 801da92:	4650      	mov	r0, sl
 801da94:	4659      	mov	r1, fp
 801da96:	f7e2 fbd1 	bl	800023c <__adddf3>
 801da9a:	2d0f      	cmp	r5, #15
 801da9c:	4682      	mov	sl, r0
 801da9e:	468b      	mov	fp, r1
 801daa0:	ddd7      	ble.n	801da52 <_strtod_l+0x3b2>
 801daa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801daa4:	1b2c      	subs	r4, r5, r4
 801daa6:	441c      	add	r4, r3
 801daa8:	2c00      	cmp	r4, #0
 801daaa:	f340 8093 	ble.w	801dbd4 <_strtod_l+0x534>
 801daae:	f014 030f 	ands.w	r3, r4, #15
 801dab2:	d00a      	beq.n	801daca <_strtod_l+0x42a>
 801dab4:	495d      	ldr	r1, [pc, #372]	@ (801dc2c <_strtod_l+0x58c>)
 801dab6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801daba:	4652      	mov	r2, sl
 801dabc:	465b      	mov	r3, fp
 801dabe:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dac2:	f7e2 fd71 	bl	80005a8 <__aeabi_dmul>
 801dac6:	4682      	mov	sl, r0
 801dac8:	468b      	mov	fp, r1
 801daca:	f034 040f 	bics.w	r4, r4, #15
 801dace:	d073      	beq.n	801dbb8 <_strtod_l+0x518>
 801dad0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801dad4:	dd49      	ble.n	801db6a <_strtod_l+0x4ca>
 801dad6:	2400      	movs	r4, #0
 801dad8:	46a0      	mov	r8, r4
 801dada:	940b      	str	r4, [sp, #44]	@ 0x2c
 801dadc:	46a1      	mov	r9, r4
 801dade:	9a05      	ldr	r2, [sp, #20]
 801dae0:	f8df b140 	ldr.w	fp, [pc, #320]	@ 801dc24 <_strtod_l+0x584>
 801dae4:	2322      	movs	r3, #34	@ 0x22
 801dae6:	6013      	str	r3, [r2, #0]
 801dae8:	f04f 0a00 	mov.w	sl, #0
 801daec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801daee:	2b00      	cmp	r3, #0
 801daf0:	f43f ae0f 	beq.w	801d712 <_strtod_l+0x72>
 801daf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801daf6:	9805      	ldr	r0, [sp, #20]
 801daf8:	f001 fac0 	bl	801f07c <_Bfree>
 801dafc:	9805      	ldr	r0, [sp, #20]
 801dafe:	4649      	mov	r1, r9
 801db00:	f001 fabc 	bl	801f07c <_Bfree>
 801db04:	9805      	ldr	r0, [sp, #20]
 801db06:	4641      	mov	r1, r8
 801db08:	f001 fab8 	bl	801f07c <_Bfree>
 801db0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801db0e:	9805      	ldr	r0, [sp, #20]
 801db10:	f001 fab4 	bl	801f07c <_Bfree>
 801db14:	9805      	ldr	r0, [sp, #20]
 801db16:	4621      	mov	r1, r4
 801db18:	f001 fab0 	bl	801f07c <_Bfree>
 801db1c:	e5f9      	b.n	801d712 <_strtod_l+0x72>
 801db1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801db20:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801db24:	4293      	cmp	r3, r2
 801db26:	dbbc      	blt.n	801daa2 <_strtod_l+0x402>
 801db28:	4c40      	ldr	r4, [pc, #256]	@ (801dc2c <_strtod_l+0x58c>)
 801db2a:	f1c5 050f 	rsb	r5, r5, #15
 801db2e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801db32:	4652      	mov	r2, sl
 801db34:	465b      	mov	r3, fp
 801db36:	e9d1 0100 	ldrd	r0, r1, [r1]
 801db3a:	f7e2 fd35 	bl	80005a8 <__aeabi_dmul>
 801db3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801db40:	1b5d      	subs	r5, r3, r5
 801db42:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801db46:	e9d4 2300 	ldrd	r2, r3, [r4]
 801db4a:	e791      	b.n	801da70 <_strtod_l+0x3d0>
 801db4c:	3316      	adds	r3, #22
 801db4e:	dba8      	blt.n	801daa2 <_strtod_l+0x402>
 801db50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801db52:	eba3 0808 	sub.w	r8, r3, r8
 801db56:	4b35      	ldr	r3, [pc, #212]	@ (801dc2c <_strtod_l+0x58c>)
 801db58:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801db5c:	e9d8 2300 	ldrd	r2, r3, [r8]
 801db60:	4650      	mov	r0, sl
 801db62:	4659      	mov	r1, fp
 801db64:	f7e2 fe4a 	bl	80007fc <__aeabi_ddiv>
 801db68:	e75d      	b.n	801da26 <_strtod_l+0x386>
 801db6a:	2300      	movs	r3, #0
 801db6c:	4f30      	ldr	r7, [pc, #192]	@ (801dc30 <_strtod_l+0x590>)
 801db6e:	1124      	asrs	r4, r4, #4
 801db70:	4650      	mov	r0, sl
 801db72:	4659      	mov	r1, fp
 801db74:	461e      	mov	r6, r3
 801db76:	2c01      	cmp	r4, #1
 801db78:	dc21      	bgt.n	801dbbe <_strtod_l+0x51e>
 801db7a:	b10b      	cbz	r3, 801db80 <_strtod_l+0x4e0>
 801db7c:	4682      	mov	sl, r0
 801db7e:	468b      	mov	fp, r1
 801db80:	492b      	ldr	r1, [pc, #172]	@ (801dc30 <_strtod_l+0x590>)
 801db82:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801db86:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801db8a:	4652      	mov	r2, sl
 801db8c:	465b      	mov	r3, fp
 801db8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801db92:	f7e2 fd09 	bl	80005a8 <__aeabi_dmul>
 801db96:	4b23      	ldr	r3, [pc, #140]	@ (801dc24 <_strtod_l+0x584>)
 801db98:	460a      	mov	r2, r1
 801db9a:	400b      	ands	r3, r1
 801db9c:	4925      	ldr	r1, [pc, #148]	@ (801dc34 <_strtod_l+0x594>)
 801db9e:	428b      	cmp	r3, r1
 801dba0:	4682      	mov	sl, r0
 801dba2:	d898      	bhi.n	801dad6 <_strtod_l+0x436>
 801dba4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801dba8:	428b      	cmp	r3, r1
 801dbaa:	bf86      	itte	hi
 801dbac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 801dc38 <_strtod_l+0x598>
 801dbb0:	f04f 3aff 	movhi.w	sl, #4294967295
 801dbb4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801dbb8:	2300      	movs	r3, #0
 801dbba:	9308      	str	r3, [sp, #32]
 801dbbc:	e076      	b.n	801dcac <_strtod_l+0x60c>
 801dbbe:	07e2      	lsls	r2, r4, #31
 801dbc0:	d504      	bpl.n	801dbcc <_strtod_l+0x52c>
 801dbc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801dbc6:	f7e2 fcef 	bl	80005a8 <__aeabi_dmul>
 801dbca:	2301      	movs	r3, #1
 801dbcc:	3601      	adds	r6, #1
 801dbce:	1064      	asrs	r4, r4, #1
 801dbd0:	3708      	adds	r7, #8
 801dbd2:	e7d0      	b.n	801db76 <_strtod_l+0x4d6>
 801dbd4:	d0f0      	beq.n	801dbb8 <_strtod_l+0x518>
 801dbd6:	4264      	negs	r4, r4
 801dbd8:	f014 020f 	ands.w	r2, r4, #15
 801dbdc:	d00a      	beq.n	801dbf4 <_strtod_l+0x554>
 801dbde:	4b13      	ldr	r3, [pc, #76]	@ (801dc2c <_strtod_l+0x58c>)
 801dbe0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801dbe4:	4650      	mov	r0, sl
 801dbe6:	4659      	mov	r1, fp
 801dbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbec:	f7e2 fe06 	bl	80007fc <__aeabi_ddiv>
 801dbf0:	4682      	mov	sl, r0
 801dbf2:	468b      	mov	fp, r1
 801dbf4:	1124      	asrs	r4, r4, #4
 801dbf6:	d0df      	beq.n	801dbb8 <_strtod_l+0x518>
 801dbf8:	2c1f      	cmp	r4, #31
 801dbfa:	dd1f      	ble.n	801dc3c <_strtod_l+0x59c>
 801dbfc:	2400      	movs	r4, #0
 801dbfe:	46a0      	mov	r8, r4
 801dc00:	940b      	str	r4, [sp, #44]	@ 0x2c
 801dc02:	46a1      	mov	r9, r4
 801dc04:	9a05      	ldr	r2, [sp, #20]
 801dc06:	2322      	movs	r3, #34	@ 0x22
 801dc08:	f04f 0a00 	mov.w	sl, #0
 801dc0c:	f04f 0b00 	mov.w	fp, #0
 801dc10:	6013      	str	r3, [r2, #0]
 801dc12:	e76b      	b.n	801daec <_strtod_l+0x44c>
 801dc14:	08021c13 	.word	0x08021c13
 801dc18:	08021d70 	.word	0x08021d70
 801dc1c:	08021c0a 	.word	0x08021c0a
 801dc20:	08021c0d 	.word	0x08021c0d
 801dc24:	7ff00000 	.word	0x7ff00000
 801dc28:	08021d6d 	.word	0x08021d6d
 801dc2c:	08021ef8 	.word	0x08021ef8
 801dc30:	08021ed0 	.word	0x08021ed0
 801dc34:	7ca00000 	.word	0x7ca00000
 801dc38:	7fefffff 	.word	0x7fefffff
 801dc3c:	f014 0310 	ands.w	r3, r4, #16
 801dc40:	bf18      	it	ne
 801dc42:	236a      	movne	r3, #106	@ 0x6a
 801dc44:	4e78      	ldr	r6, [pc, #480]	@ (801de28 <_strtod_l+0x788>)
 801dc46:	9308      	str	r3, [sp, #32]
 801dc48:	4650      	mov	r0, sl
 801dc4a:	4659      	mov	r1, fp
 801dc4c:	2300      	movs	r3, #0
 801dc4e:	07e7      	lsls	r7, r4, #31
 801dc50:	d504      	bpl.n	801dc5c <_strtod_l+0x5bc>
 801dc52:	e9d6 2300 	ldrd	r2, r3, [r6]
 801dc56:	f7e2 fca7 	bl	80005a8 <__aeabi_dmul>
 801dc5a:	2301      	movs	r3, #1
 801dc5c:	1064      	asrs	r4, r4, #1
 801dc5e:	f106 0608 	add.w	r6, r6, #8
 801dc62:	d1f4      	bne.n	801dc4e <_strtod_l+0x5ae>
 801dc64:	b10b      	cbz	r3, 801dc6a <_strtod_l+0x5ca>
 801dc66:	4682      	mov	sl, r0
 801dc68:	468b      	mov	fp, r1
 801dc6a:	9b08      	ldr	r3, [sp, #32]
 801dc6c:	b1b3      	cbz	r3, 801dc9c <_strtod_l+0x5fc>
 801dc6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801dc72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801dc76:	2b00      	cmp	r3, #0
 801dc78:	4659      	mov	r1, fp
 801dc7a:	dd0f      	ble.n	801dc9c <_strtod_l+0x5fc>
 801dc7c:	2b1f      	cmp	r3, #31
 801dc7e:	dd58      	ble.n	801dd32 <_strtod_l+0x692>
 801dc80:	2b34      	cmp	r3, #52	@ 0x34
 801dc82:	bfde      	ittt	le
 801dc84:	f04f 33ff 	movle.w	r3, #4294967295
 801dc88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801dc8c:	4093      	lslle	r3, r2
 801dc8e:	f04f 0a00 	mov.w	sl, #0
 801dc92:	bfcc      	ite	gt
 801dc94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801dc98:	ea03 0b01 	andle.w	fp, r3, r1
 801dc9c:	2200      	movs	r2, #0
 801dc9e:	2300      	movs	r3, #0
 801dca0:	4650      	mov	r0, sl
 801dca2:	4659      	mov	r1, fp
 801dca4:	f7e2 fee8 	bl	8000a78 <__aeabi_dcmpeq>
 801dca8:	2800      	cmp	r0, #0
 801dcaa:	d1a7      	bne.n	801dbfc <_strtod_l+0x55c>
 801dcac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801dcae:	9300      	str	r3, [sp, #0]
 801dcb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801dcb2:	9805      	ldr	r0, [sp, #20]
 801dcb4:	462b      	mov	r3, r5
 801dcb6:	464a      	mov	r2, r9
 801dcb8:	f001 fa48 	bl	801f14c <__s2b>
 801dcbc:	900b      	str	r0, [sp, #44]	@ 0x2c
 801dcbe:	2800      	cmp	r0, #0
 801dcc0:	f43f af09 	beq.w	801dad6 <_strtod_l+0x436>
 801dcc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801dcc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dcc8:	2a00      	cmp	r2, #0
 801dcca:	eba3 0308 	sub.w	r3, r3, r8
 801dcce:	bfa8      	it	ge
 801dcd0:	2300      	movge	r3, #0
 801dcd2:	9312      	str	r3, [sp, #72]	@ 0x48
 801dcd4:	2400      	movs	r4, #0
 801dcd6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801dcda:	9316      	str	r3, [sp, #88]	@ 0x58
 801dcdc:	46a0      	mov	r8, r4
 801dcde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801dce0:	9805      	ldr	r0, [sp, #20]
 801dce2:	6859      	ldr	r1, [r3, #4]
 801dce4:	f001 f98a 	bl	801effc <_Balloc>
 801dce8:	4681      	mov	r9, r0
 801dcea:	2800      	cmp	r0, #0
 801dcec:	f43f aef7 	beq.w	801dade <_strtod_l+0x43e>
 801dcf0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801dcf2:	691a      	ldr	r2, [r3, #16]
 801dcf4:	3202      	adds	r2, #2
 801dcf6:	f103 010c 	add.w	r1, r3, #12
 801dcfa:	0092      	lsls	r2, r2, #2
 801dcfc:	300c      	adds	r0, #12
 801dcfe:	f000 fd24 	bl	801e74a <memcpy>
 801dd02:	ab1c      	add	r3, sp, #112	@ 0x70
 801dd04:	9301      	str	r3, [sp, #4]
 801dd06:	ab1b      	add	r3, sp, #108	@ 0x6c
 801dd08:	9300      	str	r3, [sp, #0]
 801dd0a:	9805      	ldr	r0, [sp, #20]
 801dd0c:	4652      	mov	r2, sl
 801dd0e:	465b      	mov	r3, fp
 801dd10:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801dd14:	f001 fd46 	bl	801f7a4 <__d2b>
 801dd18:	901a      	str	r0, [sp, #104]	@ 0x68
 801dd1a:	2800      	cmp	r0, #0
 801dd1c:	f43f aedf 	beq.w	801dade <_strtod_l+0x43e>
 801dd20:	9805      	ldr	r0, [sp, #20]
 801dd22:	2101      	movs	r1, #1
 801dd24:	f001 faa8 	bl	801f278 <__i2b>
 801dd28:	4680      	mov	r8, r0
 801dd2a:	b948      	cbnz	r0, 801dd40 <_strtod_l+0x6a0>
 801dd2c:	f04f 0800 	mov.w	r8, #0
 801dd30:	e6d5      	b.n	801dade <_strtod_l+0x43e>
 801dd32:	f04f 32ff 	mov.w	r2, #4294967295
 801dd36:	fa02 f303 	lsl.w	r3, r2, r3
 801dd3a:	ea03 0a0a 	and.w	sl, r3, sl
 801dd3e:	e7ad      	b.n	801dc9c <_strtod_l+0x5fc>
 801dd40:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801dd42:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801dd44:	2d00      	cmp	r5, #0
 801dd46:	bfab      	itete	ge
 801dd48:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801dd4a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801dd4c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801dd4e:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801dd50:	bfac      	ite	ge
 801dd52:	18ef      	addge	r7, r5, r3
 801dd54:	1b5e      	sublt	r6, r3, r5
 801dd56:	9b08      	ldr	r3, [sp, #32]
 801dd58:	1aed      	subs	r5, r5, r3
 801dd5a:	4415      	add	r5, r2
 801dd5c:	4b33      	ldr	r3, [pc, #204]	@ (801de2c <_strtod_l+0x78c>)
 801dd5e:	3d01      	subs	r5, #1
 801dd60:	429d      	cmp	r5, r3
 801dd62:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801dd66:	da50      	bge.n	801de0a <_strtod_l+0x76a>
 801dd68:	1b5b      	subs	r3, r3, r5
 801dd6a:	2b1f      	cmp	r3, #31
 801dd6c:	eba2 0203 	sub.w	r2, r2, r3
 801dd70:	f04f 0101 	mov.w	r1, #1
 801dd74:	dc3d      	bgt.n	801ddf2 <_strtod_l+0x752>
 801dd76:	fa01 f303 	lsl.w	r3, r1, r3
 801dd7a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801dd7c:	2300      	movs	r3, #0
 801dd7e:	9310      	str	r3, [sp, #64]	@ 0x40
 801dd80:	18bd      	adds	r5, r7, r2
 801dd82:	9b08      	ldr	r3, [sp, #32]
 801dd84:	42af      	cmp	r7, r5
 801dd86:	4416      	add	r6, r2
 801dd88:	441e      	add	r6, r3
 801dd8a:	463b      	mov	r3, r7
 801dd8c:	bfa8      	it	ge
 801dd8e:	462b      	movge	r3, r5
 801dd90:	42b3      	cmp	r3, r6
 801dd92:	bfa8      	it	ge
 801dd94:	4633      	movge	r3, r6
 801dd96:	2b00      	cmp	r3, #0
 801dd98:	bfc2      	ittt	gt
 801dd9a:	1aed      	subgt	r5, r5, r3
 801dd9c:	1af6      	subgt	r6, r6, r3
 801dd9e:	1aff      	subgt	r7, r7, r3
 801dda0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801dda2:	2b00      	cmp	r3, #0
 801dda4:	dd16      	ble.n	801ddd4 <_strtod_l+0x734>
 801dda6:	4641      	mov	r1, r8
 801dda8:	9805      	ldr	r0, [sp, #20]
 801ddaa:	461a      	mov	r2, r3
 801ddac:	f001 fb1c 	bl	801f3e8 <__pow5mult>
 801ddb0:	4680      	mov	r8, r0
 801ddb2:	2800      	cmp	r0, #0
 801ddb4:	d0ba      	beq.n	801dd2c <_strtod_l+0x68c>
 801ddb6:	4601      	mov	r1, r0
 801ddb8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801ddba:	9805      	ldr	r0, [sp, #20]
 801ddbc:	f001 fa72 	bl	801f2a4 <__multiply>
 801ddc0:	900a      	str	r0, [sp, #40]	@ 0x28
 801ddc2:	2800      	cmp	r0, #0
 801ddc4:	f43f ae8b 	beq.w	801dade <_strtod_l+0x43e>
 801ddc8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801ddca:	9805      	ldr	r0, [sp, #20]
 801ddcc:	f001 f956 	bl	801f07c <_Bfree>
 801ddd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ddd2:	931a      	str	r3, [sp, #104]	@ 0x68
 801ddd4:	2d00      	cmp	r5, #0
 801ddd6:	dc1d      	bgt.n	801de14 <_strtod_l+0x774>
 801ddd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ddda:	2b00      	cmp	r3, #0
 801dddc:	dd28      	ble.n	801de30 <_strtod_l+0x790>
 801ddde:	4649      	mov	r1, r9
 801dde0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801dde2:	9805      	ldr	r0, [sp, #20]
 801dde4:	f001 fb00 	bl	801f3e8 <__pow5mult>
 801dde8:	4681      	mov	r9, r0
 801ddea:	bb08      	cbnz	r0, 801de30 <_strtod_l+0x790>
 801ddec:	f04f 0900 	mov.w	r9, #0
 801ddf0:	e675      	b.n	801dade <_strtod_l+0x43e>
 801ddf2:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801ddf6:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801ddfa:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801ddfe:	35e2      	adds	r5, #226	@ 0xe2
 801de00:	fa01 f305 	lsl.w	r3, r1, r5
 801de04:	9310      	str	r3, [sp, #64]	@ 0x40
 801de06:	9113      	str	r1, [sp, #76]	@ 0x4c
 801de08:	e7ba      	b.n	801dd80 <_strtod_l+0x6e0>
 801de0a:	2300      	movs	r3, #0
 801de0c:	9310      	str	r3, [sp, #64]	@ 0x40
 801de0e:	2301      	movs	r3, #1
 801de10:	9313      	str	r3, [sp, #76]	@ 0x4c
 801de12:	e7b5      	b.n	801dd80 <_strtod_l+0x6e0>
 801de14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801de16:	9805      	ldr	r0, [sp, #20]
 801de18:	462a      	mov	r2, r5
 801de1a:	f001 fb3f 	bl	801f49c <__lshift>
 801de1e:	901a      	str	r0, [sp, #104]	@ 0x68
 801de20:	2800      	cmp	r0, #0
 801de22:	d1d9      	bne.n	801ddd8 <_strtod_l+0x738>
 801de24:	e65b      	b.n	801dade <_strtod_l+0x43e>
 801de26:	bf00      	nop
 801de28:	08021d98 	.word	0x08021d98
 801de2c:	fffffc02 	.word	0xfffffc02
 801de30:	2e00      	cmp	r6, #0
 801de32:	dd07      	ble.n	801de44 <_strtod_l+0x7a4>
 801de34:	4649      	mov	r1, r9
 801de36:	9805      	ldr	r0, [sp, #20]
 801de38:	4632      	mov	r2, r6
 801de3a:	f001 fb2f 	bl	801f49c <__lshift>
 801de3e:	4681      	mov	r9, r0
 801de40:	2800      	cmp	r0, #0
 801de42:	d0d3      	beq.n	801ddec <_strtod_l+0x74c>
 801de44:	2f00      	cmp	r7, #0
 801de46:	dd08      	ble.n	801de5a <_strtod_l+0x7ba>
 801de48:	4641      	mov	r1, r8
 801de4a:	9805      	ldr	r0, [sp, #20]
 801de4c:	463a      	mov	r2, r7
 801de4e:	f001 fb25 	bl	801f49c <__lshift>
 801de52:	4680      	mov	r8, r0
 801de54:	2800      	cmp	r0, #0
 801de56:	f43f ae42 	beq.w	801dade <_strtod_l+0x43e>
 801de5a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801de5c:	9805      	ldr	r0, [sp, #20]
 801de5e:	464a      	mov	r2, r9
 801de60:	f001 fba4 	bl	801f5ac <__mdiff>
 801de64:	4604      	mov	r4, r0
 801de66:	2800      	cmp	r0, #0
 801de68:	f43f ae39 	beq.w	801dade <_strtod_l+0x43e>
 801de6c:	68c3      	ldr	r3, [r0, #12]
 801de6e:	930f      	str	r3, [sp, #60]	@ 0x3c
 801de70:	2300      	movs	r3, #0
 801de72:	60c3      	str	r3, [r0, #12]
 801de74:	4641      	mov	r1, r8
 801de76:	f001 fb7d 	bl	801f574 <__mcmp>
 801de7a:	2800      	cmp	r0, #0
 801de7c:	da3d      	bge.n	801defa <_strtod_l+0x85a>
 801de7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801de80:	ea53 030a 	orrs.w	r3, r3, sl
 801de84:	d163      	bne.n	801df4e <_strtod_l+0x8ae>
 801de86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801de8a:	2b00      	cmp	r3, #0
 801de8c:	d15f      	bne.n	801df4e <_strtod_l+0x8ae>
 801de8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801de92:	0d1b      	lsrs	r3, r3, #20
 801de94:	051b      	lsls	r3, r3, #20
 801de96:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801de9a:	d958      	bls.n	801df4e <_strtod_l+0x8ae>
 801de9c:	6963      	ldr	r3, [r4, #20]
 801de9e:	b913      	cbnz	r3, 801dea6 <_strtod_l+0x806>
 801dea0:	6923      	ldr	r3, [r4, #16]
 801dea2:	2b01      	cmp	r3, #1
 801dea4:	dd53      	ble.n	801df4e <_strtod_l+0x8ae>
 801dea6:	4621      	mov	r1, r4
 801dea8:	2201      	movs	r2, #1
 801deaa:	9805      	ldr	r0, [sp, #20]
 801deac:	f001 faf6 	bl	801f49c <__lshift>
 801deb0:	4641      	mov	r1, r8
 801deb2:	4604      	mov	r4, r0
 801deb4:	f001 fb5e 	bl	801f574 <__mcmp>
 801deb8:	2800      	cmp	r0, #0
 801deba:	dd48      	ble.n	801df4e <_strtod_l+0x8ae>
 801debc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801dec0:	9a08      	ldr	r2, [sp, #32]
 801dec2:	0d1b      	lsrs	r3, r3, #20
 801dec4:	051b      	lsls	r3, r3, #20
 801dec6:	2a00      	cmp	r2, #0
 801dec8:	d062      	beq.n	801df90 <_strtod_l+0x8f0>
 801deca:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801dece:	d85f      	bhi.n	801df90 <_strtod_l+0x8f0>
 801ded0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801ded4:	f67f ae96 	bls.w	801dc04 <_strtod_l+0x564>
 801ded8:	4ba3      	ldr	r3, [pc, #652]	@ (801e168 <_strtod_l+0xac8>)
 801deda:	4650      	mov	r0, sl
 801dedc:	4659      	mov	r1, fp
 801dede:	2200      	movs	r2, #0
 801dee0:	f7e2 fb62 	bl	80005a8 <__aeabi_dmul>
 801dee4:	4ba1      	ldr	r3, [pc, #644]	@ (801e16c <_strtod_l+0xacc>)
 801dee6:	400b      	ands	r3, r1
 801dee8:	4682      	mov	sl, r0
 801deea:	468b      	mov	fp, r1
 801deec:	2b00      	cmp	r3, #0
 801deee:	f47f ae01 	bne.w	801daf4 <_strtod_l+0x454>
 801def2:	9a05      	ldr	r2, [sp, #20]
 801def4:	2322      	movs	r3, #34	@ 0x22
 801def6:	6013      	str	r3, [r2, #0]
 801def8:	e5fc      	b.n	801daf4 <_strtod_l+0x454>
 801defa:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801defe:	d165      	bne.n	801dfcc <_strtod_l+0x92c>
 801df00:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801df02:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801df06:	b35a      	cbz	r2, 801df60 <_strtod_l+0x8c0>
 801df08:	4a99      	ldr	r2, [pc, #612]	@ (801e170 <_strtod_l+0xad0>)
 801df0a:	4293      	cmp	r3, r2
 801df0c:	d12b      	bne.n	801df66 <_strtod_l+0x8c6>
 801df0e:	9b08      	ldr	r3, [sp, #32]
 801df10:	4651      	mov	r1, sl
 801df12:	b303      	cbz	r3, 801df56 <_strtod_l+0x8b6>
 801df14:	4b95      	ldr	r3, [pc, #596]	@ (801e16c <_strtod_l+0xacc>)
 801df16:	465a      	mov	r2, fp
 801df18:	4013      	ands	r3, r2
 801df1a:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801df1e:	f04f 32ff 	mov.w	r2, #4294967295
 801df22:	d81b      	bhi.n	801df5c <_strtod_l+0x8bc>
 801df24:	0d1b      	lsrs	r3, r3, #20
 801df26:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801df2a:	fa02 f303 	lsl.w	r3, r2, r3
 801df2e:	4299      	cmp	r1, r3
 801df30:	d119      	bne.n	801df66 <_strtod_l+0x8c6>
 801df32:	4b90      	ldr	r3, [pc, #576]	@ (801e174 <_strtod_l+0xad4>)
 801df34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801df36:	429a      	cmp	r2, r3
 801df38:	d102      	bne.n	801df40 <_strtod_l+0x8a0>
 801df3a:	3101      	adds	r1, #1
 801df3c:	f43f adcf 	beq.w	801dade <_strtod_l+0x43e>
 801df40:	4b8a      	ldr	r3, [pc, #552]	@ (801e16c <_strtod_l+0xacc>)
 801df42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801df44:	401a      	ands	r2, r3
 801df46:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801df4a:	f04f 0a00 	mov.w	sl, #0
 801df4e:	9b08      	ldr	r3, [sp, #32]
 801df50:	2b00      	cmp	r3, #0
 801df52:	d1c1      	bne.n	801ded8 <_strtod_l+0x838>
 801df54:	e5ce      	b.n	801daf4 <_strtod_l+0x454>
 801df56:	f04f 33ff 	mov.w	r3, #4294967295
 801df5a:	e7e8      	b.n	801df2e <_strtod_l+0x88e>
 801df5c:	4613      	mov	r3, r2
 801df5e:	e7e6      	b.n	801df2e <_strtod_l+0x88e>
 801df60:	ea53 030a 	orrs.w	r3, r3, sl
 801df64:	d0aa      	beq.n	801debc <_strtod_l+0x81c>
 801df66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801df68:	b1db      	cbz	r3, 801dfa2 <_strtod_l+0x902>
 801df6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801df6c:	4213      	tst	r3, r2
 801df6e:	d0ee      	beq.n	801df4e <_strtod_l+0x8ae>
 801df70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801df72:	9a08      	ldr	r2, [sp, #32]
 801df74:	4650      	mov	r0, sl
 801df76:	4659      	mov	r1, fp
 801df78:	b1bb      	cbz	r3, 801dfaa <_strtod_l+0x90a>
 801df7a:	f7ff fb6e 	bl	801d65a <sulp>
 801df7e:	4602      	mov	r2, r0
 801df80:	460b      	mov	r3, r1
 801df82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801df86:	f7e2 f959 	bl	800023c <__adddf3>
 801df8a:	4682      	mov	sl, r0
 801df8c:	468b      	mov	fp, r1
 801df8e:	e7de      	b.n	801df4e <_strtod_l+0x8ae>
 801df90:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801df94:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801df98:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801df9c:	f04f 3aff 	mov.w	sl, #4294967295
 801dfa0:	e7d5      	b.n	801df4e <_strtod_l+0x8ae>
 801dfa2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801dfa4:	ea13 0f0a 	tst.w	r3, sl
 801dfa8:	e7e1      	b.n	801df6e <_strtod_l+0x8ce>
 801dfaa:	f7ff fb56 	bl	801d65a <sulp>
 801dfae:	4602      	mov	r2, r0
 801dfb0:	460b      	mov	r3, r1
 801dfb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801dfb6:	f7e2 f93f 	bl	8000238 <__aeabi_dsub>
 801dfba:	2200      	movs	r2, #0
 801dfbc:	2300      	movs	r3, #0
 801dfbe:	4682      	mov	sl, r0
 801dfc0:	468b      	mov	fp, r1
 801dfc2:	f7e2 fd59 	bl	8000a78 <__aeabi_dcmpeq>
 801dfc6:	2800      	cmp	r0, #0
 801dfc8:	d0c1      	beq.n	801df4e <_strtod_l+0x8ae>
 801dfca:	e61b      	b.n	801dc04 <_strtod_l+0x564>
 801dfcc:	4641      	mov	r1, r8
 801dfce:	4620      	mov	r0, r4
 801dfd0:	f001 fc40 	bl	801f854 <__ratio>
 801dfd4:	2200      	movs	r2, #0
 801dfd6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801dfda:	4606      	mov	r6, r0
 801dfdc:	460f      	mov	r7, r1
 801dfde:	f7e2 fd5f 	bl	8000aa0 <__aeabi_dcmple>
 801dfe2:	2800      	cmp	r0, #0
 801dfe4:	d06d      	beq.n	801e0c2 <_strtod_l+0xa22>
 801dfe6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801dfe8:	2b00      	cmp	r3, #0
 801dfea:	d178      	bne.n	801e0de <_strtod_l+0xa3e>
 801dfec:	f1ba 0f00 	cmp.w	sl, #0
 801dff0:	d156      	bne.n	801e0a0 <_strtod_l+0xa00>
 801dff2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801dff8:	2b00      	cmp	r3, #0
 801dffa:	d158      	bne.n	801e0ae <_strtod_l+0xa0e>
 801dffc:	4b5e      	ldr	r3, [pc, #376]	@ (801e178 <_strtod_l+0xad8>)
 801dffe:	2200      	movs	r2, #0
 801e000:	4630      	mov	r0, r6
 801e002:	4639      	mov	r1, r7
 801e004:	f7e2 fd42 	bl	8000a8c <__aeabi_dcmplt>
 801e008:	2800      	cmp	r0, #0
 801e00a:	d157      	bne.n	801e0bc <_strtod_l+0xa1c>
 801e00c:	4630      	mov	r0, r6
 801e00e:	4639      	mov	r1, r7
 801e010:	4b5a      	ldr	r3, [pc, #360]	@ (801e17c <_strtod_l+0xadc>)
 801e012:	2200      	movs	r2, #0
 801e014:	f7e2 fac8 	bl	80005a8 <__aeabi_dmul>
 801e018:	4606      	mov	r6, r0
 801e01a:	460f      	mov	r7, r1
 801e01c:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801e020:	9606      	str	r6, [sp, #24]
 801e022:	9307      	str	r3, [sp, #28]
 801e024:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801e028:	4d50      	ldr	r5, [pc, #320]	@ (801e16c <_strtod_l+0xacc>)
 801e02a:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801e02e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e030:	401d      	ands	r5, r3
 801e032:	4b53      	ldr	r3, [pc, #332]	@ (801e180 <_strtod_l+0xae0>)
 801e034:	429d      	cmp	r5, r3
 801e036:	f040 80a9 	bne.w	801e18c <_strtod_l+0xaec>
 801e03a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e03c:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801e040:	4650      	mov	r0, sl
 801e042:	4659      	mov	r1, fp
 801e044:	f001 fb44 	bl	801f6d0 <__ulp>
 801e048:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801e04c:	f7e2 faac 	bl	80005a8 <__aeabi_dmul>
 801e050:	4652      	mov	r2, sl
 801e052:	465b      	mov	r3, fp
 801e054:	f7e2 f8f2 	bl	800023c <__adddf3>
 801e058:	460b      	mov	r3, r1
 801e05a:	4944      	ldr	r1, [pc, #272]	@ (801e16c <_strtod_l+0xacc>)
 801e05c:	4a49      	ldr	r2, [pc, #292]	@ (801e184 <_strtod_l+0xae4>)
 801e05e:	4019      	ands	r1, r3
 801e060:	4291      	cmp	r1, r2
 801e062:	4682      	mov	sl, r0
 801e064:	d942      	bls.n	801e0ec <_strtod_l+0xa4c>
 801e066:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e068:	4b42      	ldr	r3, [pc, #264]	@ (801e174 <_strtod_l+0xad4>)
 801e06a:	429a      	cmp	r2, r3
 801e06c:	d103      	bne.n	801e076 <_strtod_l+0x9d6>
 801e06e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801e070:	3301      	adds	r3, #1
 801e072:	f43f ad34 	beq.w	801dade <_strtod_l+0x43e>
 801e076:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 801e174 <_strtod_l+0xad4>
 801e07a:	f04f 3aff 	mov.w	sl, #4294967295
 801e07e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801e080:	9805      	ldr	r0, [sp, #20]
 801e082:	f000 fffb 	bl	801f07c <_Bfree>
 801e086:	9805      	ldr	r0, [sp, #20]
 801e088:	4649      	mov	r1, r9
 801e08a:	f000 fff7 	bl	801f07c <_Bfree>
 801e08e:	9805      	ldr	r0, [sp, #20]
 801e090:	4641      	mov	r1, r8
 801e092:	f000 fff3 	bl	801f07c <_Bfree>
 801e096:	9805      	ldr	r0, [sp, #20]
 801e098:	4621      	mov	r1, r4
 801e09a:	f000 ffef 	bl	801f07c <_Bfree>
 801e09e:	e61e      	b.n	801dcde <_strtod_l+0x63e>
 801e0a0:	f1ba 0f01 	cmp.w	sl, #1
 801e0a4:	d103      	bne.n	801e0ae <_strtod_l+0xa0e>
 801e0a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e0a8:	2b00      	cmp	r3, #0
 801e0aa:	f43f adab 	beq.w	801dc04 <_strtod_l+0x564>
 801e0ae:	4b36      	ldr	r3, [pc, #216]	@ (801e188 <_strtod_l+0xae8>)
 801e0b0:	4f31      	ldr	r7, [pc, #196]	@ (801e178 <_strtod_l+0xad8>)
 801e0b2:	2200      	movs	r2, #0
 801e0b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e0b8:	2600      	movs	r6, #0
 801e0ba:	e7b3      	b.n	801e024 <_strtod_l+0x984>
 801e0bc:	4f2f      	ldr	r7, [pc, #188]	@ (801e17c <_strtod_l+0xadc>)
 801e0be:	2600      	movs	r6, #0
 801e0c0:	e7ac      	b.n	801e01c <_strtod_l+0x97c>
 801e0c2:	4b2e      	ldr	r3, [pc, #184]	@ (801e17c <_strtod_l+0xadc>)
 801e0c4:	4630      	mov	r0, r6
 801e0c6:	4639      	mov	r1, r7
 801e0c8:	2200      	movs	r2, #0
 801e0ca:	f7e2 fa6d 	bl	80005a8 <__aeabi_dmul>
 801e0ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e0d0:	4606      	mov	r6, r0
 801e0d2:	460f      	mov	r7, r1
 801e0d4:	2b00      	cmp	r3, #0
 801e0d6:	d0a1      	beq.n	801e01c <_strtod_l+0x97c>
 801e0d8:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801e0dc:	e7a2      	b.n	801e024 <_strtod_l+0x984>
 801e0de:	4b26      	ldr	r3, [pc, #152]	@ (801e178 <_strtod_l+0xad8>)
 801e0e0:	2200      	movs	r2, #0
 801e0e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e0e6:	4616      	mov	r6, r2
 801e0e8:	461f      	mov	r7, r3
 801e0ea:	e79b      	b.n	801e024 <_strtod_l+0x984>
 801e0ec:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801e0f0:	9b08      	ldr	r3, [sp, #32]
 801e0f2:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801e0f6:	2b00      	cmp	r3, #0
 801e0f8:	d1c1      	bne.n	801e07e <_strtod_l+0x9de>
 801e0fa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801e0fe:	0d1b      	lsrs	r3, r3, #20
 801e100:	051b      	lsls	r3, r3, #20
 801e102:	429d      	cmp	r5, r3
 801e104:	d1bb      	bne.n	801e07e <_strtod_l+0x9de>
 801e106:	4630      	mov	r0, r6
 801e108:	4639      	mov	r1, r7
 801e10a:	f7e2 ff61 	bl	8000fd0 <__aeabi_d2lz>
 801e10e:	f7e2 fa1d 	bl	800054c <__aeabi_l2d>
 801e112:	4602      	mov	r2, r0
 801e114:	460b      	mov	r3, r1
 801e116:	4630      	mov	r0, r6
 801e118:	4639      	mov	r1, r7
 801e11a:	f7e2 f88d 	bl	8000238 <__aeabi_dsub>
 801e11e:	460b      	mov	r3, r1
 801e120:	4602      	mov	r2, r0
 801e122:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801e126:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801e12a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e12c:	ea46 060a 	orr.w	r6, r6, sl
 801e130:	431e      	orrs	r6, r3
 801e132:	d068      	beq.n	801e206 <_strtod_l+0xb66>
 801e134:	a308      	add	r3, pc, #32	@ (adr r3, 801e158 <_strtod_l+0xab8>)
 801e136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e13a:	f7e2 fca7 	bl	8000a8c <__aeabi_dcmplt>
 801e13e:	2800      	cmp	r0, #0
 801e140:	f47f acd8 	bne.w	801daf4 <_strtod_l+0x454>
 801e144:	a306      	add	r3, pc, #24	@ (adr r3, 801e160 <_strtod_l+0xac0>)
 801e146:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e14a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e14e:	f7e2 fcbb 	bl	8000ac8 <__aeabi_dcmpgt>
 801e152:	2800      	cmp	r0, #0
 801e154:	d093      	beq.n	801e07e <_strtod_l+0x9de>
 801e156:	e4cd      	b.n	801daf4 <_strtod_l+0x454>
 801e158:	94a03595 	.word	0x94a03595
 801e15c:	3fdfffff 	.word	0x3fdfffff
 801e160:	35afe535 	.word	0x35afe535
 801e164:	3fe00000 	.word	0x3fe00000
 801e168:	39500000 	.word	0x39500000
 801e16c:	7ff00000 	.word	0x7ff00000
 801e170:	000fffff 	.word	0x000fffff
 801e174:	7fefffff 	.word	0x7fefffff
 801e178:	3ff00000 	.word	0x3ff00000
 801e17c:	3fe00000 	.word	0x3fe00000
 801e180:	7fe00000 	.word	0x7fe00000
 801e184:	7c9fffff 	.word	0x7c9fffff
 801e188:	bff00000 	.word	0xbff00000
 801e18c:	9b08      	ldr	r3, [sp, #32]
 801e18e:	b323      	cbz	r3, 801e1da <_strtod_l+0xb3a>
 801e190:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801e194:	d821      	bhi.n	801e1da <_strtod_l+0xb3a>
 801e196:	a328      	add	r3, pc, #160	@ (adr r3, 801e238 <_strtod_l+0xb98>)
 801e198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e19c:	4630      	mov	r0, r6
 801e19e:	4639      	mov	r1, r7
 801e1a0:	f7e2 fc7e 	bl	8000aa0 <__aeabi_dcmple>
 801e1a4:	b1a0      	cbz	r0, 801e1d0 <_strtod_l+0xb30>
 801e1a6:	4639      	mov	r1, r7
 801e1a8:	4630      	mov	r0, r6
 801e1aa:	f7e2 fcbf 	bl	8000b2c <__aeabi_d2uiz>
 801e1ae:	2801      	cmp	r0, #1
 801e1b0:	bf38      	it	cc
 801e1b2:	2001      	movcc	r0, #1
 801e1b4:	f7e2 f97e 	bl	80004b4 <__aeabi_ui2d>
 801e1b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e1ba:	4606      	mov	r6, r0
 801e1bc:	460f      	mov	r7, r1
 801e1be:	b9fb      	cbnz	r3, 801e200 <_strtod_l+0xb60>
 801e1c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e1c4:	9014      	str	r0, [sp, #80]	@ 0x50
 801e1c6:	9315      	str	r3, [sp, #84]	@ 0x54
 801e1c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801e1cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801e1d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801e1d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801e1d6:	1b5b      	subs	r3, r3, r5
 801e1d8:	9311      	str	r3, [sp, #68]	@ 0x44
 801e1da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e1de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801e1e2:	f001 fa75 	bl	801f6d0 <__ulp>
 801e1e6:	4602      	mov	r2, r0
 801e1e8:	460b      	mov	r3, r1
 801e1ea:	4650      	mov	r0, sl
 801e1ec:	4659      	mov	r1, fp
 801e1ee:	f7e2 f9db 	bl	80005a8 <__aeabi_dmul>
 801e1f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801e1f6:	f7e2 f821 	bl	800023c <__adddf3>
 801e1fa:	4682      	mov	sl, r0
 801e1fc:	468b      	mov	fp, r1
 801e1fe:	e777      	b.n	801e0f0 <_strtod_l+0xa50>
 801e200:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801e204:	e7e0      	b.n	801e1c8 <_strtod_l+0xb28>
 801e206:	a30e      	add	r3, pc, #56	@ (adr r3, 801e240 <_strtod_l+0xba0>)
 801e208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e20c:	f7e2 fc3e 	bl	8000a8c <__aeabi_dcmplt>
 801e210:	e79f      	b.n	801e152 <_strtod_l+0xab2>
 801e212:	2300      	movs	r3, #0
 801e214:	930e      	str	r3, [sp, #56]	@ 0x38
 801e216:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801e218:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801e21a:	6013      	str	r3, [r2, #0]
 801e21c:	f7ff ba7d 	b.w	801d71a <_strtod_l+0x7a>
 801e220:	2a65      	cmp	r2, #101	@ 0x65
 801e222:	f43f ab76 	beq.w	801d912 <_strtod_l+0x272>
 801e226:	2a45      	cmp	r2, #69	@ 0x45
 801e228:	f43f ab73 	beq.w	801d912 <_strtod_l+0x272>
 801e22c:	2301      	movs	r3, #1
 801e22e:	f7ff bbae 	b.w	801d98e <_strtod_l+0x2ee>
 801e232:	bf00      	nop
 801e234:	f3af 8000 	nop.w
 801e238:	ffc00000 	.word	0xffc00000
 801e23c:	41dfffff 	.word	0x41dfffff
 801e240:	94a03595 	.word	0x94a03595
 801e244:	3fcfffff 	.word	0x3fcfffff

0801e248 <strtod>:
 801e248:	460a      	mov	r2, r1
 801e24a:	4601      	mov	r1, r0
 801e24c:	4802      	ldr	r0, [pc, #8]	@ (801e258 <strtod+0x10>)
 801e24e:	4b03      	ldr	r3, [pc, #12]	@ (801e25c <strtod+0x14>)
 801e250:	6800      	ldr	r0, [r0, #0]
 801e252:	f7ff ba25 	b.w	801d6a0 <_strtod_l>
 801e256:	bf00      	nop
 801e258:	200002d4 	.word	0x200002d4
 801e25c:	20000168 	.word	0x20000168

0801e260 <_strtol_l.isra.0>:
 801e260:	2b24      	cmp	r3, #36	@ 0x24
 801e262:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e266:	4686      	mov	lr, r0
 801e268:	4690      	mov	r8, r2
 801e26a:	d801      	bhi.n	801e270 <_strtol_l.isra.0+0x10>
 801e26c:	2b01      	cmp	r3, #1
 801e26e:	d106      	bne.n	801e27e <_strtol_l.isra.0+0x1e>
 801e270:	f000 fa3e 	bl	801e6f0 <__errno>
 801e274:	2316      	movs	r3, #22
 801e276:	6003      	str	r3, [r0, #0]
 801e278:	2000      	movs	r0, #0
 801e27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e27e:	4834      	ldr	r0, [pc, #208]	@ (801e350 <_strtol_l.isra.0+0xf0>)
 801e280:	460d      	mov	r5, r1
 801e282:	462a      	mov	r2, r5
 801e284:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e288:	5d06      	ldrb	r6, [r0, r4]
 801e28a:	f016 0608 	ands.w	r6, r6, #8
 801e28e:	d1f8      	bne.n	801e282 <_strtol_l.isra.0+0x22>
 801e290:	2c2d      	cmp	r4, #45	@ 0x2d
 801e292:	d110      	bne.n	801e2b6 <_strtol_l.isra.0+0x56>
 801e294:	782c      	ldrb	r4, [r5, #0]
 801e296:	2601      	movs	r6, #1
 801e298:	1c95      	adds	r5, r2, #2
 801e29a:	f033 0210 	bics.w	r2, r3, #16
 801e29e:	d115      	bne.n	801e2cc <_strtol_l.isra.0+0x6c>
 801e2a0:	2c30      	cmp	r4, #48	@ 0x30
 801e2a2:	d10d      	bne.n	801e2c0 <_strtol_l.isra.0+0x60>
 801e2a4:	782a      	ldrb	r2, [r5, #0]
 801e2a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e2aa:	2a58      	cmp	r2, #88	@ 0x58
 801e2ac:	d108      	bne.n	801e2c0 <_strtol_l.isra.0+0x60>
 801e2ae:	786c      	ldrb	r4, [r5, #1]
 801e2b0:	3502      	adds	r5, #2
 801e2b2:	2310      	movs	r3, #16
 801e2b4:	e00a      	b.n	801e2cc <_strtol_l.isra.0+0x6c>
 801e2b6:	2c2b      	cmp	r4, #43	@ 0x2b
 801e2b8:	bf04      	itt	eq
 801e2ba:	782c      	ldrbeq	r4, [r5, #0]
 801e2bc:	1c95      	addeq	r5, r2, #2
 801e2be:	e7ec      	b.n	801e29a <_strtol_l.isra.0+0x3a>
 801e2c0:	2b00      	cmp	r3, #0
 801e2c2:	d1f6      	bne.n	801e2b2 <_strtol_l.isra.0+0x52>
 801e2c4:	2c30      	cmp	r4, #48	@ 0x30
 801e2c6:	bf14      	ite	ne
 801e2c8:	230a      	movne	r3, #10
 801e2ca:	2308      	moveq	r3, #8
 801e2cc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e2d0:	f10c 3cff 	add.w	ip, ip, #4294967295
 801e2d4:	2200      	movs	r2, #0
 801e2d6:	fbbc f9f3 	udiv	r9, ip, r3
 801e2da:	4610      	mov	r0, r2
 801e2dc:	fb03 ca19 	mls	sl, r3, r9, ip
 801e2e0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e2e4:	2f09      	cmp	r7, #9
 801e2e6:	d80f      	bhi.n	801e308 <_strtol_l.isra.0+0xa8>
 801e2e8:	463c      	mov	r4, r7
 801e2ea:	42a3      	cmp	r3, r4
 801e2ec:	dd1b      	ble.n	801e326 <_strtol_l.isra.0+0xc6>
 801e2ee:	1c57      	adds	r7, r2, #1
 801e2f0:	d007      	beq.n	801e302 <_strtol_l.isra.0+0xa2>
 801e2f2:	4581      	cmp	r9, r0
 801e2f4:	d314      	bcc.n	801e320 <_strtol_l.isra.0+0xc0>
 801e2f6:	d101      	bne.n	801e2fc <_strtol_l.isra.0+0x9c>
 801e2f8:	45a2      	cmp	sl, r4
 801e2fa:	db11      	blt.n	801e320 <_strtol_l.isra.0+0xc0>
 801e2fc:	fb00 4003 	mla	r0, r0, r3, r4
 801e300:	2201      	movs	r2, #1
 801e302:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e306:	e7eb      	b.n	801e2e0 <_strtol_l.isra.0+0x80>
 801e308:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e30c:	2f19      	cmp	r7, #25
 801e30e:	d801      	bhi.n	801e314 <_strtol_l.isra.0+0xb4>
 801e310:	3c37      	subs	r4, #55	@ 0x37
 801e312:	e7ea      	b.n	801e2ea <_strtol_l.isra.0+0x8a>
 801e314:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e318:	2f19      	cmp	r7, #25
 801e31a:	d804      	bhi.n	801e326 <_strtol_l.isra.0+0xc6>
 801e31c:	3c57      	subs	r4, #87	@ 0x57
 801e31e:	e7e4      	b.n	801e2ea <_strtol_l.isra.0+0x8a>
 801e320:	f04f 32ff 	mov.w	r2, #4294967295
 801e324:	e7ed      	b.n	801e302 <_strtol_l.isra.0+0xa2>
 801e326:	1c53      	adds	r3, r2, #1
 801e328:	d108      	bne.n	801e33c <_strtol_l.isra.0+0xdc>
 801e32a:	2322      	movs	r3, #34	@ 0x22
 801e32c:	f8ce 3000 	str.w	r3, [lr]
 801e330:	4660      	mov	r0, ip
 801e332:	f1b8 0f00 	cmp.w	r8, #0
 801e336:	d0a0      	beq.n	801e27a <_strtol_l.isra.0+0x1a>
 801e338:	1e69      	subs	r1, r5, #1
 801e33a:	e006      	b.n	801e34a <_strtol_l.isra.0+0xea>
 801e33c:	b106      	cbz	r6, 801e340 <_strtol_l.isra.0+0xe0>
 801e33e:	4240      	negs	r0, r0
 801e340:	f1b8 0f00 	cmp.w	r8, #0
 801e344:	d099      	beq.n	801e27a <_strtol_l.isra.0+0x1a>
 801e346:	2a00      	cmp	r2, #0
 801e348:	d1f6      	bne.n	801e338 <_strtol_l.isra.0+0xd8>
 801e34a:	f8c8 1000 	str.w	r1, [r8]
 801e34e:	e794      	b.n	801e27a <_strtol_l.isra.0+0x1a>
 801e350:	08021dc1 	.word	0x08021dc1

0801e354 <strtol>:
 801e354:	4613      	mov	r3, r2
 801e356:	460a      	mov	r2, r1
 801e358:	4601      	mov	r1, r0
 801e35a:	4802      	ldr	r0, [pc, #8]	@ (801e364 <strtol+0x10>)
 801e35c:	6800      	ldr	r0, [r0, #0]
 801e35e:	f7ff bf7f 	b.w	801e260 <_strtol_l.isra.0>
 801e362:	bf00      	nop
 801e364:	200002d4 	.word	0x200002d4

0801e368 <std>:
 801e368:	2300      	movs	r3, #0
 801e36a:	b510      	push	{r4, lr}
 801e36c:	4604      	mov	r4, r0
 801e36e:	e9c0 3300 	strd	r3, r3, [r0]
 801e372:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e376:	6083      	str	r3, [r0, #8]
 801e378:	8181      	strh	r1, [r0, #12]
 801e37a:	6643      	str	r3, [r0, #100]	@ 0x64
 801e37c:	81c2      	strh	r2, [r0, #14]
 801e37e:	6183      	str	r3, [r0, #24]
 801e380:	4619      	mov	r1, r3
 801e382:	2208      	movs	r2, #8
 801e384:	305c      	adds	r0, #92	@ 0x5c
 801e386:	f000 f92a 	bl	801e5de <memset>
 801e38a:	4b0d      	ldr	r3, [pc, #52]	@ (801e3c0 <std+0x58>)
 801e38c:	6263      	str	r3, [r4, #36]	@ 0x24
 801e38e:	4b0d      	ldr	r3, [pc, #52]	@ (801e3c4 <std+0x5c>)
 801e390:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e392:	4b0d      	ldr	r3, [pc, #52]	@ (801e3c8 <std+0x60>)
 801e394:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e396:	4b0d      	ldr	r3, [pc, #52]	@ (801e3cc <std+0x64>)
 801e398:	6323      	str	r3, [r4, #48]	@ 0x30
 801e39a:	4b0d      	ldr	r3, [pc, #52]	@ (801e3d0 <std+0x68>)
 801e39c:	6224      	str	r4, [r4, #32]
 801e39e:	429c      	cmp	r4, r3
 801e3a0:	d006      	beq.n	801e3b0 <std+0x48>
 801e3a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e3a6:	4294      	cmp	r4, r2
 801e3a8:	d002      	beq.n	801e3b0 <std+0x48>
 801e3aa:	33d0      	adds	r3, #208	@ 0xd0
 801e3ac:	429c      	cmp	r4, r3
 801e3ae:	d105      	bne.n	801e3bc <std+0x54>
 801e3b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e3b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e3b8:	f000 b9c4 	b.w	801e744 <__retarget_lock_init_recursive>
 801e3bc:	bd10      	pop	{r4, pc}
 801e3be:	bf00      	nop
 801e3c0:	0801e559 	.word	0x0801e559
 801e3c4:	0801e57b 	.word	0x0801e57b
 801e3c8:	0801e5b3 	.word	0x0801e5b3
 801e3cc:	0801e5d7 	.word	0x0801e5d7
 801e3d0:	200027b0 	.word	0x200027b0

0801e3d4 <stdio_exit_handler>:
 801e3d4:	4a02      	ldr	r2, [pc, #8]	@ (801e3e0 <stdio_exit_handler+0xc>)
 801e3d6:	4903      	ldr	r1, [pc, #12]	@ (801e3e4 <stdio_exit_handler+0x10>)
 801e3d8:	4803      	ldr	r0, [pc, #12]	@ (801e3e8 <stdio_exit_handler+0x14>)
 801e3da:	f000 b869 	b.w	801e4b0 <_fwalk_sglue>
 801e3de:	bf00      	nop
 801e3e0:	2000015c 	.word	0x2000015c
 801e3e4:	0802001d 	.word	0x0802001d
 801e3e8:	200002d8 	.word	0x200002d8

0801e3ec <cleanup_stdio>:
 801e3ec:	6841      	ldr	r1, [r0, #4]
 801e3ee:	4b0c      	ldr	r3, [pc, #48]	@ (801e420 <cleanup_stdio+0x34>)
 801e3f0:	4299      	cmp	r1, r3
 801e3f2:	b510      	push	{r4, lr}
 801e3f4:	4604      	mov	r4, r0
 801e3f6:	d001      	beq.n	801e3fc <cleanup_stdio+0x10>
 801e3f8:	f001 fe10 	bl	802001c <_fflush_r>
 801e3fc:	68a1      	ldr	r1, [r4, #8]
 801e3fe:	4b09      	ldr	r3, [pc, #36]	@ (801e424 <cleanup_stdio+0x38>)
 801e400:	4299      	cmp	r1, r3
 801e402:	d002      	beq.n	801e40a <cleanup_stdio+0x1e>
 801e404:	4620      	mov	r0, r4
 801e406:	f001 fe09 	bl	802001c <_fflush_r>
 801e40a:	68e1      	ldr	r1, [r4, #12]
 801e40c:	4b06      	ldr	r3, [pc, #24]	@ (801e428 <cleanup_stdio+0x3c>)
 801e40e:	4299      	cmp	r1, r3
 801e410:	d004      	beq.n	801e41c <cleanup_stdio+0x30>
 801e412:	4620      	mov	r0, r4
 801e414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e418:	f001 be00 	b.w	802001c <_fflush_r>
 801e41c:	bd10      	pop	{r4, pc}
 801e41e:	bf00      	nop
 801e420:	200027b0 	.word	0x200027b0
 801e424:	20002818 	.word	0x20002818
 801e428:	20002880 	.word	0x20002880

0801e42c <global_stdio_init.part.0>:
 801e42c:	b510      	push	{r4, lr}
 801e42e:	4b0b      	ldr	r3, [pc, #44]	@ (801e45c <global_stdio_init.part.0+0x30>)
 801e430:	4c0b      	ldr	r4, [pc, #44]	@ (801e460 <global_stdio_init.part.0+0x34>)
 801e432:	4a0c      	ldr	r2, [pc, #48]	@ (801e464 <global_stdio_init.part.0+0x38>)
 801e434:	601a      	str	r2, [r3, #0]
 801e436:	4620      	mov	r0, r4
 801e438:	2200      	movs	r2, #0
 801e43a:	2104      	movs	r1, #4
 801e43c:	f7ff ff94 	bl	801e368 <std>
 801e440:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e444:	2201      	movs	r2, #1
 801e446:	2109      	movs	r1, #9
 801e448:	f7ff ff8e 	bl	801e368 <std>
 801e44c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e450:	2202      	movs	r2, #2
 801e452:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e456:	2112      	movs	r1, #18
 801e458:	f7ff bf86 	b.w	801e368 <std>
 801e45c:	200028e8 	.word	0x200028e8
 801e460:	200027b0 	.word	0x200027b0
 801e464:	0801e3d5 	.word	0x0801e3d5

0801e468 <__sfp_lock_acquire>:
 801e468:	4801      	ldr	r0, [pc, #4]	@ (801e470 <__sfp_lock_acquire+0x8>)
 801e46a:	f000 b96c 	b.w	801e746 <__retarget_lock_acquire_recursive>
 801e46e:	bf00      	nop
 801e470:	200028f1 	.word	0x200028f1

0801e474 <__sfp_lock_release>:
 801e474:	4801      	ldr	r0, [pc, #4]	@ (801e47c <__sfp_lock_release+0x8>)
 801e476:	f000 b967 	b.w	801e748 <__retarget_lock_release_recursive>
 801e47a:	bf00      	nop
 801e47c:	200028f1 	.word	0x200028f1

0801e480 <__sinit>:
 801e480:	b510      	push	{r4, lr}
 801e482:	4604      	mov	r4, r0
 801e484:	f7ff fff0 	bl	801e468 <__sfp_lock_acquire>
 801e488:	6a23      	ldr	r3, [r4, #32]
 801e48a:	b11b      	cbz	r3, 801e494 <__sinit+0x14>
 801e48c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e490:	f7ff bff0 	b.w	801e474 <__sfp_lock_release>
 801e494:	4b04      	ldr	r3, [pc, #16]	@ (801e4a8 <__sinit+0x28>)
 801e496:	6223      	str	r3, [r4, #32]
 801e498:	4b04      	ldr	r3, [pc, #16]	@ (801e4ac <__sinit+0x2c>)
 801e49a:	681b      	ldr	r3, [r3, #0]
 801e49c:	2b00      	cmp	r3, #0
 801e49e:	d1f5      	bne.n	801e48c <__sinit+0xc>
 801e4a0:	f7ff ffc4 	bl	801e42c <global_stdio_init.part.0>
 801e4a4:	e7f2      	b.n	801e48c <__sinit+0xc>
 801e4a6:	bf00      	nop
 801e4a8:	0801e3ed 	.word	0x0801e3ed
 801e4ac:	200028e8 	.word	0x200028e8

0801e4b0 <_fwalk_sglue>:
 801e4b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e4b4:	4607      	mov	r7, r0
 801e4b6:	4688      	mov	r8, r1
 801e4b8:	4614      	mov	r4, r2
 801e4ba:	2600      	movs	r6, #0
 801e4bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e4c0:	f1b9 0901 	subs.w	r9, r9, #1
 801e4c4:	d505      	bpl.n	801e4d2 <_fwalk_sglue+0x22>
 801e4c6:	6824      	ldr	r4, [r4, #0]
 801e4c8:	2c00      	cmp	r4, #0
 801e4ca:	d1f7      	bne.n	801e4bc <_fwalk_sglue+0xc>
 801e4cc:	4630      	mov	r0, r6
 801e4ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e4d2:	89ab      	ldrh	r3, [r5, #12]
 801e4d4:	2b01      	cmp	r3, #1
 801e4d6:	d907      	bls.n	801e4e8 <_fwalk_sglue+0x38>
 801e4d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e4dc:	3301      	adds	r3, #1
 801e4de:	d003      	beq.n	801e4e8 <_fwalk_sglue+0x38>
 801e4e0:	4629      	mov	r1, r5
 801e4e2:	4638      	mov	r0, r7
 801e4e4:	47c0      	blx	r8
 801e4e6:	4306      	orrs	r6, r0
 801e4e8:	3568      	adds	r5, #104	@ 0x68
 801e4ea:	e7e9      	b.n	801e4c0 <_fwalk_sglue+0x10>

0801e4ec <sniprintf>:
 801e4ec:	b40c      	push	{r2, r3}
 801e4ee:	b530      	push	{r4, r5, lr}
 801e4f0:	4b18      	ldr	r3, [pc, #96]	@ (801e554 <sniprintf+0x68>)
 801e4f2:	1e0c      	subs	r4, r1, #0
 801e4f4:	681d      	ldr	r5, [r3, #0]
 801e4f6:	b09d      	sub	sp, #116	@ 0x74
 801e4f8:	da08      	bge.n	801e50c <sniprintf+0x20>
 801e4fa:	238b      	movs	r3, #139	@ 0x8b
 801e4fc:	602b      	str	r3, [r5, #0]
 801e4fe:	f04f 30ff 	mov.w	r0, #4294967295
 801e502:	b01d      	add	sp, #116	@ 0x74
 801e504:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801e508:	b002      	add	sp, #8
 801e50a:	4770      	bx	lr
 801e50c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801e510:	f8ad 3014 	strh.w	r3, [sp, #20]
 801e514:	f04f 0300 	mov.w	r3, #0
 801e518:	931b      	str	r3, [sp, #108]	@ 0x6c
 801e51a:	bf14      	ite	ne
 801e51c:	f104 33ff 	addne.w	r3, r4, #4294967295
 801e520:	4623      	moveq	r3, r4
 801e522:	9304      	str	r3, [sp, #16]
 801e524:	9307      	str	r3, [sp, #28]
 801e526:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801e52a:	9002      	str	r0, [sp, #8]
 801e52c:	9006      	str	r0, [sp, #24]
 801e52e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e532:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801e534:	ab21      	add	r3, sp, #132	@ 0x84
 801e536:	a902      	add	r1, sp, #8
 801e538:	4628      	mov	r0, r5
 801e53a:	9301      	str	r3, [sp, #4]
 801e53c:	f001 fa66 	bl	801fa0c <_svfiprintf_r>
 801e540:	1c43      	adds	r3, r0, #1
 801e542:	bfbc      	itt	lt
 801e544:	238b      	movlt	r3, #139	@ 0x8b
 801e546:	602b      	strlt	r3, [r5, #0]
 801e548:	2c00      	cmp	r4, #0
 801e54a:	d0da      	beq.n	801e502 <sniprintf+0x16>
 801e54c:	9b02      	ldr	r3, [sp, #8]
 801e54e:	2200      	movs	r2, #0
 801e550:	701a      	strb	r2, [r3, #0]
 801e552:	e7d6      	b.n	801e502 <sniprintf+0x16>
 801e554:	200002d4 	.word	0x200002d4

0801e558 <__sread>:
 801e558:	b510      	push	{r4, lr}
 801e55a:	460c      	mov	r4, r1
 801e55c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e560:	f000 f8a2 	bl	801e6a8 <_read_r>
 801e564:	2800      	cmp	r0, #0
 801e566:	bfab      	itete	ge
 801e568:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e56a:	89a3      	ldrhlt	r3, [r4, #12]
 801e56c:	181b      	addge	r3, r3, r0
 801e56e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e572:	bfac      	ite	ge
 801e574:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e576:	81a3      	strhlt	r3, [r4, #12]
 801e578:	bd10      	pop	{r4, pc}

0801e57a <__swrite>:
 801e57a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e57e:	461f      	mov	r7, r3
 801e580:	898b      	ldrh	r3, [r1, #12]
 801e582:	05db      	lsls	r3, r3, #23
 801e584:	4605      	mov	r5, r0
 801e586:	460c      	mov	r4, r1
 801e588:	4616      	mov	r6, r2
 801e58a:	d505      	bpl.n	801e598 <__swrite+0x1e>
 801e58c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e590:	2302      	movs	r3, #2
 801e592:	2200      	movs	r2, #0
 801e594:	f000 f876 	bl	801e684 <_lseek_r>
 801e598:	89a3      	ldrh	r3, [r4, #12]
 801e59a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e59e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e5a2:	81a3      	strh	r3, [r4, #12]
 801e5a4:	4632      	mov	r2, r6
 801e5a6:	463b      	mov	r3, r7
 801e5a8:	4628      	mov	r0, r5
 801e5aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e5ae:	f000 b88d 	b.w	801e6cc <_write_r>

0801e5b2 <__sseek>:
 801e5b2:	b510      	push	{r4, lr}
 801e5b4:	460c      	mov	r4, r1
 801e5b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e5ba:	f000 f863 	bl	801e684 <_lseek_r>
 801e5be:	1c43      	adds	r3, r0, #1
 801e5c0:	89a3      	ldrh	r3, [r4, #12]
 801e5c2:	bf15      	itete	ne
 801e5c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e5c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e5ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e5ce:	81a3      	strheq	r3, [r4, #12]
 801e5d0:	bf18      	it	ne
 801e5d2:	81a3      	strhne	r3, [r4, #12]
 801e5d4:	bd10      	pop	{r4, pc}

0801e5d6 <__sclose>:
 801e5d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e5da:	f000 b843 	b.w	801e664 <_close_r>

0801e5de <memset>:
 801e5de:	4402      	add	r2, r0
 801e5e0:	4603      	mov	r3, r0
 801e5e2:	4293      	cmp	r3, r2
 801e5e4:	d100      	bne.n	801e5e8 <memset+0xa>
 801e5e6:	4770      	bx	lr
 801e5e8:	f803 1b01 	strb.w	r1, [r3], #1
 801e5ec:	e7f9      	b.n	801e5e2 <memset+0x4>

0801e5ee <strncmp>:
 801e5ee:	b510      	push	{r4, lr}
 801e5f0:	b16a      	cbz	r2, 801e60e <strncmp+0x20>
 801e5f2:	3901      	subs	r1, #1
 801e5f4:	1884      	adds	r4, r0, r2
 801e5f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e5fa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e5fe:	429a      	cmp	r2, r3
 801e600:	d103      	bne.n	801e60a <strncmp+0x1c>
 801e602:	42a0      	cmp	r0, r4
 801e604:	d001      	beq.n	801e60a <strncmp+0x1c>
 801e606:	2a00      	cmp	r2, #0
 801e608:	d1f5      	bne.n	801e5f6 <strncmp+0x8>
 801e60a:	1ad0      	subs	r0, r2, r3
 801e60c:	bd10      	pop	{r4, pc}
 801e60e:	4610      	mov	r0, r2
 801e610:	e7fc      	b.n	801e60c <strncmp+0x1e>

0801e612 <strncpy>:
 801e612:	b510      	push	{r4, lr}
 801e614:	3901      	subs	r1, #1
 801e616:	4603      	mov	r3, r0
 801e618:	b132      	cbz	r2, 801e628 <strncpy+0x16>
 801e61a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e61e:	f803 4b01 	strb.w	r4, [r3], #1
 801e622:	3a01      	subs	r2, #1
 801e624:	2c00      	cmp	r4, #0
 801e626:	d1f7      	bne.n	801e618 <strncpy+0x6>
 801e628:	441a      	add	r2, r3
 801e62a:	2100      	movs	r1, #0
 801e62c:	4293      	cmp	r3, r2
 801e62e:	d100      	bne.n	801e632 <strncpy+0x20>
 801e630:	bd10      	pop	{r4, pc}
 801e632:	f803 1b01 	strb.w	r1, [r3], #1
 801e636:	e7f9      	b.n	801e62c <strncpy+0x1a>

0801e638 <strstr>:
 801e638:	780a      	ldrb	r2, [r1, #0]
 801e63a:	b570      	push	{r4, r5, r6, lr}
 801e63c:	b96a      	cbnz	r2, 801e65a <strstr+0x22>
 801e63e:	bd70      	pop	{r4, r5, r6, pc}
 801e640:	429a      	cmp	r2, r3
 801e642:	d109      	bne.n	801e658 <strstr+0x20>
 801e644:	460c      	mov	r4, r1
 801e646:	4605      	mov	r5, r0
 801e648:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801e64c:	2b00      	cmp	r3, #0
 801e64e:	d0f6      	beq.n	801e63e <strstr+0x6>
 801e650:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801e654:	429e      	cmp	r6, r3
 801e656:	d0f7      	beq.n	801e648 <strstr+0x10>
 801e658:	3001      	adds	r0, #1
 801e65a:	7803      	ldrb	r3, [r0, #0]
 801e65c:	2b00      	cmp	r3, #0
 801e65e:	d1ef      	bne.n	801e640 <strstr+0x8>
 801e660:	4618      	mov	r0, r3
 801e662:	e7ec      	b.n	801e63e <strstr+0x6>

0801e664 <_close_r>:
 801e664:	b538      	push	{r3, r4, r5, lr}
 801e666:	4d06      	ldr	r5, [pc, #24]	@ (801e680 <_close_r+0x1c>)
 801e668:	2300      	movs	r3, #0
 801e66a:	4604      	mov	r4, r0
 801e66c:	4608      	mov	r0, r1
 801e66e:	602b      	str	r3, [r5, #0]
 801e670:	f7e4 f912 	bl	8002898 <_close>
 801e674:	1c43      	adds	r3, r0, #1
 801e676:	d102      	bne.n	801e67e <_close_r+0x1a>
 801e678:	682b      	ldr	r3, [r5, #0]
 801e67a:	b103      	cbz	r3, 801e67e <_close_r+0x1a>
 801e67c:	6023      	str	r3, [r4, #0]
 801e67e:	bd38      	pop	{r3, r4, r5, pc}
 801e680:	200028ec 	.word	0x200028ec

0801e684 <_lseek_r>:
 801e684:	b538      	push	{r3, r4, r5, lr}
 801e686:	4d07      	ldr	r5, [pc, #28]	@ (801e6a4 <_lseek_r+0x20>)
 801e688:	4604      	mov	r4, r0
 801e68a:	4608      	mov	r0, r1
 801e68c:	4611      	mov	r1, r2
 801e68e:	2200      	movs	r2, #0
 801e690:	602a      	str	r2, [r5, #0]
 801e692:	461a      	mov	r2, r3
 801e694:	f7e4 f924 	bl	80028e0 <_lseek>
 801e698:	1c43      	adds	r3, r0, #1
 801e69a:	d102      	bne.n	801e6a2 <_lseek_r+0x1e>
 801e69c:	682b      	ldr	r3, [r5, #0]
 801e69e:	b103      	cbz	r3, 801e6a2 <_lseek_r+0x1e>
 801e6a0:	6023      	str	r3, [r4, #0]
 801e6a2:	bd38      	pop	{r3, r4, r5, pc}
 801e6a4:	200028ec 	.word	0x200028ec

0801e6a8 <_read_r>:
 801e6a8:	b538      	push	{r3, r4, r5, lr}
 801e6aa:	4d07      	ldr	r5, [pc, #28]	@ (801e6c8 <_read_r+0x20>)
 801e6ac:	4604      	mov	r4, r0
 801e6ae:	4608      	mov	r0, r1
 801e6b0:	4611      	mov	r1, r2
 801e6b2:	2200      	movs	r2, #0
 801e6b4:	602a      	str	r2, [r5, #0]
 801e6b6:	461a      	mov	r2, r3
 801e6b8:	f7e4 f8b5 	bl	8002826 <_read>
 801e6bc:	1c43      	adds	r3, r0, #1
 801e6be:	d102      	bne.n	801e6c6 <_read_r+0x1e>
 801e6c0:	682b      	ldr	r3, [r5, #0]
 801e6c2:	b103      	cbz	r3, 801e6c6 <_read_r+0x1e>
 801e6c4:	6023      	str	r3, [r4, #0]
 801e6c6:	bd38      	pop	{r3, r4, r5, pc}
 801e6c8:	200028ec 	.word	0x200028ec

0801e6cc <_write_r>:
 801e6cc:	b538      	push	{r3, r4, r5, lr}
 801e6ce:	4d07      	ldr	r5, [pc, #28]	@ (801e6ec <_write_r+0x20>)
 801e6d0:	4604      	mov	r4, r0
 801e6d2:	4608      	mov	r0, r1
 801e6d4:	4611      	mov	r1, r2
 801e6d6:	2200      	movs	r2, #0
 801e6d8:	602a      	str	r2, [r5, #0]
 801e6da:	461a      	mov	r2, r3
 801e6dc:	f7e4 f8c0 	bl	8002860 <_write>
 801e6e0:	1c43      	adds	r3, r0, #1
 801e6e2:	d102      	bne.n	801e6ea <_write_r+0x1e>
 801e6e4:	682b      	ldr	r3, [r5, #0]
 801e6e6:	b103      	cbz	r3, 801e6ea <_write_r+0x1e>
 801e6e8:	6023      	str	r3, [r4, #0]
 801e6ea:	bd38      	pop	{r3, r4, r5, pc}
 801e6ec:	200028ec 	.word	0x200028ec

0801e6f0 <__errno>:
 801e6f0:	4b01      	ldr	r3, [pc, #4]	@ (801e6f8 <__errno+0x8>)
 801e6f2:	6818      	ldr	r0, [r3, #0]
 801e6f4:	4770      	bx	lr
 801e6f6:	bf00      	nop
 801e6f8:	200002d4 	.word	0x200002d4

0801e6fc <__libc_init_array>:
 801e6fc:	b570      	push	{r4, r5, r6, lr}
 801e6fe:	4d0d      	ldr	r5, [pc, #52]	@ (801e734 <__libc_init_array+0x38>)
 801e700:	4c0d      	ldr	r4, [pc, #52]	@ (801e738 <__libc_init_array+0x3c>)
 801e702:	1b64      	subs	r4, r4, r5
 801e704:	10a4      	asrs	r4, r4, #2
 801e706:	2600      	movs	r6, #0
 801e708:	42a6      	cmp	r6, r4
 801e70a:	d109      	bne.n	801e720 <__libc_init_array+0x24>
 801e70c:	4d0b      	ldr	r5, [pc, #44]	@ (801e73c <__libc_init_array+0x40>)
 801e70e:	4c0c      	ldr	r4, [pc, #48]	@ (801e740 <__libc_init_array+0x44>)
 801e710:	f002 f87a 	bl	8020808 <_init>
 801e714:	1b64      	subs	r4, r4, r5
 801e716:	10a4      	asrs	r4, r4, #2
 801e718:	2600      	movs	r6, #0
 801e71a:	42a6      	cmp	r6, r4
 801e71c:	d105      	bne.n	801e72a <__libc_init_array+0x2e>
 801e71e:	bd70      	pop	{r4, r5, r6, pc}
 801e720:	f855 3b04 	ldr.w	r3, [r5], #4
 801e724:	4798      	blx	r3
 801e726:	3601      	adds	r6, #1
 801e728:	e7ee      	b.n	801e708 <__libc_init_array+0xc>
 801e72a:	f855 3b04 	ldr.w	r3, [r5], #4
 801e72e:	4798      	blx	r3
 801e730:	3601      	adds	r6, #1
 801e732:	e7f2      	b.n	801e71a <__libc_init_array+0x1e>
 801e734:	080220a0 	.word	0x080220a0
 801e738:	080220a0 	.word	0x080220a0
 801e73c:	080220a0 	.word	0x080220a0
 801e740:	080220a4 	.word	0x080220a4

0801e744 <__retarget_lock_init_recursive>:
 801e744:	4770      	bx	lr

0801e746 <__retarget_lock_acquire_recursive>:
 801e746:	4770      	bx	lr

0801e748 <__retarget_lock_release_recursive>:
 801e748:	4770      	bx	lr

0801e74a <memcpy>:
 801e74a:	440a      	add	r2, r1
 801e74c:	4291      	cmp	r1, r2
 801e74e:	f100 33ff 	add.w	r3, r0, #4294967295
 801e752:	d100      	bne.n	801e756 <memcpy+0xc>
 801e754:	4770      	bx	lr
 801e756:	b510      	push	{r4, lr}
 801e758:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e75c:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e760:	4291      	cmp	r1, r2
 801e762:	d1f9      	bne.n	801e758 <memcpy+0xe>
 801e764:	bd10      	pop	{r4, pc}
	...

0801e768 <nan>:
 801e768:	4901      	ldr	r1, [pc, #4]	@ (801e770 <nan+0x8>)
 801e76a:	2000      	movs	r0, #0
 801e76c:	4770      	bx	lr
 801e76e:	bf00      	nop
 801e770:	7ff80000 	.word	0x7ff80000

0801e774 <_free_r>:
 801e774:	b538      	push	{r3, r4, r5, lr}
 801e776:	4605      	mov	r5, r0
 801e778:	2900      	cmp	r1, #0
 801e77a:	d041      	beq.n	801e800 <_free_r+0x8c>
 801e77c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e780:	1f0c      	subs	r4, r1, #4
 801e782:	2b00      	cmp	r3, #0
 801e784:	bfb8      	it	lt
 801e786:	18e4      	addlt	r4, r4, r3
 801e788:	f000 fc2c 	bl	801efe4 <__malloc_lock>
 801e78c:	4a1d      	ldr	r2, [pc, #116]	@ (801e804 <_free_r+0x90>)
 801e78e:	6813      	ldr	r3, [r2, #0]
 801e790:	b933      	cbnz	r3, 801e7a0 <_free_r+0x2c>
 801e792:	6063      	str	r3, [r4, #4]
 801e794:	6014      	str	r4, [r2, #0]
 801e796:	4628      	mov	r0, r5
 801e798:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e79c:	f000 bc28 	b.w	801eff0 <__malloc_unlock>
 801e7a0:	42a3      	cmp	r3, r4
 801e7a2:	d908      	bls.n	801e7b6 <_free_r+0x42>
 801e7a4:	6820      	ldr	r0, [r4, #0]
 801e7a6:	1821      	adds	r1, r4, r0
 801e7a8:	428b      	cmp	r3, r1
 801e7aa:	bf01      	itttt	eq
 801e7ac:	6819      	ldreq	r1, [r3, #0]
 801e7ae:	685b      	ldreq	r3, [r3, #4]
 801e7b0:	1809      	addeq	r1, r1, r0
 801e7b2:	6021      	streq	r1, [r4, #0]
 801e7b4:	e7ed      	b.n	801e792 <_free_r+0x1e>
 801e7b6:	461a      	mov	r2, r3
 801e7b8:	685b      	ldr	r3, [r3, #4]
 801e7ba:	b10b      	cbz	r3, 801e7c0 <_free_r+0x4c>
 801e7bc:	42a3      	cmp	r3, r4
 801e7be:	d9fa      	bls.n	801e7b6 <_free_r+0x42>
 801e7c0:	6811      	ldr	r1, [r2, #0]
 801e7c2:	1850      	adds	r0, r2, r1
 801e7c4:	42a0      	cmp	r0, r4
 801e7c6:	d10b      	bne.n	801e7e0 <_free_r+0x6c>
 801e7c8:	6820      	ldr	r0, [r4, #0]
 801e7ca:	4401      	add	r1, r0
 801e7cc:	1850      	adds	r0, r2, r1
 801e7ce:	4283      	cmp	r3, r0
 801e7d0:	6011      	str	r1, [r2, #0]
 801e7d2:	d1e0      	bne.n	801e796 <_free_r+0x22>
 801e7d4:	6818      	ldr	r0, [r3, #0]
 801e7d6:	685b      	ldr	r3, [r3, #4]
 801e7d8:	6053      	str	r3, [r2, #4]
 801e7da:	4408      	add	r0, r1
 801e7dc:	6010      	str	r0, [r2, #0]
 801e7de:	e7da      	b.n	801e796 <_free_r+0x22>
 801e7e0:	d902      	bls.n	801e7e8 <_free_r+0x74>
 801e7e2:	230c      	movs	r3, #12
 801e7e4:	602b      	str	r3, [r5, #0]
 801e7e6:	e7d6      	b.n	801e796 <_free_r+0x22>
 801e7e8:	6820      	ldr	r0, [r4, #0]
 801e7ea:	1821      	adds	r1, r4, r0
 801e7ec:	428b      	cmp	r3, r1
 801e7ee:	bf04      	itt	eq
 801e7f0:	6819      	ldreq	r1, [r3, #0]
 801e7f2:	685b      	ldreq	r3, [r3, #4]
 801e7f4:	6063      	str	r3, [r4, #4]
 801e7f6:	bf04      	itt	eq
 801e7f8:	1809      	addeq	r1, r1, r0
 801e7fa:	6021      	streq	r1, [r4, #0]
 801e7fc:	6054      	str	r4, [r2, #4]
 801e7fe:	e7ca      	b.n	801e796 <_free_r+0x22>
 801e800:	bd38      	pop	{r3, r4, r5, pc}
 801e802:	bf00      	nop
 801e804:	200028f8 	.word	0x200028f8

0801e808 <rshift>:
 801e808:	6903      	ldr	r3, [r0, #16]
 801e80a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801e80e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e812:	ea4f 1261 	mov.w	r2, r1, asr #5
 801e816:	f100 0414 	add.w	r4, r0, #20
 801e81a:	dd45      	ble.n	801e8a8 <rshift+0xa0>
 801e81c:	f011 011f 	ands.w	r1, r1, #31
 801e820:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801e824:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801e828:	d10c      	bne.n	801e844 <rshift+0x3c>
 801e82a:	f100 0710 	add.w	r7, r0, #16
 801e82e:	4629      	mov	r1, r5
 801e830:	42b1      	cmp	r1, r6
 801e832:	d334      	bcc.n	801e89e <rshift+0x96>
 801e834:	1a9b      	subs	r3, r3, r2
 801e836:	009b      	lsls	r3, r3, #2
 801e838:	1eea      	subs	r2, r5, #3
 801e83a:	4296      	cmp	r6, r2
 801e83c:	bf38      	it	cc
 801e83e:	2300      	movcc	r3, #0
 801e840:	4423      	add	r3, r4
 801e842:	e015      	b.n	801e870 <rshift+0x68>
 801e844:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801e848:	f1c1 0820 	rsb	r8, r1, #32
 801e84c:	40cf      	lsrs	r7, r1
 801e84e:	f105 0e04 	add.w	lr, r5, #4
 801e852:	46a1      	mov	r9, r4
 801e854:	4576      	cmp	r6, lr
 801e856:	46f4      	mov	ip, lr
 801e858:	d815      	bhi.n	801e886 <rshift+0x7e>
 801e85a:	1a9a      	subs	r2, r3, r2
 801e85c:	0092      	lsls	r2, r2, #2
 801e85e:	3a04      	subs	r2, #4
 801e860:	3501      	adds	r5, #1
 801e862:	42ae      	cmp	r6, r5
 801e864:	bf38      	it	cc
 801e866:	2200      	movcc	r2, #0
 801e868:	18a3      	adds	r3, r4, r2
 801e86a:	50a7      	str	r7, [r4, r2]
 801e86c:	b107      	cbz	r7, 801e870 <rshift+0x68>
 801e86e:	3304      	adds	r3, #4
 801e870:	1b1a      	subs	r2, r3, r4
 801e872:	42a3      	cmp	r3, r4
 801e874:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801e878:	bf08      	it	eq
 801e87a:	2300      	moveq	r3, #0
 801e87c:	6102      	str	r2, [r0, #16]
 801e87e:	bf08      	it	eq
 801e880:	6143      	streq	r3, [r0, #20]
 801e882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e886:	f8dc c000 	ldr.w	ip, [ip]
 801e88a:	fa0c fc08 	lsl.w	ip, ip, r8
 801e88e:	ea4c 0707 	orr.w	r7, ip, r7
 801e892:	f849 7b04 	str.w	r7, [r9], #4
 801e896:	f85e 7b04 	ldr.w	r7, [lr], #4
 801e89a:	40cf      	lsrs	r7, r1
 801e89c:	e7da      	b.n	801e854 <rshift+0x4c>
 801e89e:	f851 cb04 	ldr.w	ip, [r1], #4
 801e8a2:	f847 cf04 	str.w	ip, [r7, #4]!
 801e8a6:	e7c3      	b.n	801e830 <rshift+0x28>
 801e8a8:	4623      	mov	r3, r4
 801e8aa:	e7e1      	b.n	801e870 <rshift+0x68>

0801e8ac <__hexdig_fun>:
 801e8ac:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801e8b0:	2b09      	cmp	r3, #9
 801e8b2:	d802      	bhi.n	801e8ba <__hexdig_fun+0xe>
 801e8b4:	3820      	subs	r0, #32
 801e8b6:	b2c0      	uxtb	r0, r0
 801e8b8:	4770      	bx	lr
 801e8ba:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801e8be:	2b05      	cmp	r3, #5
 801e8c0:	d801      	bhi.n	801e8c6 <__hexdig_fun+0x1a>
 801e8c2:	3847      	subs	r0, #71	@ 0x47
 801e8c4:	e7f7      	b.n	801e8b6 <__hexdig_fun+0xa>
 801e8c6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801e8ca:	2b05      	cmp	r3, #5
 801e8cc:	d801      	bhi.n	801e8d2 <__hexdig_fun+0x26>
 801e8ce:	3827      	subs	r0, #39	@ 0x27
 801e8d0:	e7f1      	b.n	801e8b6 <__hexdig_fun+0xa>
 801e8d2:	2000      	movs	r0, #0
 801e8d4:	4770      	bx	lr
	...

0801e8d8 <__gethex>:
 801e8d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e8dc:	b085      	sub	sp, #20
 801e8de:	468a      	mov	sl, r1
 801e8e0:	9302      	str	r3, [sp, #8]
 801e8e2:	680b      	ldr	r3, [r1, #0]
 801e8e4:	9001      	str	r0, [sp, #4]
 801e8e6:	4690      	mov	r8, r2
 801e8e8:	1c9c      	adds	r4, r3, #2
 801e8ea:	46a1      	mov	r9, r4
 801e8ec:	f814 0b01 	ldrb.w	r0, [r4], #1
 801e8f0:	2830      	cmp	r0, #48	@ 0x30
 801e8f2:	d0fa      	beq.n	801e8ea <__gethex+0x12>
 801e8f4:	eba9 0303 	sub.w	r3, r9, r3
 801e8f8:	f1a3 0b02 	sub.w	fp, r3, #2
 801e8fc:	f7ff ffd6 	bl	801e8ac <__hexdig_fun>
 801e900:	4605      	mov	r5, r0
 801e902:	2800      	cmp	r0, #0
 801e904:	d168      	bne.n	801e9d8 <__gethex+0x100>
 801e906:	49a0      	ldr	r1, [pc, #640]	@ (801eb88 <__gethex+0x2b0>)
 801e908:	2201      	movs	r2, #1
 801e90a:	4648      	mov	r0, r9
 801e90c:	f7ff fe6f 	bl	801e5ee <strncmp>
 801e910:	4607      	mov	r7, r0
 801e912:	2800      	cmp	r0, #0
 801e914:	d167      	bne.n	801e9e6 <__gethex+0x10e>
 801e916:	f899 0001 	ldrb.w	r0, [r9, #1]
 801e91a:	4626      	mov	r6, r4
 801e91c:	f7ff ffc6 	bl	801e8ac <__hexdig_fun>
 801e920:	2800      	cmp	r0, #0
 801e922:	d062      	beq.n	801e9ea <__gethex+0x112>
 801e924:	4623      	mov	r3, r4
 801e926:	7818      	ldrb	r0, [r3, #0]
 801e928:	2830      	cmp	r0, #48	@ 0x30
 801e92a:	4699      	mov	r9, r3
 801e92c:	f103 0301 	add.w	r3, r3, #1
 801e930:	d0f9      	beq.n	801e926 <__gethex+0x4e>
 801e932:	f7ff ffbb 	bl	801e8ac <__hexdig_fun>
 801e936:	fab0 f580 	clz	r5, r0
 801e93a:	096d      	lsrs	r5, r5, #5
 801e93c:	f04f 0b01 	mov.w	fp, #1
 801e940:	464a      	mov	r2, r9
 801e942:	4616      	mov	r6, r2
 801e944:	3201      	adds	r2, #1
 801e946:	7830      	ldrb	r0, [r6, #0]
 801e948:	f7ff ffb0 	bl	801e8ac <__hexdig_fun>
 801e94c:	2800      	cmp	r0, #0
 801e94e:	d1f8      	bne.n	801e942 <__gethex+0x6a>
 801e950:	498d      	ldr	r1, [pc, #564]	@ (801eb88 <__gethex+0x2b0>)
 801e952:	2201      	movs	r2, #1
 801e954:	4630      	mov	r0, r6
 801e956:	f7ff fe4a 	bl	801e5ee <strncmp>
 801e95a:	2800      	cmp	r0, #0
 801e95c:	d13f      	bne.n	801e9de <__gethex+0x106>
 801e95e:	b944      	cbnz	r4, 801e972 <__gethex+0x9a>
 801e960:	1c74      	adds	r4, r6, #1
 801e962:	4622      	mov	r2, r4
 801e964:	4616      	mov	r6, r2
 801e966:	3201      	adds	r2, #1
 801e968:	7830      	ldrb	r0, [r6, #0]
 801e96a:	f7ff ff9f 	bl	801e8ac <__hexdig_fun>
 801e96e:	2800      	cmp	r0, #0
 801e970:	d1f8      	bne.n	801e964 <__gethex+0x8c>
 801e972:	1ba4      	subs	r4, r4, r6
 801e974:	00a7      	lsls	r7, r4, #2
 801e976:	7833      	ldrb	r3, [r6, #0]
 801e978:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801e97c:	2b50      	cmp	r3, #80	@ 0x50
 801e97e:	d13e      	bne.n	801e9fe <__gethex+0x126>
 801e980:	7873      	ldrb	r3, [r6, #1]
 801e982:	2b2b      	cmp	r3, #43	@ 0x2b
 801e984:	d033      	beq.n	801e9ee <__gethex+0x116>
 801e986:	2b2d      	cmp	r3, #45	@ 0x2d
 801e988:	d034      	beq.n	801e9f4 <__gethex+0x11c>
 801e98a:	1c71      	adds	r1, r6, #1
 801e98c:	2400      	movs	r4, #0
 801e98e:	7808      	ldrb	r0, [r1, #0]
 801e990:	f7ff ff8c 	bl	801e8ac <__hexdig_fun>
 801e994:	1e43      	subs	r3, r0, #1
 801e996:	b2db      	uxtb	r3, r3
 801e998:	2b18      	cmp	r3, #24
 801e99a:	d830      	bhi.n	801e9fe <__gethex+0x126>
 801e99c:	f1a0 0210 	sub.w	r2, r0, #16
 801e9a0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801e9a4:	f7ff ff82 	bl	801e8ac <__hexdig_fun>
 801e9a8:	f100 3cff 	add.w	ip, r0, #4294967295
 801e9ac:	fa5f fc8c 	uxtb.w	ip, ip
 801e9b0:	f1bc 0f18 	cmp.w	ip, #24
 801e9b4:	f04f 030a 	mov.w	r3, #10
 801e9b8:	d91e      	bls.n	801e9f8 <__gethex+0x120>
 801e9ba:	b104      	cbz	r4, 801e9be <__gethex+0xe6>
 801e9bc:	4252      	negs	r2, r2
 801e9be:	4417      	add	r7, r2
 801e9c0:	f8ca 1000 	str.w	r1, [sl]
 801e9c4:	b1ed      	cbz	r5, 801ea02 <__gethex+0x12a>
 801e9c6:	f1bb 0f00 	cmp.w	fp, #0
 801e9ca:	bf0c      	ite	eq
 801e9cc:	2506      	moveq	r5, #6
 801e9ce:	2500      	movne	r5, #0
 801e9d0:	4628      	mov	r0, r5
 801e9d2:	b005      	add	sp, #20
 801e9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e9d8:	2500      	movs	r5, #0
 801e9da:	462c      	mov	r4, r5
 801e9dc:	e7b0      	b.n	801e940 <__gethex+0x68>
 801e9de:	2c00      	cmp	r4, #0
 801e9e0:	d1c7      	bne.n	801e972 <__gethex+0x9a>
 801e9e2:	4627      	mov	r7, r4
 801e9e4:	e7c7      	b.n	801e976 <__gethex+0x9e>
 801e9e6:	464e      	mov	r6, r9
 801e9e8:	462f      	mov	r7, r5
 801e9ea:	2501      	movs	r5, #1
 801e9ec:	e7c3      	b.n	801e976 <__gethex+0x9e>
 801e9ee:	2400      	movs	r4, #0
 801e9f0:	1cb1      	adds	r1, r6, #2
 801e9f2:	e7cc      	b.n	801e98e <__gethex+0xb6>
 801e9f4:	2401      	movs	r4, #1
 801e9f6:	e7fb      	b.n	801e9f0 <__gethex+0x118>
 801e9f8:	fb03 0002 	mla	r0, r3, r2, r0
 801e9fc:	e7ce      	b.n	801e99c <__gethex+0xc4>
 801e9fe:	4631      	mov	r1, r6
 801ea00:	e7de      	b.n	801e9c0 <__gethex+0xe8>
 801ea02:	eba6 0309 	sub.w	r3, r6, r9
 801ea06:	3b01      	subs	r3, #1
 801ea08:	4629      	mov	r1, r5
 801ea0a:	2b07      	cmp	r3, #7
 801ea0c:	dc0a      	bgt.n	801ea24 <__gethex+0x14c>
 801ea0e:	9801      	ldr	r0, [sp, #4]
 801ea10:	f000 faf4 	bl	801effc <_Balloc>
 801ea14:	4604      	mov	r4, r0
 801ea16:	b940      	cbnz	r0, 801ea2a <__gethex+0x152>
 801ea18:	4b5c      	ldr	r3, [pc, #368]	@ (801eb8c <__gethex+0x2b4>)
 801ea1a:	4602      	mov	r2, r0
 801ea1c:	21e4      	movs	r1, #228	@ 0xe4
 801ea1e:	485c      	ldr	r0, [pc, #368]	@ (801eb90 <__gethex+0x2b8>)
 801ea20:	f001 fb4e 	bl	80200c0 <__assert_func>
 801ea24:	3101      	adds	r1, #1
 801ea26:	105b      	asrs	r3, r3, #1
 801ea28:	e7ef      	b.n	801ea0a <__gethex+0x132>
 801ea2a:	f100 0a14 	add.w	sl, r0, #20
 801ea2e:	2300      	movs	r3, #0
 801ea30:	4655      	mov	r5, sl
 801ea32:	469b      	mov	fp, r3
 801ea34:	45b1      	cmp	r9, r6
 801ea36:	d337      	bcc.n	801eaa8 <__gethex+0x1d0>
 801ea38:	f845 bb04 	str.w	fp, [r5], #4
 801ea3c:	eba5 050a 	sub.w	r5, r5, sl
 801ea40:	10ad      	asrs	r5, r5, #2
 801ea42:	6125      	str	r5, [r4, #16]
 801ea44:	4658      	mov	r0, fp
 801ea46:	f000 fbcb 	bl	801f1e0 <__hi0bits>
 801ea4a:	016d      	lsls	r5, r5, #5
 801ea4c:	f8d8 6000 	ldr.w	r6, [r8]
 801ea50:	1a2d      	subs	r5, r5, r0
 801ea52:	42b5      	cmp	r5, r6
 801ea54:	dd54      	ble.n	801eb00 <__gethex+0x228>
 801ea56:	1bad      	subs	r5, r5, r6
 801ea58:	4629      	mov	r1, r5
 801ea5a:	4620      	mov	r0, r4
 801ea5c:	f000 ff4d 	bl	801f8fa <__any_on>
 801ea60:	4681      	mov	r9, r0
 801ea62:	b178      	cbz	r0, 801ea84 <__gethex+0x1ac>
 801ea64:	1e6b      	subs	r3, r5, #1
 801ea66:	1159      	asrs	r1, r3, #5
 801ea68:	f003 021f 	and.w	r2, r3, #31
 801ea6c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801ea70:	f04f 0901 	mov.w	r9, #1
 801ea74:	fa09 f202 	lsl.w	r2, r9, r2
 801ea78:	420a      	tst	r2, r1
 801ea7a:	d003      	beq.n	801ea84 <__gethex+0x1ac>
 801ea7c:	454b      	cmp	r3, r9
 801ea7e:	dc36      	bgt.n	801eaee <__gethex+0x216>
 801ea80:	f04f 0902 	mov.w	r9, #2
 801ea84:	4629      	mov	r1, r5
 801ea86:	4620      	mov	r0, r4
 801ea88:	f7ff febe 	bl	801e808 <rshift>
 801ea8c:	442f      	add	r7, r5
 801ea8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ea92:	42bb      	cmp	r3, r7
 801ea94:	da42      	bge.n	801eb1c <__gethex+0x244>
 801ea96:	9801      	ldr	r0, [sp, #4]
 801ea98:	4621      	mov	r1, r4
 801ea9a:	f000 faef 	bl	801f07c <_Bfree>
 801ea9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801eaa0:	2300      	movs	r3, #0
 801eaa2:	6013      	str	r3, [r2, #0]
 801eaa4:	25a3      	movs	r5, #163	@ 0xa3
 801eaa6:	e793      	b.n	801e9d0 <__gethex+0xf8>
 801eaa8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801eaac:	2a2e      	cmp	r2, #46	@ 0x2e
 801eaae:	d012      	beq.n	801ead6 <__gethex+0x1fe>
 801eab0:	2b20      	cmp	r3, #32
 801eab2:	d104      	bne.n	801eabe <__gethex+0x1e6>
 801eab4:	f845 bb04 	str.w	fp, [r5], #4
 801eab8:	f04f 0b00 	mov.w	fp, #0
 801eabc:	465b      	mov	r3, fp
 801eabe:	7830      	ldrb	r0, [r6, #0]
 801eac0:	9303      	str	r3, [sp, #12]
 801eac2:	f7ff fef3 	bl	801e8ac <__hexdig_fun>
 801eac6:	9b03      	ldr	r3, [sp, #12]
 801eac8:	f000 000f 	and.w	r0, r0, #15
 801eacc:	4098      	lsls	r0, r3
 801eace:	ea4b 0b00 	orr.w	fp, fp, r0
 801ead2:	3304      	adds	r3, #4
 801ead4:	e7ae      	b.n	801ea34 <__gethex+0x15c>
 801ead6:	45b1      	cmp	r9, r6
 801ead8:	d8ea      	bhi.n	801eab0 <__gethex+0x1d8>
 801eada:	492b      	ldr	r1, [pc, #172]	@ (801eb88 <__gethex+0x2b0>)
 801eadc:	9303      	str	r3, [sp, #12]
 801eade:	2201      	movs	r2, #1
 801eae0:	4630      	mov	r0, r6
 801eae2:	f7ff fd84 	bl	801e5ee <strncmp>
 801eae6:	9b03      	ldr	r3, [sp, #12]
 801eae8:	2800      	cmp	r0, #0
 801eaea:	d1e1      	bne.n	801eab0 <__gethex+0x1d8>
 801eaec:	e7a2      	b.n	801ea34 <__gethex+0x15c>
 801eaee:	1ea9      	subs	r1, r5, #2
 801eaf0:	4620      	mov	r0, r4
 801eaf2:	f000 ff02 	bl	801f8fa <__any_on>
 801eaf6:	2800      	cmp	r0, #0
 801eaf8:	d0c2      	beq.n	801ea80 <__gethex+0x1a8>
 801eafa:	f04f 0903 	mov.w	r9, #3
 801eafe:	e7c1      	b.n	801ea84 <__gethex+0x1ac>
 801eb00:	da09      	bge.n	801eb16 <__gethex+0x23e>
 801eb02:	1b75      	subs	r5, r6, r5
 801eb04:	4621      	mov	r1, r4
 801eb06:	9801      	ldr	r0, [sp, #4]
 801eb08:	462a      	mov	r2, r5
 801eb0a:	f000 fcc7 	bl	801f49c <__lshift>
 801eb0e:	1b7f      	subs	r7, r7, r5
 801eb10:	4604      	mov	r4, r0
 801eb12:	f100 0a14 	add.w	sl, r0, #20
 801eb16:	f04f 0900 	mov.w	r9, #0
 801eb1a:	e7b8      	b.n	801ea8e <__gethex+0x1b6>
 801eb1c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801eb20:	42bd      	cmp	r5, r7
 801eb22:	dd6f      	ble.n	801ec04 <__gethex+0x32c>
 801eb24:	1bed      	subs	r5, r5, r7
 801eb26:	42ae      	cmp	r6, r5
 801eb28:	dc34      	bgt.n	801eb94 <__gethex+0x2bc>
 801eb2a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801eb2e:	2b02      	cmp	r3, #2
 801eb30:	d022      	beq.n	801eb78 <__gethex+0x2a0>
 801eb32:	2b03      	cmp	r3, #3
 801eb34:	d024      	beq.n	801eb80 <__gethex+0x2a8>
 801eb36:	2b01      	cmp	r3, #1
 801eb38:	d115      	bne.n	801eb66 <__gethex+0x28e>
 801eb3a:	42ae      	cmp	r6, r5
 801eb3c:	d113      	bne.n	801eb66 <__gethex+0x28e>
 801eb3e:	2e01      	cmp	r6, #1
 801eb40:	d10b      	bne.n	801eb5a <__gethex+0x282>
 801eb42:	9a02      	ldr	r2, [sp, #8]
 801eb44:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801eb48:	6013      	str	r3, [r2, #0]
 801eb4a:	2301      	movs	r3, #1
 801eb4c:	6123      	str	r3, [r4, #16]
 801eb4e:	f8ca 3000 	str.w	r3, [sl]
 801eb52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801eb54:	2562      	movs	r5, #98	@ 0x62
 801eb56:	601c      	str	r4, [r3, #0]
 801eb58:	e73a      	b.n	801e9d0 <__gethex+0xf8>
 801eb5a:	1e71      	subs	r1, r6, #1
 801eb5c:	4620      	mov	r0, r4
 801eb5e:	f000 fecc 	bl	801f8fa <__any_on>
 801eb62:	2800      	cmp	r0, #0
 801eb64:	d1ed      	bne.n	801eb42 <__gethex+0x26a>
 801eb66:	9801      	ldr	r0, [sp, #4]
 801eb68:	4621      	mov	r1, r4
 801eb6a:	f000 fa87 	bl	801f07c <_Bfree>
 801eb6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801eb70:	2300      	movs	r3, #0
 801eb72:	6013      	str	r3, [r2, #0]
 801eb74:	2550      	movs	r5, #80	@ 0x50
 801eb76:	e72b      	b.n	801e9d0 <__gethex+0xf8>
 801eb78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801eb7a:	2b00      	cmp	r3, #0
 801eb7c:	d1f3      	bne.n	801eb66 <__gethex+0x28e>
 801eb7e:	e7e0      	b.n	801eb42 <__gethex+0x26a>
 801eb80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801eb82:	2b00      	cmp	r3, #0
 801eb84:	d1dd      	bne.n	801eb42 <__gethex+0x26a>
 801eb86:	e7ee      	b.n	801eb66 <__gethex+0x28e>
 801eb88:	08021c08 	.word	0x08021c08
 801eb8c:	08021c1e 	.word	0x08021c1e
 801eb90:	08021c2f 	.word	0x08021c2f
 801eb94:	1e6f      	subs	r7, r5, #1
 801eb96:	f1b9 0f00 	cmp.w	r9, #0
 801eb9a:	d130      	bne.n	801ebfe <__gethex+0x326>
 801eb9c:	b127      	cbz	r7, 801eba8 <__gethex+0x2d0>
 801eb9e:	4639      	mov	r1, r7
 801eba0:	4620      	mov	r0, r4
 801eba2:	f000 feaa 	bl	801f8fa <__any_on>
 801eba6:	4681      	mov	r9, r0
 801eba8:	117a      	asrs	r2, r7, #5
 801ebaa:	2301      	movs	r3, #1
 801ebac:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801ebb0:	f007 071f 	and.w	r7, r7, #31
 801ebb4:	40bb      	lsls	r3, r7
 801ebb6:	4213      	tst	r3, r2
 801ebb8:	4629      	mov	r1, r5
 801ebba:	4620      	mov	r0, r4
 801ebbc:	bf18      	it	ne
 801ebbe:	f049 0902 	orrne.w	r9, r9, #2
 801ebc2:	f7ff fe21 	bl	801e808 <rshift>
 801ebc6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801ebca:	1b76      	subs	r6, r6, r5
 801ebcc:	2502      	movs	r5, #2
 801ebce:	f1b9 0f00 	cmp.w	r9, #0
 801ebd2:	d047      	beq.n	801ec64 <__gethex+0x38c>
 801ebd4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ebd8:	2b02      	cmp	r3, #2
 801ebda:	d015      	beq.n	801ec08 <__gethex+0x330>
 801ebdc:	2b03      	cmp	r3, #3
 801ebde:	d017      	beq.n	801ec10 <__gethex+0x338>
 801ebe0:	2b01      	cmp	r3, #1
 801ebe2:	d109      	bne.n	801ebf8 <__gethex+0x320>
 801ebe4:	f019 0f02 	tst.w	r9, #2
 801ebe8:	d006      	beq.n	801ebf8 <__gethex+0x320>
 801ebea:	f8da 3000 	ldr.w	r3, [sl]
 801ebee:	ea49 0903 	orr.w	r9, r9, r3
 801ebf2:	f019 0f01 	tst.w	r9, #1
 801ebf6:	d10e      	bne.n	801ec16 <__gethex+0x33e>
 801ebf8:	f045 0510 	orr.w	r5, r5, #16
 801ebfc:	e032      	b.n	801ec64 <__gethex+0x38c>
 801ebfe:	f04f 0901 	mov.w	r9, #1
 801ec02:	e7d1      	b.n	801eba8 <__gethex+0x2d0>
 801ec04:	2501      	movs	r5, #1
 801ec06:	e7e2      	b.n	801ebce <__gethex+0x2f6>
 801ec08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ec0a:	f1c3 0301 	rsb	r3, r3, #1
 801ec0e:	930f      	str	r3, [sp, #60]	@ 0x3c
 801ec10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ec12:	2b00      	cmp	r3, #0
 801ec14:	d0f0      	beq.n	801ebf8 <__gethex+0x320>
 801ec16:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801ec1a:	f104 0314 	add.w	r3, r4, #20
 801ec1e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801ec22:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801ec26:	f04f 0c00 	mov.w	ip, #0
 801ec2a:	4618      	mov	r0, r3
 801ec2c:	f853 2b04 	ldr.w	r2, [r3], #4
 801ec30:	f1b2 3fff 	cmp.w	r2, #4294967295
 801ec34:	d01b      	beq.n	801ec6e <__gethex+0x396>
 801ec36:	3201      	adds	r2, #1
 801ec38:	6002      	str	r2, [r0, #0]
 801ec3a:	2d02      	cmp	r5, #2
 801ec3c:	f104 0314 	add.w	r3, r4, #20
 801ec40:	d13c      	bne.n	801ecbc <__gethex+0x3e4>
 801ec42:	f8d8 2000 	ldr.w	r2, [r8]
 801ec46:	3a01      	subs	r2, #1
 801ec48:	42b2      	cmp	r2, r6
 801ec4a:	d109      	bne.n	801ec60 <__gethex+0x388>
 801ec4c:	1171      	asrs	r1, r6, #5
 801ec4e:	2201      	movs	r2, #1
 801ec50:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ec54:	f006 061f 	and.w	r6, r6, #31
 801ec58:	fa02 f606 	lsl.w	r6, r2, r6
 801ec5c:	421e      	tst	r6, r3
 801ec5e:	d13a      	bne.n	801ecd6 <__gethex+0x3fe>
 801ec60:	f045 0520 	orr.w	r5, r5, #32
 801ec64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ec66:	601c      	str	r4, [r3, #0]
 801ec68:	9b02      	ldr	r3, [sp, #8]
 801ec6a:	601f      	str	r7, [r3, #0]
 801ec6c:	e6b0      	b.n	801e9d0 <__gethex+0xf8>
 801ec6e:	4299      	cmp	r1, r3
 801ec70:	f843 cc04 	str.w	ip, [r3, #-4]
 801ec74:	d8d9      	bhi.n	801ec2a <__gethex+0x352>
 801ec76:	68a3      	ldr	r3, [r4, #8]
 801ec78:	459b      	cmp	fp, r3
 801ec7a:	db17      	blt.n	801ecac <__gethex+0x3d4>
 801ec7c:	6861      	ldr	r1, [r4, #4]
 801ec7e:	9801      	ldr	r0, [sp, #4]
 801ec80:	3101      	adds	r1, #1
 801ec82:	f000 f9bb 	bl	801effc <_Balloc>
 801ec86:	4681      	mov	r9, r0
 801ec88:	b918      	cbnz	r0, 801ec92 <__gethex+0x3ba>
 801ec8a:	4b1a      	ldr	r3, [pc, #104]	@ (801ecf4 <__gethex+0x41c>)
 801ec8c:	4602      	mov	r2, r0
 801ec8e:	2184      	movs	r1, #132	@ 0x84
 801ec90:	e6c5      	b.n	801ea1e <__gethex+0x146>
 801ec92:	6922      	ldr	r2, [r4, #16]
 801ec94:	3202      	adds	r2, #2
 801ec96:	f104 010c 	add.w	r1, r4, #12
 801ec9a:	0092      	lsls	r2, r2, #2
 801ec9c:	300c      	adds	r0, #12
 801ec9e:	f7ff fd54 	bl	801e74a <memcpy>
 801eca2:	4621      	mov	r1, r4
 801eca4:	9801      	ldr	r0, [sp, #4]
 801eca6:	f000 f9e9 	bl	801f07c <_Bfree>
 801ecaa:	464c      	mov	r4, r9
 801ecac:	6923      	ldr	r3, [r4, #16]
 801ecae:	1c5a      	adds	r2, r3, #1
 801ecb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801ecb4:	6122      	str	r2, [r4, #16]
 801ecb6:	2201      	movs	r2, #1
 801ecb8:	615a      	str	r2, [r3, #20]
 801ecba:	e7be      	b.n	801ec3a <__gethex+0x362>
 801ecbc:	6922      	ldr	r2, [r4, #16]
 801ecbe:	455a      	cmp	r2, fp
 801ecc0:	dd0b      	ble.n	801ecda <__gethex+0x402>
 801ecc2:	2101      	movs	r1, #1
 801ecc4:	4620      	mov	r0, r4
 801ecc6:	f7ff fd9f 	bl	801e808 <rshift>
 801ecca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ecce:	3701      	adds	r7, #1
 801ecd0:	42bb      	cmp	r3, r7
 801ecd2:	f6ff aee0 	blt.w	801ea96 <__gethex+0x1be>
 801ecd6:	2501      	movs	r5, #1
 801ecd8:	e7c2      	b.n	801ec60 <__gethex+0x388>
 801ecda:	f016 061f 	ands.w	r6, r6, #31
 801ecde:	d0fa      	beq.n	801ecd6 <__gethex+0x3fe>
 801ece0:	4453      	add	r3, sl
 801ece2:	f1c6 0620 	rsb	r6, r6, #32
 801ece6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801ecea:	f000 fa79 	bl	801f1e0 <__hi0bits>
 801ecee:	42b0      	cmp	r0, r6
 801ecf0:	dbe7      	blt.n	801ecc2 <__gethex+0x3ea>
 801ecf2:	e7f0      	b.n	801ecd6 <__gethex+0x3fe>
 801ecf4:	08021c1e 	.word	0x08021c1e

0801ecf8 <L_shift>:
 801ecf8:	f1c2 0208 	rsb	r2, r2, #8
 801ecfc:	0092      	lsls	r2, r2, #2
 801ecfe:	b570      	push	{r4, r5, r6, lr}
 801ed00:	f1c2 0620 	rsb	r6, r2, #32
 801ed04:	6843      	ldr	r3, [r0, #4]
 801ed06:	6804      	ldr	r4, [r0, #0]
 801ed08:	fa03 f506 	lsl.w	r5, r3, r6
 801ed0c:	432c      	orrs	r4, r5
 801ed0e:	40d3      	lsrs	r3, r2
 801ed10:	6004      	str	r4, [r0, #0]
 801ed12:	f840 3f04 	str.w	r3, [r0, #4]!
 801ed16:	4288      	cmp	r0, r1
 801ed18:	d3f4      	bcc.n	801ed04 <L_shift+0xc>
 801ed1a:	bd70      	pop	{r4, r5, r6, pc}

0801ed1c <__match>:
 801ed1c:	b530      	push	{r4, r5, lr}
 801ed1e:	6803      	ldr	r3, [r0, #0]
 801ed20:	3301      	adds	r3, #1
 801ed22:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ed26:	b914      	cbnz	r4, 801ed2e <__match+0x12>
 801ed28:	6003      	str	r3, [r0, #0]
 801ed2a:	2001      	movs	r0, #1
 801ed2c:	bd30      	pop	{r4, r5, pc}
 801ed2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ed32:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801ed36:	2d19      	cmp	r5, #25
 801ed38:	bf98      	it	ls
 801ed3a:	3220      	addls	r2, #32
 801ed3c:	42a2      	cmp	r2, r4
 801ed3e:	d0f0      	beq.n	801ed22 <__match+0x6>
 801ed40:	2000      	movs	r0, #0
 801ed42:	e7f3      	b.n	801ed2c <__match+0x10>

0801ed44 <__hexnan>:
 801ed44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed48:	680b      	ldr	r3, [r1, #0]
 801ed4a:	6801      	ldr	r1, [r0, #0]
 801ed4c:	115e      	asrs	r6, r3, #5
 801ed4e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801ed52:	f013 031f 	ands.w	r3, r3, #31
 801ed56:	b087      	sub	sp, #28
 801ed58:	bf18      	it	ne
 801ed5a:	3604      	addne	r6, #4
 801ed5c:	2500      	movs	r5, #0
 801ed5e:	1f37      	subs	r7, r6, #4
 801ed60:	4682      	mov	sl, r0
 801ed62:	4690      	mov	r8, r2
 801ed64:	9301      	str	r3, [sp, #4]
 801ed66:	f846 5c04 	str.w	r5, [r6, #-4]
 801ed6a:	46b9      	mov	r9, r7
 801ed6c:	463c      	mov	r4, r7
 801ed6e:	9502      	str	r5, [sp, #8]
 801ed70:	46ab      	mov	fp, r5
 801ed72:	784a      	ldrb	r2, [r1, #1]
 801ed74:	1c4b      	adds	r3, r1, #1
 801ed76:	9303      	str	r3, [sp, #12]
 801ed78:	b342      	cbz	r2, 801edcc <__hexnan+0x88>
 801ed7a:	4610      	mov	r0, r2
 801ed7c:	9105      	str	r1, [sp, #20]
 801ed7e:	9204      	str	r2, [sp, #16]
 801ed80:	f7ff fd94 	bl	801e8ac <__hexdig_fun>
 801ed84:	2800      	cmp	r0, #0
 801ed86:	d151      	bne.n	801ee2c <__hexnan+0xe8>
 801ed88:	9a04      	ldr	r2, [sp, #16]
 801ed8a:	9905      	ldr	r1, [sp, #20]
 801ed8c:	2a20      	cmp	r2, #32
 801ed8e:	d818      	bhi.n	801edc2 <__hexnan+0x7e>
 801ed90:	9b02      	ldr	r3, [sp, #8]
 801ed92:	459b      	cmp	fp, r3
 801ed94:	dd13      	ble.n	801edbe <__hexnan+0x7a>
 801ed96:	454c      	cmp	r4, r9
 801ed98:	d206      	bcs.n	801eda8 <__hexnan+0x64>
 801ed9a:	2d07      	cmp	r5, #7
 801ed9c:	dc04      	bgt.n	801eda8 <__hexnan+0x64>
 801ed9e:	462a      	mov	r2, r5
 801eda0:	4649      	mov	r1, r9
 801eda2:	4620      	mov	r0, r4
 801eda4:	f7ff ffa8 	bl	801ecf8 <L_shift>
 801eda8:	4544      	cmp	r4, r8
 801edaa:	d952      	bls.n	801ee52 <__hexnan+0x10e>
 801edac:	2300      	movs	r3, #0
 801edae:	f1a4 0904 	sub.w	r9, r4, #4
 801edb2:	f844 3c04 	str.w	r3, [r4, #-4]
 801edb6:	f8cd b008 	str.w	fp, [sp, #8]
 801edba:	464c      	mov	r4, r9
 801edbc:	461d      	mov	r5, r3
 801edbe:	9903      	ldr	r1, [sp, #12]
 801edc0:	e7d7      	b.n	801ed72 <__hexnan+0x2e>
 801edc2:	2a29      	cmp	r2, #41	@ 0x29
 801edc4:	d157      	bne.n	801ee76 <__hexnan+0x132>
 801edc6:	3102      	adds	r1, #2
 801edc8:	f8ca 1000 	str.w	r1, [sl]
 801edcc:	f1bb 0f00 	cmp.w	fp, #0
 801edd0:	d051      	beq.n	801ee76 <__hexnan+0x132>
 801edd2:	454c      	cmp	r4, r9
 801edd4:	d206      	bcs.n	801ede4 <__hexnan+0xa0>
 801edd6:	2d07      	cmp	r5, #7
 801edd8:	dc04      	bgt.n	801ede4 <__hexnan+0xa0>
 801edda:	462a      	mov	r2, r5
 801eddc:	4649      	mov	r1, r9
 801edde:	4620      	mov	r0, r4
 801ede0:	f7ff ff8a 	bl	801ecf8 <L_shift>
 801ede4:	4544      	cmp	r4, r8
 801ede6:	d936      	bls.n	801ee56 <__hexnan+0x112>
 801ede8:	f1a8 0204 	sub.w	r2, r8, #4
 801edec:	4623      	mov	r3, r4
 801edee:	f853 1b04 	ldr.w	r1, [r3], #4
 801edf2:	f842 1f04 	str.w	r1, [r2, #4]!
 801edf6:	429f      	cmp	r7, r3
 801edf8:	d2f9      	bcs.n	801edee <__hexnan+0xaa>
 801edfa:	1b3b      	subs	r3, r7, r4
 801edfc:	f023 0303 	bic.w	r3, r3, #3
 801ee00:	3304      	adds	r3, #4
 801ee02:	3401      	adds	r4, #1
 801ee04:	3e03      	subs	r6, #3
 801ee06:	42b4      	cmp	r4, r6
 801ee08:	bf88      	it	hi
 801ee0a:	2304      	movhi	r3, #4
 801ee0c:	4443      	add	r3, r8
 801ee0e:	2200      	movs	r2, #0
 801ee10:	f843 2b04 	str.w	r2, [r3], #4
 801ee14:	429f      	cmp	r7, r3
 801ee16:	d2fb      	bcs.n	801ee10 <__hexnan+0xcc>
 801ee18:	683b      	ldr	r3, [r7, #0]
 801ee1a:	b91b      	cbnz	r3, 801ee24 <__hexnan+0xe0>
 801ee1c:	4547      	cmp	r7, r8
 801ee1e:	d128      	bne.n	801ee72 <__hexnan+0x12e>
 801ee20:	2301      	movs	r3, #1
 801ee22:	603b      	str	r3, [r7, #0]
 801ee24:	2005      	movs	r0, #5
 801ee26:	b007      	add	sp, #28
 801ee28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee2c:	3501      	adds	r5, #1
 801ee2e:	2d08      	cmp	r5, #8
 801ee30:	f10b 0b01 	add.w	fp, fp, #1
 801ee34:	dd06      	ble.n	801ee44 <__hexnan+0x100>
 801ee36:	4544      	cmp	r4, r8
 801ee38:	d9c1      	bls.n	801edbe <__hexnan+0x7a>
 801ee3a:	2300      	movs	r3, #0
 801ee3c:	f844 3c04 	str.w	r3, [r4, #-4]
 801ee40:	2501      	movs	r5, #1
 801ee42:	3c04      	subs	r4, #4
 801ee44:	6822      	ldr	r2, [r4, #0]
 801ee46:	f000 000f 	and.w	r0, r0, #15
 801ee4a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801ee4e:	6020      	str	r0, [r4, #0]
 801ee50:	e7b5      	b.n	801edbe <__hexnan+0x7a>
 801ee52:	2508      	movs	r5, #8
 801ee54:	e7b3      	b.n	801edbe <__hexnan+0x7a>
 801ee56:	9b01      	ldr	r3, [sp, #4]
 801ee58:	2b00      	cmp	r3, #0
 801ee5a:	d0dd      	beq.n	801ee18 <__hexnan+0xd4>
 801ee5c:	f1c3 0320 	rsb	r3, r3, #32
 801ee60:	f04f 32ff 	mov.w	r2, #4294967295
 801ee64:	40da      	lsrs	r2, r3
 801ee66:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801ee6a:	4013      	ands	r3, r2
 801ee6c:	f846 3c04 	str.w	r3, [r6, #-4]
 801ee70:	e7d2      	b.n	801ee18 <__hexnan+0xd4>
 801ee72:	3f04      	subs	r7, #4
 801ee74:	e7d0      	b.n	801ee18 <__hexnan+0xd4>
 801ee76:	2004      	movs	r0, #4
 801ee78:	e7d5      	b.n	801ee26 <__hexnan+0xe2>
	...

0801ee7c <sbrk_aligned>:
 801ee7c:	b570      	push	{r4, r5, r6, lr}
 801ee7e:	4e0f      	ldr	r6, [pc, #60]	@ (801eebc <sbrk_aligned+0x40>)
 801ee80:	460c      	mov	r4, r1
 801ee82:	6831      	ldr	r1, [r6, #0]
 801ee84:	4605      	mov	r5, r0
 801ee86:	b911      	cbnz	r1, 801ee8e <sbrk_aligned+0x12>
 801ee88:	f001 f90a 	bl	80200a0 <_sbrk_r>
 801ee8c:	6030      	str	r0, [r6, #0]
 801ee8e:	4621      	mov	r1, r4
 801ee90:	4628      	mov	r0, r5
 801ee92:	f001 f905 	bl	80200a0 <_sbrk_r>
 801ee96:	1c43      	adds	r3, r0, #1
 801ee98:	d103      	bne.n	801eea2 <sbrk_aligned+0x26>
 801ee9a:	f04f 34ff 	mov.w	r4, #4294967295
 801ee9e:	4620      	mov	r0, r4
 801eea0:	bd70      	pop	{r4, r5, r6, pc}
 801eea2:	1cc4      	adds	r4, r0, #3
 801eea4:	f024 0403 	bic.w	r4, r4, #3
 801eea8:	42a0      	cmp	r0, r4
 801eeaa:	d0f8      	beq.n	801ee9e <sbrk_aligned+0x22>
 801eeac:	1a21      	subs	r1, r4, r0
 801eeae:	4628      	mov	r0, r5
 801eeb0:	f001 f8f6 	bl	80200a0 <_sbrk_r>
 801eeb4:	3001      	adds	r0, #1
 801eeb6:	d1f2      	bne.n	801ee9e <sbrk_aligned+0x22>
 801eeb8:	e7ef      	b.n	801ee9a <sbrk_aligned+0x1e>
 801eeba:	bf00      	nop
 801eebc:	200028f4 	.word	0x200028f4

0801eec0 <_malloc_r>:
 801eec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801eec4:	1ccd      	adds	r5, r1, #3
 801eec6:	f025 0503 	bic.w	r5, r5, #3
 801eeca:	3508      	adds	r5, #8
 801eecc:	2d0c      	cmp	r5, #12
 801eece:	bf38      	it	cc
 801eed0:	250c      	movcc	r5, #12
 801eed2:	2d00      	cmp	r5, #0
 801eed4:	4606      	mov	r6, r0
 801eed6:	db01      	blt.n	801eedc <_malloc_r+0x1c>
 801eed8:	42a9      	cmp	r1, r5
 801eeda:	d904      	bls.n	801eee6 <_malloc_r+0x26>
 801eedc:	230c      	movs	r3, #12
 801eede:	6033      	str	r3, [r6, #0]
 801eee0:	2000      	movs	r0, #0
 801eee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801eee6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801efbc <_malloc_r+0xfc>
 801eeea:	f000 f87b 	bl	801efe4 <__malloc_lock>
 801eeee:	f8d8 3000 	ldr.w	r3, [r8]
 801eef2:	461c      	mov	r4, r3
 801eef4:	bb44      	cbnz	r4, 801ef48 <_malloc_r+0x88>
 801eef6:	4629      	mov	r1, r5
 801eef8:	4630      	mov	r0, r6
 801eefa:	f7ff ffbf 	bl	801ee7c <sbrk_aligned>
 801eefe:	1c43      	adds	r3, r0, #1
 801ef00:	4604      	mov	r4, r0
 801ef02:	d158      	bne.n	801efb6 <_malloc_r+0xf6>
 801ef04:	f8d8 4000 	ldr.w	r4, [r8]
 801ef08:	4627      	mov	r7, r4
 801ef0a:	2f00      	cmp	r7, #0
 801ef0c:	d143      	bne.n	801ef96 <_malloc_r+0xd6>
 801ef0e:	2c00      	cmp	r4, #0
 801ef10:	d04b      	beq.n	801efaa <_malloc_r+0xea>
 801ef12:	6823      	ldr	r3, [r4, #0]
 801ef14:	4639      	mov	r1, r7
 801ef16:	4630      	mov	r0, r6
 801ef18:	eb04 0903 	add.w	r9, r4, r3
 801ef1c:	f001 f8c0 	bl	80200a0 <_sbrk_r>
 801ef20:	4581      	cmp	r9, r0
 801ef22:	d142      	bne.n	801efaa <_malloc_r+0xea>
 801ef24:	6821      	ldr	r1, [r4, #0]
 801ef26:	1a6d      	subs	r5, r5, r1
 801ef28:	4629      	mov	r1, r5
 801ef2a:	4630      	mov	r0, r6
 801ef2c:	f7ff ffa6 	bl	801ee7c <sbrk_aligned>
 801ef30:	3001      	adds	r0, #1
 801ef32:	d03a      	beq.n	801efaa <_malloc_r+0xea>
 801ef34:	6823      	ldr	r3, [r4, #0]
 801ef36:	442b      	add	r3, r5
 801ef38:	6023      	str	r3, [r4, #0]
 801ef3a:	f8d8 3000 	ldr.w	r3, [r8]
 801ef3e:	685a      	ldr	r2, [r3, #4]
 801ef40:	bb62      	cbnz	r2, 801ef9c <_malloc_r+0xdc>
 801ef42:	f8c8 7000 	str.w	r7, [r8]
 801ef46:	e00f      	b.n	801ef68 <_malloc_r+0xa8>
 801ef48:	6822      	ldr	r2, [r4, #0]
 801ef4a:	1b52      	subs	r2, r2, r5
 801ef4c:	d420      	bmi.n	801ef90 <_malloc_r+0xd0>
 801ef4e:	2a0b      	cmp	r2, #11
 801ef50:	d917      	bls.n	801ef82 <_malloc_r+0xc2>
 801ef52:	1961      	adds	r1, r4, r5
 801ef54:	42a3      	cmp	r3, r4
 801ef56:	6025      	str	r5, [r4, #0]
 801ef58:	bf18      	it	ne
 801ef5a:	6059      	strne	r1, [r3, #4]
 801ef5c:	6863      	ldr	r3, [r4, #4]
 801ef5e:	bf08      	it	eq
 801ef60:	f8c8 1000 	streq.w	r1, [r8]
 801ef64:	5162      	str	r2, [r4, r5]
 801ef66:	604b      	str	r3, [r1, #4]
 801ef68:	4630      	mov	r0, r6
 801ef6a:	f000 f841 	bl	801eff0 <__malloc_unlock>
 801ef6e:	f104 000b 	add.w	r0, r4, #11
 801ef72:	1d23      	adds	r3, r4, #4
 801ef74:	f020 0007 	bic.w	r0, r0, #7
 801ef78:	1ac2      	subs	r2, r0, r3
 801ef7a:	bf1c      	itt	ne
 801ef7c:	1a1b      	subne	r3, r3, r0
 801ef7e:	50a3      	strne	r3, [r4, r2]
 801ef80:	e7af      	b.n	801eee2 <_malloc_r+0x22>
 801ef82:	6862      	ldr	r2, [r4, #4]
 801ef84:	42a3      	cmp	r3, r4
 801ef86:	bf0c      	ite	eq
 801ef88:	f8c8 2000 	streq.w	r2, [r8]
 801ef8c:	605a      	strne	r2, [r3, #4]
 801ef8e:	e7eb      	b.n	801ef68 <_malloc_r+0xa8>
 801ef90:	4623      	mov	r3, r4
 801ef92:	6864      	ldr	r4, [r4, #4]
 801ef94:	e7ae      	b.n	801eef4 <_malloc_r+0x34>
 801ef96:	463c      	mov	r4, r7
 801ef98:	687f      	ldr	r7, [r7, #4]
 801ef9a:	e7b6      	b.n	801ef0a <_malloc_r+0x4a>
 801ef9c:	461a      	mov	r2, r3
 801ef9e:	685b      	ldr	r3, [r3, #4]
 801efa0:	42a3      	cmp	r3, r4
 801efa2:	d1fb      	bne.n	801ef9c <_malloc_r+0xdc>
 801efa4:	2300      	movs	r3, #0
 801efa6:	6053      	str	r3, [r2, #4]
 801efa8:	e7de      	b.n	801ef68 <_malloc_r+0xa8>
 801efaa:	230c      	movs	r3, #12
 801efac:	6033      	str	r3, [r6, #0]
 801efae:	4630      	mov	r0, r6
 801efb0:	f000 f81e 	bl	801eff0 <__malloc_unlock>
 801efb4:	e794      	b.n	801eee0 <_malloc_r+0x20>
 801efb6:	6005      	str	r5, [r0, #0]
 801efb8:	e7d6      	b.n	801ef68 <_malloc_r+0xa8>
 801efba:	bf00      	nop
 801efbc:	200028f8 	.word	0x200028f8

0801efc0 <__ascii_mbtowc>:
 801efc0:	b082      	sub	sp, #8
 801efc2:	b901      	cbnz	r1, 801efc6 <__ascii_mbtowc+0x6>
 801efc4:	a901      	add	r1, sp, #4
 801efc6:	b142      	cbz	r2, 801efda <__ascii_mbtowc+0x1a>
 801efc8:	b14b      	cbz	r3, 801efde <__ascii_mbtowc+0x1e>
 801efca:	7813      	ldrb	r3, [r2, #0]
 801efcc:	600b      	str	r3, [r1, #0]
 801efce:	7812      	ldrb	r2, [r2, #0]
 801efd0:	1e10      	subs	r0, r2, #0
 801efd2:	bf18      	it	ne
 801efd4:	2001      	movne	r0, #1
 801efd6:	b002      	add	sp, #8
 801efd8:	4770      	bx	lr
 801efda:	4610      	mov	r0, r2
 801efdc:	e7fb      	b.n	801efd6 <__ascii_mbtowc+0x16>
 801efde:	f06f 0001 	mvn.w	r0, #1
 801efe2:	e7f8      	b.n	801efd6 <__ascii_mbtowc+0x16>

0801efe4 <__malloc_lock>:
 801efe4:	4801      	ldr	r0, [pc, #4]	@ (801efec <__malloc_lock+0x8>)
 801efe6:	f7ff bbae 	b.w	801e746 <__retarget_lock_acquire_recursive>
 801efea:	bf00      	nop
 801efec:	200028f0 	.word	0x200028f0

0801eff0 <__malloc_unlock>:
 801eff0:	4801      	ldr	r0, [pc, #4]	@ (801eff8 <__malloc_unlock+0x8>)
 801eff2:	f7ff bba9 	b.w	801e748 <__retarget_lock_release_recursive>
 801eff6:	bf00      	nop
 801eff8:	200028f0 	.word	0x200028f0

0801effc <_Balloc>:
 801effc:	b570      	push	{r4, r5, r6, lr}
 801effe:	69c6      	ldr	r6, [r0, #28]
 801f000:	4604      	mov	r4, r0
 801f002:	460d      	mov	r5, r1
 801f004:	b976      	cbnz	r6, 801f024 <_Balloc+0x28>
 801f006:	2010      	movs	r0, #16
 801f008:	f001 f88c 	bl	8020124 <malloc>
 801f00c:	4602      	mov	r2, r0
 801f00e:	61e0      	str	r0, [r4, #28]
 801f010:	b920      	cbnz	r0, 801f01c <_Balloc+0x20>
 801f012:	4b18      	ldr	r3, [pc, #96]	@ (801f074 <_Balloc+0x78>)
 801f014:	4818      	ldr	r0, [pc, #96]	@ (801f078 <_Balloc+0x7c>)
 801f016:	216b      	movs	r1, #107	@ 0x6b
 801f018:	f001 f852 	bl	80200c0 <__assert_func>
 801f01c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f020:	6006      	str	r6, [r0, #0]
 801f022:	60c6      	str	r6, [r0, #12]
 801f024:	69e6      	ldr	r6, [r4, #28]
 801f026:	68f3      	ldr	r3, [r6, #12]
 801f028:	b183      	cbz	r3, 801f04c <_Balloc+0x50>
 801f02a:	69e3      	ldr	r3, [r4, #28]
 801f02c:	68db      	ldr	r3, [r3, #12]
 801f02e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801f032:	b9b8      	cbnz	r0, 801f064 <_Balloc+0x68>
 801f034:	2101      	movs	r1, #1
 801f036:	fa01 f605 	lsl.w	r6, r1, r5
 801f03a:	1d72      	adds	r2, r6, #5
 801f03c:	0092      	lsls	r2, r2, #2
 801f03e:	4620      	mov	r0, r4
 801f040:	f001 f85c 	bl	80200fc <_calloc_r>
 801f044:	b160      	cbz	r0, 801f060 <_Balloc+0x64>
 801f046:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801f04a:	e00e      	b.n	801f06a <_Balloc+0x6e>
 801f04c:	2221      	movs	r2, #33	@ 0x21
 801f04e:	2104      	movs	r1, #4
 801f050:	4620      	mov	r0, r4
 801f052:	f001 f853 	bl	80200fc <_calloc_r>
 801f056:	69e3      	ldr	r3, [r4, #28]
 801f058:	60f0      	str	r0, [r6, #12]
 801f05a:	68db      	ldr	r3, [r3, #12]
 801f05c:	2b00      	cmp	r3, #0
 801f05e:	d1e4      	bne.n	801f02a <_Balloc+0x2e>
 801f060:	2000      	movs	r0, #0
 801f062:	bd70      	pop	{r4, r5, r6, pc}
 801f064:	6802      	ldr	r2, [r0, #0]
 801f066:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801f06a:	2300      	movs	r3, #0
 801f06c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801f070:	e7f7      	b.n	801f062 <_Balloc+0x66>
 801f072:	bf00      	nop
 801f074:	08021c8f 	.word	0x08021c8f
 801f078:	08021ca6 	.word	0x08021ca6

0801f07c <_Bfree>:
 801f07c:	b570      	push	{r4, r5, r6, lr}
 801f07e:	69c6      	ldr	r6, [r0, #28]
 801f080:	4605      	mov	r5, r0
 801f082:	460c      	mov	r4, r1
 801f084:	b976      	cbnz	r6, 801f0a4 <_Bfree+0x28>
 801f086:	2010      	movs	r0, #16
 801f088:	f001 f84c 	bl	8020124 <malloc>
 801f08c:	4602      	mov	r2, r0
 801f08e:	61e8      	str	r0, [r5, #28]
 801f090:	b920      	cbnz	r0, 801f09c <_Bfree+0x20>
 801f092:	4b09      	ldr	r3, [pc, #36]	@ (801f0b8 <_Bfree+0x3c>)
 801f094:	4809      	ldr	r0, [pc, #36]	@ (801f0bc <_Bfree+0x40>)
 801f096:	218f      	movs	r1, #143	@ 0x8f
 801f098:	f001 f812 	bl	80200c0 <__assert_func>
 801f09c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f0a0:	6006      	str	r6, [r0, #0]
 801f0a2:	60c6      	str	r6, [r0, #12]
 801f0a4:	b13c      	cbz	r4, 801f0b6 <_Bfree+0x3a>
 801f0a6:	69eb      	ldr	r3, [r5, #28]
 801f0a8:	6862      	ldr	r2, [r4, #4]
 801f0aa:	68db      	ldr	r3, [r3, #12]
 801f0ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801f0b0:	6021      	str	r1, [r4, #0]
 801f0b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801f0b6:	bd70      	pop	{r4, r5, r6, pc}
 801f0b8:	08021c8f 	.word	0x08021c8f
 801f0bc:	08021ca6 	.word	0x08021ca6

0801f0c0 <__multadd>:
 801f0c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f0c4:	690d      	ldr	r5, [r1, #16]
 801f0c6:	4607      	mov	r7, r0
 801f0c8:	460c      	mov	r4, r1
 801f0ca:	461e      	mov	r6, r3
 801f0cc:	f101 0c14 	add.w	ip, r1, #20
 801f0d0:	2000      	movs	r0, #0
 801f0d2:	f8dc 3000 	ldr.w	r3, [ip]
 801f0d6:	b299      	uxth	r1, r3
 801f0d8:	fb02 6101 	mla	r1, r2, r1, r6
 801f0dc:	0c1e      	lsrs	r6, r3, #16
 801f0de:	0c0b      	lsrs	r3, r1, #16
 801f0e0:	fb02 3306 	mla	r3, r2, r6, r3
 801f0e4:	b289      	uxth	r1, r1
 801f0e6:	3001      	adds	r0, #1
 801f0e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801f0ec:	4285      	cmp	r5, r0
 801f0ee:	f84c 1b04 	str.w	r1, [ip], #4
 801f0f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801f0f6:	dcec      	bgt.n	801f0d2 <__multadd+0x12>
 801f0f8:	b30e      	cbz	r6, 801f13e <__multadd+0x7e>
 801f0fa:	68a3      	ldr	r3, [r4, #8]
 801f0fc:	42ab      	cmp	r3, r5
 801f0fe:	dc19      	bgt.n	801f134 <__multadd+0x74>
 801f100:	6861      	ldr	r1, [r4, #4]
 801f102:	4638      	mov	r0, r7
 801f104:	3101      	adds	r1, #1
 801f106:	f7ff ff79 	bl	801effc <_Balloc>
 801f10a:	4680      	mov	r8, r0
 801f10c:	b928      	cbnz	r0, 801f11a <__multadd+0x5a>
 801f10e:	4602      	mov	r2, r0
 801f110:	4b0c      	ldr	r3, [pc, #48]	@ (801f144 <__multadd+0x84>)
 801f112:	480d      	ldr	r0, [pc, #52]	@ (801f148 <__multadd+0x88>)
 801f114:	21ba      	movs	r1, #186	@ 0xba
 801f116:	f000 ffd3 	bl	80200c0 <__assert_func>
 801f11a:	6922      	ldr	r2, [r4, #16]
 801f11c:	3202      	adds	r2, #2
 801f11e:	f104 010c 	add.w	r1, r4, #12
 801f122:	0092      	lsls	r2, r2, #2
 801f124:	300c      	adds	r0, #12
 801f126:	f7ff fb10 	bl	801e74a <memcpy>
 801f12a:	4621      	mov	r1, r4
 801f12c:	4638      	mov	r0, r7
 801f12e:	f7ff ffa5 	bl	801f07c <_Bfree>
 801f132:	4644      	mov	r4, r8
 801f134:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801f138:	3501      	adds	r5, #1
 801f13a:	615e      	str	r6, [r3, #20]
 801f13c:	6125      	str	r5, [r4, #16]
 801f13e:	4620      	mov	r0, r4
 801f140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f144:	08021c1e 	.word	0x08021c1e
 801f148:	08021ca6 	.word	0x08021ca6

0801f14c <__s2b>:
 801f14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f150:	460c      	mov	r4, r1
 801f152:	4615      	mov	r5, r2
 801f154:	461f      	mov	r7, r3
 801f156:	2209      	movs	r2, #9
 801f158:	3308      	adds	r3, #8
 801f15a:	4606      	mov	r6, r0
 801f15c:	fb93 f3f2 	sdiv	r3, r3, r2
 801f160:	2100      	movs	r1, #0
 801f162:	2201      	movs	r2, #1
 801f164:	429a      	cmp	r2, r3
 801f166:	db09      	blt.n	801f17c <__s2b+0x30>
 801f168:	4630      	mov	r0, r6
 801f16a:	f7ff ff47 	bl	801effc <_Balloc>
 801f16e:	b940      	cbnz	r0, 801f182 <__s2b+0x36>
 801f170:	4602      	mov	r2, r0
 801f172:	4b19      	ldr	r3, [pc, #100]	@ (801f1d8 <__s2b+0x8c>)
 801f174:	4819      	ldr	r0, [pc, #100]	@ (801f1dc <__s2b+0x90>)
 801f176:	21d3      	movs	r1, #211	@ 0xd3
 801f178:	f000 ffa2 	bl	80200c0 <__assert_func>
 801f17c:	0052      	lsls	r2, r2, #1
 801f17e:	3101      	adds	r1, #1
 801f180:	e7f0      	b.n	801f164 <__s2b+0x18>
 801f182:	9b08      	ldr	r3, [sp, #32]
 801f184:	6143      	str	r3, [r0, #20]
 801f186:	2d09      	cmp	r5, #9
 801f188:	f04f 0301 	mov.w	r3, #1
 801f18c:	6103      	str	r3, [r0, #16]
 801f18e:	dd16      	ble.n	801f1be <__s2b+0x72>
 801f190:	f104 0909 	add.w	r9, r4, #9
 801f194:	46c8      	mov	r8, r9
 801f196:	442c      	add	r4, r5
 801f198:	f818 3b01 	ldrb.w	r3, [r8], #1
 801f19c:	4601      	mov	r1, r0
 801f19e:	3b30      	subs	r3, #48	@ 0x30
 801f1a0:	220a      	movs	r2, #10
 801f1a2:	4630      	mov	r0, r6
 801f1a4:	f7ff ff8c 	bl	801f0c0 <__multadd>
 801f1a8:	45a0      	cmp	r8, r4
 801f1aa:	d1f5      	bne.n	801f198 <__s2b+0x4c>
 801f1ac:	f1a5 0408 	sub.w	r4, r5, #8
 801f1b0:	444c      	add	r4, r9
 801f1b2:	1b2d      	subs	r5, r5, r4
 801f1b4:	1963      	adds	r3, r4, r5
 801f1b6:	42bb      	cmp	r3, r7
 801f1b8:	db04      	blt.n	801f1c4 <__s2b+0x78>
 801f1ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f1be:	340a      	adds	r4, #10
 801f1c0:	2509      	movs	r5, #9
 801f1c2:	e7f6      	b.n	801f1b2 <__s2b+0x66>
 801f1c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801f1c8:	4601      	mov	r1, r0
 801f1ca:	3b30      	subs	r3, #48	@ 0x30
 801f1cc:	220a      	movs	r2, #10
 801f1ce:	4630      	mov	r0, r6
 801f1d0:	f7ff ff76 	bl	801f0c0 <__multadd>
 801f1d4:	e7ee      	b.n	801f1b4 <__s2b+0x68>
 801f1d6:	bf00      	nop
 801f1d8:	08021c1e 	.word	0x08021c1e
 801f1dc:	08021ca6 	.word	0x08021ca6

0801f1e0 <__hi0bits>:
 801f1e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801f1e4:	4603      	mov	r3, r0
 801f1e6:	bf36      	itet	cc
 801f1e8:	0403      	lslcc	r3, r0, #16
 801f1ea:	2000      	movcs	r0, #0
 801f1ec:	2010      	movcc	r0, #16
 801f1ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801f1f2:	bf3c      	itt	cc
 801f1f4:	021b      	lslcc	r3, r3, #8
 801f1f6:	3008      	addcc	r0, #8
 801f1f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801f1fc:	bf3c      	itt	cc
 801f1fe:	011b      	lslcc	r3, r3, #4
 801f200:	3004      	addcc	r0, #4
 801f202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f206:	bf3c      	itt	cc
 801f208:	009b      	lslcc	r3, r3, #2
 801f20a:	3002      	addcc	r0, #2
 801f20c:	2b00      	cmp	r3, #0
 801f20e:	db05      	blt.n	801f21c <__hi0bits+0x3c>
 801f210:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801f214:	f100 0001 	add.w	r0, r0, #1
 801f218:	bf08      	it	eq
 801f21a:	2020      	moveq	r0, #32
 801f21c:	4770      	bx	lr

0801f21e <__lo0bits>:
 801f21e:	6803      	ldr	r3, [r0, #0]
 801f220:	4602      	mov	r2, r0
 801f222:	f013 0007 	ands.w	r0, r3, #7
 801f226:	d00b      	beq.n	801f240 <__lo0bits+0x22>
 801f228:	07d9      	lsls	r1, r3, #31
 801f22a:	d421      	bmi.n	801f270 <__lo0bits+0x52>
 801f22c:	0798      	lsls	r0, r3, #30
 801f22e:	bf49      	itett	mi
 801f230:	085b      	lsrmi	r3, r3, #1
 801f232:	089b      	lsrpl	r3, r3, #2
 801f234:	2001      	movmi	r0, #1
 801f236:	6013      	strmi	r3, [r2, #0]
 801f238:	bf5c      	itt	pl
 801f23a:	6013      	strpl	r3, [r2, #0]
 801f23c:	2002      	movpl	r0, #2
 801f23e:	4770      	bx	lr
 801f240:	b299      	uxth	r1, r3
 801f242:	b909      	cbnz	r1, 801f248 <__lo0bits+0x2a>
 801f244:	0c1b      	lsrs	r3, r3, #16
 801f246:	2010      	movs	r0, #16
 801f248:	b2d9      	uxtb	r1, r3
 801f24a:	b909      	cbnz	r1, 801f250 <__lo0bits+0x32>
 801f24c:	3008      	adds	r0, #8
 801f24e:	0a1b      	lsrs	r3, r3, #8
 801f250:	0719      	lsls	r1, r3, #28
 801f252:	bf04      	itt	eq
 801f254:	091b      	lsreq	r3, r3, #4
 801f256:	3004      	addeq	r0, #4
 801f258:	0799      	lsls	r1, r3, #30
 801f25a:	bf04      	itt	eq
 801f25c:	089b      	lsreq	r3, r3, #2
 801f25e:	3002      	addeq	r0, #2
 801f260:	07d9      	lsls	r1, r3, #31
 801f262:	d403      	bmi.n	801f26c <__lo0bits+0x4e>
 801f264:	085b      	lsrs	r3, r3, #1
 801f266:	f100 0001 	add.w	r0, r0, #1
 801f26a:	d003      	beq.n	801f274 <__lo0bits+0x56>
 801f26c:	6013      	str	r3, [r2, #0]
 801f26e:	4770      	bx	lr
 801f270:	2000      	movs	r0, #0
 801f272:	4770      	bx	lr
 801f274:	2020      	movs	r0, #32
 801f276:	4770      	bx	lr

0801f278 <__i2b>:
 801f278:	b510      	push	{r4, lr}
 801f27a:	460c      	mov	r4, r1
 801f27c:	2101      	movs	r1, #1
 801f27e:	f7ff febd 	bl	801effc <_Balloc>
 801f282:	4602      	mov	r2, r0
 801f284:	b928      	cbnz	r0, 801f292 <__i2b+0x1a>
 801f286:	4b05      	ldr	r3, [pc, #20]	@ (801f29c <__i2b+0x24>)
 801f288:	4805      	ldr	r0, [pc, #20]	@ (801f2a0 <__i2b+0x28>)
 801f28a:	f240 1145 	movw	r1, #325	@ 0x145
 801f28e:	f000 ff17 	bl	80200c0 <__assert_func>
 801f292:	2301      	movs	r3, #1
 801f294:	6144      	str	r4, [r0, #20]
 801f296:	6103      	str	r3, [r0, #16]
 801f298:	bd10      	pop	{r4, pc}
 801f29a:	bf00      	nop
 801f29c:	08021c1e 	.word	0x08021c1e
 801f2a0:	08021ca6 	.word	0x08021ca6

0801f2a4 <__multiply>:
 801f2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f2a8:	4617      	mov	r7, r2
 801f2aa:	690a      	ldr	r2, [r1, #16]
 801f2ac:	693b      	ldr	r3, [r7, #16]
 801f2ae:	429a      	cmp	r2, r3
 801f2b0:	bfa8      	it	ge
 801f2b2:	463b      	movge	r3, r7
 801f2b4:	4689      	mov	r9, r1
 801f2b6:	bfa4      	itt	ge
 801f2b8:	460f      	movge	r7, r1
 801f2ba:	4699      	movge	r9, r3
 801f2bc:	693d      	ldr	r5, [r7, #16]
 801f2be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801f2c2:	68bb      	ldr	r3, [r7, #8]
 801f2c4:	6879      	ldr	r1, [r7, #4]
 801f2c6:	eb05 060a 	add.w	r6, r5, sl
 801f2ca:	42b3      	cmp	r3, r6
 801f2cc:	b085      	sub	sp, #20
 801f2ce:	bfb8      	it	lt
 801f2d0:	3101      	addlt	r1, #1
 801f2d2:	f7ff fe93 	bl	801effc <_Balloc>
 801f2d6:	b930      	cbnz	r0, 801f2e6 <__multiply+0x42>
 801f2d8:	4602      	mov	r2, r0
 801f2da:	4b41      	ldr	r3, [pc, #260]	@ (801f3e0 <__multiply+0x13c>)
 801f2dc:	4841      	ldr	r0, [pc, #260]	@ (801f3e4 <__multiply+0x140>)
 801f2de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801f2e2:	f000 feed 	bl	80200c0 <__assert_func>
 801f2e6:	f100 0414 	add.w	r4, r0, #20
 801f2ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801f2ee:	4623      	mov	r3, r4
 801f2f0:	2200      	movs	r2, #0
 801f2f2:	4573      	cmp	r3, lr
 801f2f4:	d320      	bcc.n	801f338 <__multiply+0x94>
 801f2f6:	f107 0814 	add.w	r8, r7, #20
 801f2fa:	f109 0114 	add.w	r1, r9, #20
 801f2fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801f302:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801f306:	9302      	str	r3, [sp, #8]
 801f308:	1beb      	subs	r3, r5, r7
 801f30a:	3b15      	subs	r3, #21
 801f30c:	f023 0303 	bic.w	r3, r3, #3
 801f310:	3304      	adds	r3, #4
 801f312:	3715      	adds	r7, #21
 801f314:	42bd      	cmp	r5, r7
 801f316:	bf38      	it	cc
 801f318:	2304      	movcc	r3, #4
 801f31a:	9301      	str	r3, [sp, #4]
 801f31c:	9b02      	ldr	r3, [sp, #8]
 801f31e:	9103      	str	r1, [sp, #12]
 801f320:	428b      	cmp	r3, r1
 801f322:	d80c      	bhi.n	801f33e <__multiply+0x9a>
 801f324:	2e00      	cmp	r6, #0
 801f326:	dd03      	ble.n	801f330 <__multiply+0x8c>
 801f328:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801f32c:	2b00      	cmp	r3, #0
 801f32e:	d055      	beq.n	801f3dc <__multiply+0x138>
 801f330:	6106      	str	r6, [r0, #16]
 801f332:	b005      	add	sp, #20
 801f334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f338:	f843 2b04 	str.w	r2, [r3], #4
 801f33c:	e7d9      	b.n	801f2f2 <__multiply+0x4e>
 801f33e:	f8b1 a000 	ldrh.w	sl, [r1]
 801f342:	f1ba 0f00 	cmp.w	sl, #0
 801f346:	d01f      	beq.n	801f388 <__multiply+0xe4>
 801f348:	46c4      	mov	ip, r8
 801f34a:	46a1      	mov	r9, r4
 801f34c:	2700      	movs	r7, #0
 801f34e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801f352:	f8d9 3000 	ldr.w	r3, [r9]
 801f356:	fa1f fb82 	uxth.w	fp, r2
 801f35a:	b29b      	uxth	r3, r3
 801f35c:	fb0a 330b 	mla	r3, sl, fp, r3
 801f360:	443b      	add	r3, r7
 801f362:	f8d9 7000 	ldr.w	r7, [r9]
 801f366:	0c12      	lsrs	r2, r2, #16
 801f368:	0c3f      	lsrs	r7, r7, #16
 801f36a:	fb0a 7202 	mla	r2, sl, r2, r7
 801f36e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801f372:	b29b      	uxth	r3, r3
 801f374:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f378:	4565      	cmp	r5, ip
 801f37a:	f849 3b04 	str.w	r3, [r9], #4
 801f37e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801f382:	d8e4      	bhi.n	801f34e <__multiply+0xaa>
 801f384:	9b01      	ldr	r3, [sp, #4]
 801f386:	50e7      	str	r7, [r4, r3]
 801f388:	9b03      	ldr	r3, [sp, #12]
 801f38a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801f38e:	3104      	adds	r1, #4
 801f390:	f1b9 0f00 	cmp.w	r9, #0
 801f394:	d020      	beq.n	801f3d8 <__multiply+0x134>
 801f396:	6823      	ldr	r3, [r4, #0]
 801f398:	4647      	mov	r7, r8
 801f39a:	46a4      	mov	ip, r4
 801f39c:	f04f 0a00 	mov.w	sl, #0
 801f3a0:	f8b7 b000 	ldrh.w	fp, [r7]
 801f3a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801f3a8:	fb09 220b 	mla	r2, r9, fp, r2
 801f3ac:	4452      	add	r2, sl
 801f3ae:	b29b      	uxth	r3, r3
 801f3b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f3b4:	f84c 3b04 	str.w	r3, [ip], #4
 801f3b8:	f857 3b04 	ldr.w	r3, [r7], #4
 801f3bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f3c0:	f8bc 3000 	ldrh.w	r3, [ip]
 801f3c4:	fb09 330a 	mla	r3, r9, sl, r3
 801f3c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801f3cc:	42bd      	cmp	r5, r7
 801f3ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f3d2:	d8e5      	bhi.n	801f3a0 <__multiply+0xfc>
 801f3d4:	9a01      	ldr	r2, [sp, #4]
 801f3d6:	50a3      	str	r3, [r4, r2]
 801f3d8:	3404      	adds	r4, #4
 801f3da:	e79f      	b.n	801f31c <__multiply+0x78>
 801f3dc:	3e01      	subs	r6, #1
 801f3de:	e7a1      	b.n	801f324 <__multiply+0x80>
 801f3e0:	08021c1e 	.word	0x08021c1e
 801f3e4:	08021ca6 	.word	0x08021ca6

0801f3e8 <__pow5mult>:
 801f3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f3ec:	4615      	mov	r5, r2
 801f3ee:	f012 0203 	ands.w	r2, r2, #3
 801f3f2:	4607      	mov	r7, r0
 801f3f4:	460e      	mov	r6, r1
 801f3f6:	d007      	beq.n	801f408 <__pow5mult+0x20>
 801f3f8:	4c25      	ldr	r4, [pc, #148]	@ (801f490 <__pow5mult+0xa8>)
 801f3fa:	3a01      	subs	r2, #1
 801f3fc:	2300      	movs	r3, #0
 801f3fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801f402:	f7ff fe5d 	bl	801f0c0 <__multadd>
 801f406:	4606      	mov	r6, r0
 801f408:	10ad      	asrs	r5, r5, #2
 801f40a:	d03d      	beq.n	801f488 <__pow5mult+0xa0>
 801f40c:	69fc      	ldr	r4, [r7, #28]
 801f40e:	b97c      	cbnz	r4, 801f430 <__pow5mult+0x48>
 801f410:	2010      	movs	r0, #16
 801f412:	f000 fe87 	bl	8020124 <malloc>
 801f416:	4602      	mov	r2, r0
 801f418:	61f8      	str	r0, [r7, #28]
 801f41a:	b928      	cbnz	r0, 801f428 <__pow5mult+0x40>
 801f41c:	4b1d      	ldr	r3, [pc, #116]	@ (801f494 <__pow5mult+0xac>)
 801f41e:	481e      	ldr	r0, [pc, #120]	@ (801f498 <__pow5mult+0xb0>)
 801f420:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801f424:	f000 fe4c 	bl	80200c0 <__assert_func>
 801f428:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801f42c:	6004      	str	r4, [r0, #0]
 801f42e:	60c4      	str	r4, [r0, #12]
 801f430:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801f434:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801f438:	b94c      	cbnz	r4, 801f44e <__pow5mult+0x66>
 801f43a:	f240 2171 	movw	r1, #625	@ 0x271
 801f43e:	4638      	mov	r0, r7
 801f440:	f7ff ff1a 	bl	801f278 <__i2b>
 801f444:	2300      	movs	r3, #0
 801f446:	f8c8 0008 	str.w	r0, [r8, #8]
 801f44a:	4604      	mov	r4, r0
 801f44c:	6003      	str	r3, [r0, #0]
 801f44e:	f04f 0900 	mov.w	r9, #0
 801f452:	07eb      	lsls	r3, r5, #31
 801f454:	d50a      	bpl.n	801f46c <__pow5mult+0x84>
 801f456:	4631      	mov	r1, r6
 801f458:	4622      	mov	r2, r4
 801f45a:	4638      	mov	r0, r7
 801f45c:	f7ff ff22 	bl	801f2a4 <__multiply>
 801f460:	4631      	mov	r1, r6
 801f462:	4680      	mov	r8, r0
 801f464:	4638      	mov	r0, r7
 801f466:	f7ff fe09 	bl	801f07c <_Bfree>
 801f46a:	4646      	mov	r6, r8
 801f46c:	106d      	asrs	r5, r5, #1
 801f46e:	d00b      	beq.n	801f488 <__pow5mult+0xa0>
 801f470:	6820      	ldr	r0, [r4, #0]
 801f472:	b938      	cbnz	r0, 801f484 <__pow5mult+0x9c>
 801f474:	4622      	mov	r2, r4
 801f476:	4621      	mov	r1, r4
 801f478:	4638      	mov	r0, r7
 801f47a:	f7ff ff13 	bl	801f2a4 <__multiply>
 801f47e:	6020      	str	r0, [r4, #0]
 801f480:	f8c0 9000 	str.w	r9, [r0]
 801f484:	4604      	mov	r4, r0
 801f486:	e7e4      	b.n	801f452 <__pow5mult+0x6a>
 801f488:	4630      	mov	r0, r6
 801f48a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f48e:	bf00      	nop
 801f490:	08021ec4 	.word	0x08021ec4
 801f494:	08021c8f 	.word	0x08021c8f
 801f498:	08021ca6 	.word	0x08021ca6

0801f49c <__lshift>:
 801f49c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f4a0:	460c      	mov	r4, r1
 801f4a2:	6849      	ldr	r1, [r1, #4]
 801f4a4:	6923      	ldr	r3, [r4, #16]
 801f4a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801f4aa:	68a3      	ldr	r3, [r4, #8]
 801f4ac:	4607      	mov	r7, r0
 801f4ae:	4691      	mov	r9, r2
 801f4b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801f4b4:	f108 0601 	add.w	r6, r8, #1
 801f4b8:	42b3      	cmp	r3, r6
 801f4ba:	db0b      	blt.n	801f4d4 <__lshift+0x38>
 801f4bc:	4638      	mov	r0, r7
 801f4be:	f7ff fd9d 	bl	801effc <_Balloc>
 801f4c2:	4605      	mov	r5, r0
 801f4c4:	b948      	cbnz	r0, 801f4da <__lshift+0x3e>
 801f4c6:	4602      	mov	r2, r0
 801f4c8:	4b28      	ldr	r3, [pc, #160]	@ (801f56c <__lshift+0xd0>)
 801f4ca:	4829      	ldr	r0, [pc, #164]	@ (801f570 <__lshift+0xd4>)
 801f4cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801f4d0:	f000 fdf6 	bl	80200c0 <__assert_func>
 801f4d4:	3101      	adds	r1, #1
 801f4d6:	005b      	lsls	r3, r3, #1
 801f4d8:	e7ee      	b.n	801f4b8 <__lshift+0x1c>
 801f4da:	2300      	movs	r3, #0
 801f4dc:	f100 0114 	add.w	r1, r0, #20
 801f4e0:	f100 0210 	add.w	r2, r0, #16
 801f4e4:	4618      	mov	r0, r3
 801f4e6:	4553      	cmp	r3, sl
 801f4e8:	db33      	blt.n	801f552 <__lshift+0xb6>
 801f4ea:	6920      	ldr	r0, [r4, #16]
 801f4ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801f4f0:	f104 0314 	add.w	r3, r4, #20
 801f4f4:	f019 091f 	ands.w	r9, r9, #31
 801f4f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801f4fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801f500:	d02b      	beq.n	801f55a <__lshift+0xbe>
 801f502:	f1c9 0e20 	rsb	lr, r9, #32
 801f506:	468a      	mov	sl, r1
 801f508:	2200      	movs	r2, #0
 801f50a:	6818      	ldr	r0, [r3, #0]
 801f50c:	fa00 f009 	lsl.w	r0, r0, r9
 801f510:	4310      	orrs	r0, r2
 801f512:	f84a 0b04 	str.w	r0, [sl], #4
 801f516:	f853 2b04 	ldr.w	r2, [r3], #4
 801f51a:	459c      	cmp	ip, r3
 801f51c:	fa22 f20e 	lsr.w	r2, r2, lr
 801f520:	d8f3      	bhi.n	801f50a <__lshift+0x6e>
 801f522:	ebac 0304 	sub.w	r3, ip, r4
 801f526:	3b15      	subs	r3, #21
 801f528:	f023 0303 	bic.w	r3, r3, #3
 801f52c:	3304      	adds	r3, #4
 801f52e:	f104 0015 	add.w	r0, r4, #21
 801f532:	4560      	cmp	r0, ip
 801f534:	bf88      	it	hi
 801f536:	2304      	movhi	r3, #4
 801f538:	50ca      	str	r2, [r1, r3]
 801f53a:	b10a      	cbz	r2, 801f540 <__lshift+0xa4>
 801f53c:	f108 0602 	add.w	r6, r8, #2
 801f540:	3e01      	subs	r6, #1
 801f542:	4638      	mov	r0, r7
 801f544:	612e      	str	r6, [r5, #16]
 801f546:	4621      	mov	r1, r4
 801f548:	f7ff fd98 	bl	801f07c <_Bfree>
 801f54c:	4628      	mov	r0, r5
 801f54e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f552:	f842 0f04 	str.w	r0, [r2, #4]!
 801f556:	3301      	adds	r3, #1
 801f558:	e7c5      	b.n	801f4e6 <__lshift+0x4a>
 801f55a:	3904      	subs	r1, #4
 801f55c:	f853 2b04 	ldr.w	r2, [r3], #4
 801f560:	f841 2f04 	str.w	r2, [r1, #4]!
 801f564:	459c      	cmp	ip, r3
 801f566:	d8f9      	bhi.n	801f55c <__lshift+0xc0>
 801f568:	e7ea      	b.n	801f540 <__lshift+0xa4>
 801f56a:	bf00      	nop
 801f56c:	08021c1e 	.word	0x08021c1e
 801f570:	08021ca6 	.word	0x08021ca6

0801f574 <__mcmp>:
 801f574:	690a      	ldr	r2, [r1, #16]
 801f576:	4603      	mov	r3, r0
 801f578:	6900      	ldr	r0, [r0, #16]
 801f57a:	1a80      	subs	r0, r0, r2
 801f57c:	b530      	push	{r4, r5, lr}
 801f57e:	d10e      	bne.n	801f59e <__mcmp+0x2a>
 801f580:	3314      	adds	r3, #20
 801f582:	3114      	adds	r1, #20
 801f584:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801f588:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801f58c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801f590:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801f594:	4295      	cmp	r5, r2
 801f596:	d003      	beq.n	801f5a0 <__mcmp+0x2c>
 801f598:	d205      	bcs.n	801f5a6 <__mcmp+0x32>
 801f59a:	f04f 30ff 	mov.w	r0, #4294967295
 801f59e:	bd30      	pop	{r4, r5, pc}
 801f5a0:	42a3      	cmp	r3, r4
 801f5a2:	d3f3      	bcc.n	801f58c <__mcmp+0x18>
 801f5a4:	e7fb      	b.n	801f59e <__mcmp+0x2a>
 801f5a6:	2001      	movs	r0, #1
 801f5a8:	e7f9      	b.n	801f59e <__mcmp+0x2a>
	...

0801f5ac <__mdiff>:
 801f5ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f5b0:	4689      	mov	r9, r1
 801f5b2:	4606      	mov	r6, r0
 801f5b4:	4611      	mov	r1, r2
 801f5b6:	4648      	mov	r0, r9
 801f5b8:	4614      	mov	r4, r2
 801f5ba:	f7ff ffdb 	bl	801f574 <__mcmp>
 801f5be:	1e05      	subs	r5, r0, #0
 801f5c0:	d112      	bne.n	801f5e8 <__mdiff+0x3c>
 801f5c2:	4629      	mov	r1, r5
 801f5c4:	4630      	mov	r0, r6
 801f5c6:	f7ff fd19 	bl	801effc <_Balloc>
 801f5ca:	4602      	mov	r2, r0
 801f5cc:	b928      	cbnz	r0, 801f5da <__mdiff+0x2e>
 801f5ce:	4b3e      	ldr	r3, [pc, #248]	@ (801f6c8 <__mdiff+0x11c>)
 801f5d0:	f240 2137 	movw	r1, #567	@ 0x237
 801f5d4:	483d      	ldr	r0, [pc, #244]	@ (801f6cc <__mdiff+0x120>)
 801f5d6:	f000 fd73 	bl	80200c0 <__assert_func>
 801f5da:	2301      	movs	r3, #1
 801f5dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801f5e0:	4610      	mov	r0, r2
 801f5e2:	b003      	add	sp, #12
 801f5e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f5e8:	bfbc      	itt	lt
 801f5ea:	464b      	movlt	r3, r9
 801f5ec:	46a1      	movlt	r9, r4
 801f5ee:	4630      	mov	r0, r6
 801f5f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801f5f4:	bfba      	itte	lt
 801f5f6:	461c      	movlt	r4, r3
 801f5f8:	2501      	movlt	r5, #1
 801f5fa:	2500      	movge	r5, #0
 801f5fc:	f7ff fcfe 	bl	801effc <_Balloc>
 801f600:	4602      	mov	r2, r0
 801f602:	b918      	cbnz	r0, 801f60c <__mdiff+0x60>
 801f604:	4b30      	ldr	r3, [pc, #192]	@ (801f6c8 <__mdiff+0x11c>)
 801f606:	f240 2145 	movw	r1, #581	@ 0x245
 801f60a:	e7e3      	b.n	801f5d4 <__mdiff+0x28>
 801f60c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801f610:	6926      	ldr	r6, [r4, #16]
 801f612:	60c5      	str	r5, [r0, #12]
 801f614:	f109 0310 	add.w	r3, r9, #16
 801f618:	f109 0514 	add.w	r5, r9, #20
 801f61c:	f104 0e14 	add.w	lr, r4, #20
 801f620:	f100 0b14 	add.w	fp, r0, #20
 801f624:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801f628:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801f62c:	9301      	str	r3, [sp, #4]
 801f62e:	46d9      	mov	r9, fp
 801f630:	f04f 0c00 	mov.w	ip, #0
 801f634:	9b01      	ldr	r3, [sp, #4]
 801f636:	f85e 0b04 	ldr.w	r0, [lr], #4
 801f63a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801f63e:	9301      	str	r3, [sp, #4]
 801f640:	b281      	uxth	r1, r0
 801f642:	fa1f f38a 	uxth.w	r3, sl
 801f646:	1a5b      	subs	r3, r3, r1
 801f648:	0c00      	lsrs	r0, r0, #16
 801f64a:	4463      	add	r3, ip
 801f64c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801f650:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801f654:	b29b      	uxth	r3, r3
 801f656:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801f65a:	4576      	cmp	r6, lr
 801f65c:	f849 3b04 	str.w	r3, [r9], #4
 801f660:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f664:	d8e6      	bhi.n	801f634 <__mdiff+0x88>
 801f666:	1b33      	subs	r3, r6, r4
 801f668:	3b15      	subs	r3, #21
 801f66a:	f023 0303 	bic.w	r3, r3, #3
 801f66e:	3415      	adds	r4, #21
 801f670:	3304      	adds	r3, #4
 801f672:	42a6      	cmp	r6, r4
 801f674:	bf38      	it	cc
 801f676:	2304      	movcc	r3, #4
 801f678:	441d      	add	r5, r3
 801f67a:	445b      	add	r3, fp
 801f67c:	461e      	mov	r6, r3
 801f67e:	462c      	mov	r4, r5
 801f680:	4544      	cmp	r4, r8
 801f682:	d30e      	bcc.n	801f6a2 <__mdiff+0xf6>
 801f684:	f108 0103 	add.w	r1, r8, #3
 801f688:	1b49      	subs	r1, r1, r5
 801f68a:	f021 0103 	bic.w	r1, r1, #3
 801f68e:	3d03      	subs	r5, #3
 801f690:	45a8      	cmp	r8, r5
 801f692:	bf38      	it	cc
 801f694:	2100      	movcc	r1, #0
 801f696:	440b      	add	r3, r1
 801f698:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f69c:	b191      	cbz	r1, 801f6c4 <__mdiff+0x118>
 801f69e:	6117      	str	r7, [r2, #16]
 801f6a0:	e79e      	b.n	801f5e0 <__mdiff+0x34>
 801f6a2:	f854 1b04 	ldr.w	r1, [r4], #4
 801f6a6:	46e6      	mov	lr, ip
 801f6a8:	0c08      	lsrs	r0, r1, #16
 801f6aa:	fa1c fc81 	uxtah	ip, ip, r1
 801f6ae:	4471      	add	r1, lr
 801f6b0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801f6b4:	b289      	uxth	r1, r1
 801f6b6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801f6ba:	f846 1b04 	str.w	r1, [r6], #4
 801f6be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f6c2:	e7dd      	b.n	801f680 <__mdiff+0xd4>
 801f6c4:	3f01      	subs	r7, #1
 801f6c6:	e7e7      	b.n	801f698 <__mdiff+0xec>
 801f6c8:	08021c1e 	.word	0x08021c1e
 801f6cc:	08021ca6 	.word	0x08021ca6

0801f6d0 <__ulp>:
 801f6d0:	4b0e      	ldr	r3, [pc, #56]	@ (801f70c <__ulp+0x3c>)
 801f6d2:	400b      	ands	r3, r1
 801f6d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801f6d8:	2b00      	cmp	r3, #0
 801f6da:	dc08      	bgt.n	801f6ee <__ulp+0x1e>
 801f6dc:	425b      	negs	r3, r3
 801f6de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801f6e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801f6e6:	da04      	bge.n	801f6f2 <__ulp+0x22>
 801f6e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801f6ec:	4113      	asrs	r3, r2
 801f6ee:	2200      	movs	r2, #0
 801f6f0:	e008      	b.n	801f704 <__ulp+0x34>
 801f6f2:	f1a2 0314 	sub.w	r3, r2, #20
 801f6f6:	2b1e      	cmp	r3, #30
 801f6f8:	bfda      	itte	le
 801f6fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801f6fe:	40da      	lsrle	r2, r3
 801f700:	2201      	movgt	r2, #1
 801f702:	2300      	movs	r3, #0
 801f704:	4619      	mov	r1, r3
 801f706:	4610      	mov	r0, r2
 801f708:	4770      	bx	lr
 801f70a:	bf00      	nop
 801f70c:	7ff00000 	.word	0x7ff00000

0801f710 <__b2d>:
 801f710:	6902      	ldr	r2, [r0, #16]
 801f712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f714:	f100 0614 	add.w	r6, r0, #20
 801f718:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 801f71c:	4f20      	ldr	r7, [pc, #128]	@ (801f7a0 <__b2d+0x90>)
 801f71e:	f852 4c04 	ldr.w	r4, [r2, #-4]
 801f722:	4620      	mov	r0, r4
 801f724:	f7ff fd5c 	bl	801f1e0 <__hi0bits>
 801f728:	4603      	mov	r3, r0
 801f72a:	2b0a      	cmp	r3, #10
 801f72c:	f1c0 0020 	rsb	r0, r0, #32
 801f730:	f1a2 0504 	sub.w	r5, r2, #4
 801f734:	6008      	str	r0, [r1, #0]
 801f736:	dc13      	bgt.n	801f760 <__b2d+0x50>
 801f738:	42ae      	cmp	r6, r5
 801f73a:	bf38      	it	cc
 801f73c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801f740:	f1c3 0c0b 	rsb	ip, r3, #11
 801f744:	bf28      	it	cs
 801f746:	2200      	movcs	r2, #0
 801f748:	3315      	adds	r3, #21
 801f74a:	fa24 fe0c 	lsr.w	lr, r4, ip
 801f74e:	fa04 f303 	lsl.w	r3, r4, r3
 801f752:	fa22 f20c 	lsr.w	r2, r2, ip
 801f756:	ea4e 0107 	orr.w	r1, lr, r7
 801f75a:	431a      	orrs	r2, r3
 801f75c:	4610      	mov	r0, r2
 801f75e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f760:	42ae      	cmp	r6, r5
 801f762:	bf36      	itet	cc
 801f764:	f1a2 0508 	subcc.w	r5, r2, #8
 801f768:	2200      	movcs	r2, #0
 801f76a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801f76e:	3b0b      	subs	r3, #11
 801f770:	d012      	beq.n	801f798 <__b2d+0x88>
 801f772:	f1c3 0720 	rsb	r7, r3, #32
 801f776:	fa22 f107 	lsr.w	r1, r2, r7
 801f77a:	409c      	lsls	r4, r3
 801f77c:	430c      	orrs	r4, r1
 801f77e:	42b5      	cmp	r5, r6
 801f780:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 801f784:	bf8c      	ite	hi
 801f786:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 801f78a:	2400      	movls	r4, #0
 801f78c:	409a      	lsls	r2, r3
 801f78e:	40fc      	lsrs	r4, r7
 801f790:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801f794:	4322      	orrs	r2, r4
 801f796:	e7e1      	b.n	801f75c <__b2d+0x4c>
 801f798:	ea44 0107 	orr.w	r1, r4, r7
 801f79c:	e7de      	b.n	801f75c <__b2d+0x4c>
 801f79e:	bf00      	nop
 801f7a0:	3ff00000 	.word	0x3ff00000

0801f7a4 <__d2b>:
 801f7a4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 801f7a8:	2101      	movs	r1, #1
 801f7aa:	9e08      	ldr	r6, [sp, #32]
 801f7ac:	4690      	mov	r8, r2
 801f7ae:	4699      	mov	r9, r3
 801f7b0:	f7ff fc24 	bl	801effc <_Balloc>
 801f7b4:	4604      	mov	r4, r0
 801f7b6:	b930      	cbnz	r0, 801f7c6 <__d2b+0x22>
 801f7b8:	4602      	mov	r2, r0
 801f7ba:	4b24      	ldr	r3, [pc, #144]	@ (801f84c <__d2b+0xa8>)
 801f7bc:	4824      	ldr	r0, [pc, #144]	@ (801f850 <__d2b+0xac>)
 801f7be:	f240 310f 	movw	r1, #783	@ 0x30f
 801f7c2:	f000 fc7d 	bl	80200c0 <__assert_func>
 801f7c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801f7ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801f7ce:	b10d      	cbz	r5, 801f7d4 <__d2b+0x30>
 801f7d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801f7d4:	9301      	str	r3, [sp, #4]
 801f7d6:	f1b8 0300 	subs.w	r3, r8, #0
 801f7da:	d024      	beq.n	801f826 <__d2b+0x82>
 801f7dc:	4668      	mov	r0, sp
 801f7de:	9300      	str	r3, [sp, #0]
 801f7e0:	f7ff fd1d 	bl	801f21e <__lo0bits>
 801f7e4:	e9dd 1200 	ldrd	r1, r2, [sp]
 801f7e8:	b1d8      	cbz	r0, 801f822 <__d2b+0x7e>
 801f7ea:	f1c0 0320 	rsb	r3, r0, #32
 801f7ee:	fa02 f303 	lsl.w	r3, r2, r3
 801f7f2:	430b      	orrs	r3, r1
 801f7f4:	40c2      	lsrs	r2, r0
 801f7f6:	6163      	str	r3, [r4, #20]
 801f7f8:	9201      	str	r2, [sp, #4]
 801f7fa:	9b01      	ldr	r3, [sp, #4]
 801f7fc:	61a3      	str	r3, [r4, #24]
 801f7fe:	2b00      	cmp	r3, #0
 801f800:	bf0c      	ite	eq
 801f802:	2201      	moveq	r2, #1
 801f804:	2202      	movne	r2, #2
 801f806:	6122      	str	r2, [r4, #16]
 801f808:	b1ad      	cbz	r5, 801f836 <__d2b+0x92>
 801f80a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801f80e:	4405      	add	r5, r0
 801f810:	6035      	str	r5, [r6, #0]
 801f812:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801f816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f818:	6018      	str	r0, [r3, #0]
 801f81a:	4620      	mov	r0, r4
 801f81c:	b002      	add	sp, #8
 801f81e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801f822:	6161      	str	r1, [r4, #20]
 801f824:	e7e9      	b.n	801f7fa <__d2b+0x56>
 801f826:	a801      	add	r0, sp, #4
 801f828:	f7ff fcf9 	bl	801f21e <__lo0bits>
 801f82c:	9b01      	ldr	r3, [sp, #4]
 801f82e:	6163      	str	r3, [r4, #20]
 801f830:	3020      	adds	r0, #32
 801f832:	2201      	movs	r2, #1
 801f834:	e7e7      	b.n	801f806 <__d2b+0x62>
 801f836:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801f83a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801f83e:	6030      	str	r0, [r6, #0]
 801f840:	6918      	ldr	r0, [r3, #16]
 801f842:	f7ff fccd 	bl	801f1e0 <__hi0bits>
 801f846:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801f84a:	e7e4      	b.n	801f816 <__d2b+0x72>
 801f84c:	08021c1e 	.word	0x08021c1e
 801f850:	08021ca6 	.word	0x08021ca6

0801f854 <__ratio>:
 801f854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f858:	b085      	sub	sp, #20
 801f85a:	e9cd 1000 	strd	r1, r0, [sp]
 801f85e:	a902      	add	r1, sp, #8
 801f860:	f7ff ff56 	bl	801f710 <__b2d>
 801f864:	468b      	mov	fp, r1
 801f866:	4606      	mov	r6, r0
 801f868:	460f      	mov	r7, r1
 801f86a:	9800      	ldr	r0, [sp, #0]
 801f86c:	a903      	add	r1, sp, #12
 801f86e:	f7ff ff4f 	bl	801f710 <__b2d>
 801f872:	9b01      	ldr	r3, [sp, #4]
 801f874:	4689      	mov	r9, r1
 801f876:	460d      	mov	r5, r1
 801f878:	6919      	ldr	r1, [r3, #16]
 801f87a:	9b00      	ldr	r3, [sp, #0]
 801f87c:	691b      	ldr	r3, [r3, #16]
 801f87e:	1ac9      	subs	r1, r1, r3
 801f880:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801f884:	1a9b      	subs	r3, r3, r2
 801f886:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801f88a:	2b00      	cmp	r3, #0
 801f88c:	bfcd      	iteet	gt
 801f88e:	463a      	movgt	r2, r7
 801f890:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801f894:	462a      	movle	r2, r5
 801f896:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801f89a:	bfd8      	it	le
 801f89c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801f8a0:	4604      	mov	r4, r0
 801f8a2:	4622      	mov	r2, r4
 801f8a4:	464b      	mov	r3, r9
 801f8a6:	4630      	mov	r0, r6
 801f8a8:	4659      	mov	r1, fp
 801f8aa:	f7e0 ffa7 	bl	80007fc <__aeabi_ddiv>
 801f8ae:	b005      	add	sp, #20
 801f8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f8b4 <__copybits>:
 801f8b4:	3901      	subs	r1, #1
 801f8b6:	b570      	push	{r4, r5, r6, lr}
 801f8b8:	1149      	asrs	r1, r1, #5
 801f8ba:	6914      	ldr	r4, [r2, #16]
 801f8bc:	3101      	adds	r1, #1
 801f8be:	f102 0314 	add.w	r3, r2, #20
 801f8c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801f8c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801f8ca:	1f05      	subs	r5, r0, #4
 801f8cc:	42a3      	cmp	r3, r4
 801f8ce:	d30c      	bcc.n	801f8ea <__copybits+0x36>
 801f8d0:	1aa3      	subs	r3, r4, r2
 801f8d2:	3b11      	subs	r3, #17
 801f8d4:	f023 0303 	bic.w	r3, r3, #3
 801f8d8:	3211      	adds	r2, #17
 801f8da:	42a2      	cmp	r2, r4
 801f8dc:	bf88      	it	hi
 801f8de:	2300      	movhi	r3, #0
 801f8e0:	4418      	add	r0, r3
 801f8e2:	2300      	movs	r3, #0
 801f8e4:	4288      	cmp	r0, r1
 801f8e6:	d305      	bcc.n	801f8f4 <__copybits+0x40>
 801f8e8:	bd70      	pop	{r4, r5, r6, pc}
 801f8ea:	f853 6b04 	ldr.w	r6, [r3], #4
 801f8ee:	f845 6f04 	str.w	r6, [r5, #4]!
 801f8f2:	e7eb      	b.n	801f8cc <__copybits+0x18>
 801f8f4:	f840 3b04 	str.w	r3, [r0], #4
 801f8f8:	e7f4      	b.n	801f8e4 <__copybits+0x30>

0801f8fa <__any_on>:
 801f8fa:	f100 0214 	add.w	r2, r0, #20
 801f8fe:	6900      	ldr	r0, [r0, #16]
 801f900:	114b      	asrs	r3, r1, #5
 801f902:	4298      	cmp	r0, r3
 801f904:	b510      	push	{r4, lr}
 801f906:	db11      	blt.n	801f92c <__any_on+0x32>
 801f908:	dd0a      	ble.n	801f920 <__any_on+0x26>
 801f90a:	f011 011f 	ands.w	r1, r1, #31
 801f90e:	d007      	beq.n	801f920 <__any_on+0x26>
 801f910:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801f914:	fa24 f001 	lsr.w	r0, r4, r1
 801f918:	fa00 f101 	lsl.w	r1, r0, r1
 801f91c:	428c      	cmp	r4, r1
 801f91e:	d10b      	bne.n	801f938 <__any_on+0x3e>
 801f920:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801f924:	4293      	cmp	r3, r2
 801f926:	d803      	bhi.n	801f930 <__any_on+0x36>
 801f928:	2000      	movs	r0, #0
 801f92a:	bd10      	pop	{r4, pc}
 801f92c:	4603      	mov	r3, r0
 801f92e:	e7f7      	b.n	801f920 <__any_on+0x26>
 801f930:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f934:	2900      	cmp	r1, #0
 801f936:	d0f5      	beq.n	801f924 <__any_on+0x2a>
 801f938:	2001      	movs	r0, #1
 801f93a:	e7f6      	b.n	801f92a <__any_on+0x30>

0801f93c <__ascii_wctomb>:
 801f93c:	4603      	mov	r3, r0
 801f93e:	4608      	mov	r0, r1
 801f940:	b141      	cbz	r1, 801f954 <__ascii_wctomb+0x18>
 801f942:	2aff      	cmp	r2, #255	@ 0xff
 801f944:	d904      	bls.n	801f950 <__ascii_wctomb+0x14>
 801f946:	228a      	movs	r2, #138	@ 0x8a
 801f948:	601a      	str	r2, [r3, #0]
 801f94a:	f04f 30ff 	mov.w	r0, #4294967295
 801f94e:	4770      	bx	lr
 801f950:	700a      	strb	r2, [r1, #0]
 801f952:	2001      	movs	r0, #1
 801f954:	4770      	bx	lr

0801f956 <__ssputs_r>:
 801f956:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f95a:	688e      	ldr	r6, [r1, #8]
 801f95c:	461f      	mov	r7, r3
 801f95e:	42be      	cmp	r6, r7
 801f960:	680b      	ldr	r3, [r1, #0]
 801f962:	4682      	mov	sl, r0
 801f964:	460c      	mov	r4, r1
 801f966:	4690      	mov	r8, r2
 801f968:	d82d      	bhi.n	801f9c6 <__ssputs_r+0x70>
 801f96a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f96e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801f972:	d026      	beq.n	801f9c2 <__ssputs_r+0x6c>
 801f974:	6965      	ldr	r5, [r4, #20]
 801f976:	6909      	ldr	r1, [r1, #16]
 801f978:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f97c:	eba3 0901 	sub.w	r9, r3, r1
 801f980:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801f984:	1c7b      	adds	r3, r7, #1
 801f986:	444b      	add	r3, r9
 801f988:	106d      	asrs	r5, r5, #1
 801f98a:	429d      	cmp	r5, r3
 801f98c:	bf38      	it	cc
 801f98e:	461d      	movcc	r5, r3
 801f990:	0553      	lsls	r3, r2, #21
 801f992:	d527      	bpl.n	801f9e4 <__ssputs_r+0x8e>
 801f994:	4629      	mov	r1, r5
 801f996:	f7ff fa93 	bl	801eec0 <_malloc_r>
 801f99a:	4606      	mov	r6, r0
 801f99c:	b360      	cbz	r0, 801f9f8 <__ssputs_r+0xa2>
 801f99e:	6921      	ldr	r1, [r4, #16]
 801f9a0:	464a      	mov	r2, r9
 801f9a2:	f7fe fed2 	bl	801e74a <memcpy>
 801f9a6:	89a3      	ldrh	r3, [r4, #12]
 801f9a8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801f9ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f9b0:	81a3      	strh	r3, [r4, #12]
 801f9b2:	6126      	str	r6, [r4, #16]
 801f9b4:	6165      	str	r5, [r4, #20]
 801f9b6:	444e      	add	r6, r9
 801f9b8:	eba5 0509 	sub.w	r5, r5, r9
 801f9bc:	6026      	str	r6, [r4, #0]
 801f9be:	60a5      	str	r5, [r4, #8]
 801f9c0:	463e      	mov	r6, r7
 801f9c2:	42be      	cmp	r6, r7
 801f9c4:	d900      	bls.n	801f9c8 <__ssputs_r+0x72>
 801f9c6:	463e      	mov	r6, r7
 801f9c8:	6820      	ldr	r0, [r4, #0]
 801f9ca:	4632      	mov	r2, r6
 801f9cc:	4641      	mov	r1, r8
 801f9ce:	f000 fb4d 	bl	802006c <memmove>
 801f9d2:	68a3      	ldr	r3, [r4, #8]
 801f9d4:	1b9b      	subs	r3, r3, r6
 801f9d6:	60a3      	str	r3, [r4, #8]
 801f9d8:	6823      	ldr	r3, [r4, #0]
 801f9da:	4433      	add	r3, r6
 801f9dc:	6023      	str	r3, [r4, #0]
 801f9de:	2000      	movs	r0, #0
 801f9e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f9e4:	462a      	mov	r2, r5
 801f9e6:	f000 fba5 	bl	8020134 <_realloc_r>
 801f9ea:	4606      	mov	r6, r0
 801f9ec:	2800      	cmp	r0, #0
 801f9ee:	d1e0      	bne.n	801f9b2 <__ssputs_r+0x5c>
 801f9f0:	6921      	ldr	r1, [r4, #16]
 801f9f2:	4650      	mov	r0, sl
 801f9f4:	f7fe febe 	bl	801e774 <_free_r>
 801f9f8:	230c      	movs	r3, #12
 801f9fa:	f8ca 3000 	str.w	r3, [sl]
 801f9fe:	89a3      	ldrh	r3, [r4, #12]
 801fa00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801fa04:	81a3      	strh	r3, [r4, #12]
 801fa06:	f04f 30ff 	mov.w	r0, #4294967295
 801fa0a:	e7e9      	b.n	801f9e0 <__ssputs_r+0x8a>

0801fa0c <_svfiprintf_r>:
 801fa0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fa10:	4698      	mov	r8, r3
 801fa12:	898b      	ldrh	r3, [r1, #12]
 801fa14:	061b      	lsls	r3, r3, #24
 801fa16:	b09d      	sub	sp, #116	@ 0x74
 801fa18:	4607      	mov	r7, r0
 801fa1a:	460d      	mov	r5, r1
 801fa1c:	4614      	mov	r4, r2
 801fa1e:	d510      	bpl.n	801fa42 <_svfiprintf_r+0x36>
 801fa20:	690b      	ldr	r3, [r1, #16]
 801fa22:	b973      	cbnz	r3, 801fa42 <_svfiprintf_r+0x36>
 801fa24:	2140      	movs	r1, #64	@ 0x40
 801fa26:	f7ff fa4b 	bl	801eec0 <_malloc_r>
 801fa2a:	6028      	str	r0, [r5, #0]
 801fa2c:	6128      	str	r0, [r5, #16]
 801fa2e:	b930      	cbnz	r0, 801fa3e <_svfiprintf_r+0x32>
 801fa30:	230c      	movs	r3, #12
 801fa32:	603b      	str	r3, [r7, #0]
 801fa34:	f04f 30ff 	mov.w	r0, #4294967295
 801fa38:	b01d      	add	sp, #116	@ 0x74
 801fa3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fa3e:	2340      	movs	r3, #64	@ 0x40
 801fa40:	616b      	str	r3, [r5, #20]
 801fa42:	2300      	movs	r3, #0
 801fa44:	9309      	str	r3, [sp, #36]	@ 0x24
 801fa46:	2320      	movs	r3, #32
 801fa48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fa4c:	f8cd 800c 	str.w	r8, [sp, #12]
 801fa50:	2330      	movs	r3, #48	@ 0x30
 801fa52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801fbf0 <_svfiprintf_r+0x1e4>
 801fa56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fa5a:	f04f 0901 	mov.w	r9, #1
 801fa5e:	4623      	mov	r3, r4
 801fa60:	469a      	mov	sl, r3
 801fa62:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fa66:	b10a      	cbz	r2, 801fa6c <_svfiprintf_r+0x60>
 801fa68:	2a25      	cmp	r2, #37	@ 0x25
 801fa6a:	d1f9      	bne.n	801fa60 <_svfiprintf_r+0x54>
 801fa6c:	ebba 0b04 	subs.w	fp, sl, r4
 801fa70:	d00b      	beq.n	801fa8a <_svfiprintf_r+0x7e>
 801fa72:	465b      	mov	r3, fp
 801fa74:	4622      	mov	r2, r4
 801fa76:	4629      	mov	r1, r5
 801fa78:	4638      	mov	r0, r7
 801fa7a:	f7ff ff6c 	bl	801f956 <__ssputs_r>
 801fa7e:	3001      	adds	r0, #1
 801fa80:	f000 80a7 	beq.w	801fbd2 <_svfiprintf_r+0x1c6>
 801fa84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fa86:	445a      	add	r2, fp
 801fa88:	9209      	str	r2, [sp, #36]	@ 0x24
 801fa8a:	f89a 3000 	ldrb.w	r3, [sl]
 801fa8e:	2b00      	cmp	r3, #0
 801fa90:	f000 809f 	beq.w	801fbd2 <_svfiprintf_r+0x1c6>
 801fa94:	2300      	movs	r3, #0
 801fa96:	f04f 32ff 	mov.w	r2, #4294967295
 801fa9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fa9e:	f10a 0a01 	add.w	sl, sl, #1
 801faa2:	9304      	str	r3, [sp, #16]
 801faa4:	9307      	str	r3, [sp, #28]
 801faa6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801faaa:	931a      	str	r3, [sp, #104]	@ 0x68
 801faac:	4654      	mov	r4, sl
 801faae:	2205      	movs	r2, #5
 801fab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fab4:	484e      	ldr	r0, [pc, #312]	@ (801fbf0 <_svfiprintf_r+0x1e4>)
 801fab6:	f7e0 fb6b 	bl	8000190 <memchr>
 801faba:	9a04      	ldr	r2, [sp, #16]
 801fabc:	b9d8      	cbnz	r0, 801faf6 <_svfiprintf_r+0xea>
 801fabe:	06d0      	lsls	r0, r2, #27
 801fac0:	bf44      	itt	mi
 801fac2:	2320      	movmi	r3, #32
 801fac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fac8:	0711      	lsls	r1, r2, #28
 801faca:	bf44      	itt	mi
 801facc:	232b      	movmi	r3, #43	@ 0x2b
 801face:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fad2:	f89a 3000 	ldrb.w	r3, [sl]
 801fad6:	2b2a      	cmp	r3, #42	@ 0x2a
 801fad8:	d015      	beq.n	801fb06 <_svfiprintf_r+0xfa>
 801fada:	9a07      	ldr	r2, [sp, #28]
 801fadc:	4654      	mov	r4, sl
 801fade:	2000      	movs	r0, #0
 801fae0:	f04f 0c0a 	mov.w	ip, #10
 801fae4:	4621      	mov	r1, r4
 801fae6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801faea:	3b30      	subs	r3, #48	@ 0x30
 801faec:	2b09      	cmp	r3, #9
 801faee:	d94b      	bls.n	801fb88 <_svfiprintf_r+0x17c>
 801faf0:	b1b0      	cbz	r0, 801fb20 <_svfiprintf_r+0x114>
 801faf2:	9207      	str	r2, [sp, #28]
 801faf4:	e014      	b.n	801fb20 <_svfiprintf_r+0x114>
 801faf6:	eba0 0308 	sub.w	r3, r0, r8
 801fafa:	fa09 f303 	lsl.w	r3, r9, r3
 801fafe:	4313      	orrs	r3, r2
 801fb00:	9304      	str	r3, [sp, #16]
 801fb02:	46a2      	mov	sl, r4
 801fb04:	e7d2      	b.n	801faac <_svfiprintf_r+0xa0>
 801fb06:	9b03      	ldr	r3, [sp, #12]
 801fb08:	1d19      	adds	r1, r3, #4
 801fb0a:	681b      	ldr	r3, [r3, #0]
 801fb0c:	9103      	str	r1, [sp, #12]
 801fb0e:	2b00      	cmp	r3, #0
 801fb10:	bfbb      	ittet	lt
 801fb12:	425b      	neglt	r3, r3
 801fb14:	f042 0202 	orrlt.w	r2, r2, #2
 801fb18:	9307      	strge	r3, [sp, #28]
 801fb1a:	9307      	strlt	r3, [sp, #28]
 801fb1c:	bfb8      	it	lt
 801fb1e:	9204      	strlt	r2, [sp, #16]
 801fb20:	7823      	ldrb	r3, [r4, #0]
 801fb22:	2b2e      	cmp	r3, #46	@ 0x2e
 801fb24:	d10a      	bne.n	801fb3c <_svfiprintf_r+0x130>
 801fb26:	7863      	ldrb	r3, [r4, #1]
 801fb28:	2b2a      	cmp	r3, #42	@ 0x2a
 801fb2a:	d132      	bne.n	801fb92 <_svfiprintf_r+0x186>
 801fb2c:	9b03      	ldr	r3, [sp, #12]
 801fb2e:	1d1a      	adds	r2, r3, #4
 801fb30:	681b      	ldr	r3, [r3, #0]
 801fb32:	9203      	str	r2, [sp, #12]
 801fb34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801fb38:	3402      	adds	r4, #2
 801fb3a:	9305      	str	r3, [sp, #20]
 801fb3c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 801fbf4 <_svfiprintf_r+0x1e8>
 801fb40:	7821      	ldrb	r1, [r4, #0]
 801fb42:	2203      	movs	r2, #3
 801fb44:	4650      	mov	r0, sl
 801fb46:	f7e0 fb23 	bl	8000190 <memchr>
 801fb4a:	b138      	cbz	r0, 801fb5c <_svfiprintf_r+0x150>
 801fb4c:	9b04      	ldr	r3, [sp, #16]
 801fb4e:	eba0 000a 	sub.w	r0, r0, sl
 801fb52:	2240      	movs	r2, #64	@ 0x40
 801fb54:	4082      	lsls	r2, r0
 801fb56:	4313      	orrs	r3, r2
 801fb58:	3401      	adds	r4, #1
 801fb5a:	9304      	str	r3, [sp, #16]
 801fb5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fb60:	4825      	ldr	r0, [pc, #148]	@ (801fbf8 <_svfiprintf_r+0x1ec>)
 801fb62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fb66:	2206      	movs	r2, #6
 801fb68:	f7e0 fb12 	bl	8000190 <memchr>
 801fb6c:	2800      	cmp	r0, #0
 801fb6e:	d036      	beq.n	801fbde <_svfiprintf_r+0x1d2>
 801fb70:	4b22      	ldr	r3, [pc, #136]	@ (801fbfc <_svfiprintf_r+0x1f0>)
 801fb72:	bb1b      	cbnz	r3, 801fbbc <_svfiprintf_r+0x1b0>
 801fb74:	9b03      	ldr	r3, [sp, #12]
 801fb76:	3307      	adds	r3, #7
 801fb78:	f023 0307 	bic.w	r3, r3, #7
 801fb7c:	3308      	adds	r3, #8
 801fb7e:	9303      	str	r3, [sp, #12]
 801fb80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fb82:	4433      	add	r3, r6
 801fb84:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb86:	e76a      	b.n	801fa5e <_svfiprintf_r+0x52>
 801fb88:	fb0c 3202 	mla	r2, ip, r2, r3
 801fb8c:	460c      	mov	r4, r1
 801fb8e:	2001      	movs	r0, #1
 801fb90:	e7a8      	b.n	801fae4 <_svfiprintf_r+0xd8>
 801fb92:	2300      	movs	r3, #0
 801fb94:	3401      	adds	r4, #1
 801fb96:	9305      	str	r3, [sp, #20]
 801fb98:	4619      	mov	r1, r3
 801fb9a:	f04f 0c0a 	mov.w	ip, #10
 801fb9e:	4620      	mov	r0, r4
 801fba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fba4:	3a30      	subs	r2, #48	@ 0x30
 801fba6:	2a09      	cmp	r2, #9
 801fba8:	d903      	bls.n	801fbb2 <_svfiprintf_r+0x1a6>
 801fbaa:	2b00      	cmp	r3, #0
 801fbac:	d0c6      	beq.n	801fb3c <_svfiprintf_r+0x130>
 801fbae:	9105      	str	r1, [sp, #20]
 801fbb0:	e7c4      	b.n	801fb3c <_svfiprintf_r+0x130>
 801fbb2:	fb0c 2101 	mla	r1, ip, r1, r2
 801fbb6:	4604      	mov	r4, r0
 801fbb8:	2301      	movs	r3, #1
 801fbba:	e7f0      	b.n	801fb9e <_svfiprintf_r+0x192>
 801fbbc:	ab03      	add	r3, sp, #12
 801fbbe:	9300      	str	r3, [sp, #0]
 801fbc0:	462a      	mov	r2, r5
 801fbc2:	4b0f      	ldr	r3, [pc, #60]	@ (801fc00 <_svfiprintf_r+0x1f4>)
 801fbc4:	a904      	add	r1, sp, #16
 801fbc6:	4638      	mov	r0, r7
 801fbc8:	f3af 8000 	nop.w
 801fbcc:	1c42      	adds	r2, r0, #1
 801fbce:	4606      	mov	r6, r0
 801fbd0:	d1d6      	bne.n	801fb80 <_svfiprintf_r+0x174>
 801fbd2:	89ab      	ldrh	r3, [r5, #12]
 801fbd4:	065b      	lsls	r3, r3, #25
 801fbd6:	f53f af2d 	bmi.w	801fa34 <_svfiprintf_r+0x28>
 801fbda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fbdc:	e72c      	b.n	801fa38 <_svfiprintf_r+0x2c>
 801fbde:	ab03      	add	r3, sp, #12
 801fbe0:	9300      	str	r3, [sp, #0]
 801fbe2:	462a      	mov	r2, r5
 801fbe4:	4b06      	ldr	r3, [pc, #24]	@ (801fc00 <_svfiprintf_r+0x1f4>)
 801fbe6:	a904      	add	r1, sp, #16
 801fbe8:	4638      	mov	r0, r7
 801fbea:	f000 f879 	bl	801fce0 <_printf_i>
 801fbee:	e7ed      	b.n	801fbcc <_svfiprintf_r+0x1c0>
 801fbf0:	08021cff 	.word	0x08021cff
 801fbf4:	08021d05 	.word	0x08021d05
 801fbf8:	08021d09 	.word	0x08021d09
 801fbfc:	00000000 	.word	0x00000000
 801fc00:	0801f957 	.word	0x0801f957

0801fc04 <_printf_common>:
 801fc04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fc08:	4616      	mov	r6, r2
 801fc0a:	4698      	mov	r8, r3
 801fc0c:	688a      	ldr	r2, [r1, #8]
 801fc0e:	690b      	ldr	r3, [r1, #16]
 801fc10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801fc14:	4293      	cmp	r3, r2
 801fc16:	bfb8      	it	lt
 801fc18:	4613      	movlt	r3, r2
 801fc1a:	6033      	str	r3, [r6, #0]
 801fc1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801fc20:	4607      	mov	r7, r0
 801fc22:	460c      	mov	r4, r1
 801fc24:	b10a      	cbz	r2, 801fc2a <_printf_common+0x26>
 801fc26:	3301      	adds	r3, #1
 801fc28:	6033      	str	r3, [r6, #0]
 801fc2a:	6823      	ldr	r3, [r4, #0]
 801fc2c:	0699      	lsls	r1, r3, #26
 801fc2e:	bf42      	ittt	mi
 801fc30:	6833      	ldrmi	r3, [r6, #0]
 801fc32:	3302      	addmi	r3, #2
 801fc34:	6033      	strmi	r3, [r6, #0]
 801fc36:	6825      	ldr	r5, [r4, #0]
 801fc38:	f015 0506 	ands.w	r5, r5, #6
 801fc3c:	d106      	bne.n	801fc4c <_printf_common+0x48>
 801fc3e:	f104 0a19 	add.w	sl, r4, #25
 801fc42:	68e3      	ldr	r3, [r4, #12]
 801fc44:	6832      	ldr	r2, [r6, #0]
 801fc46:	1a9b      	subs	r3, r3, r2
 801fc48:	42ab      	cmp	r3, r5
 801fc4a:	dc26      	bgt.n	801fc9a <_printf_common+0x96>
 801fc4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801fc50:	6822      	ldr	r2, [r4, #0]
 801fc52:	3b00      	subs	r3, #0
 801fc54:	bf18      	it	ne
 801fc56:	2301      	movne	r3, #1
 801fc58:	0692      	lsls	r2, r2, #26
 801fc5a:	d42b      	bmi.n	801fcb4 <_printf_common+0xb0>
 801fc5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801fc60:	4641      	mov	r1, r8
 801fc62:	4638      	mov	r0, r7
 801fc64:	47c8      	blx	r9
 801fc66:	3001      	adds	r0, #1
 801fc68:	d01e      	beq.n	801fca8 <_printf_common+0xa4>
 801fc6a:	6823      	ldr	r3, [r4, #0]
 801fc6c:	6922      	ldr	r2, [r4, #16]
 801fc6e:	f003 0306 	and.w	r3, r3, #6
 801fc72:	2b04      	cmp	r3, #4
 801fc74:	bf02      	ittt	eq
 801fc76:	68e5      	ldreq	r5, [r4, #12]
 801fc78:	6833      	ldreq	r3, [r6, #0]
 801fc7a:	1aed      	subeq	r5, r5, r3
 801fc7c:	68a3      	ldr	r3, [r4, #8]
 801fc7e:	bf0c      	ite	eq
 801fc80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801fc84:	2500      	movne	r5, #0
 801fc86:	4293      	cmp	r3, r2
 801fc88:	bfc4      	itt	gt
 801fc8a:	1a9b      	subgt	r3, r3, r2
 801fc8c:	18ed      	addgt	r5, r5, r3
 801fc8e:	2600      	movs	r6, #0
 801fc90:	341a      	adds	r4, #26
 801fc92:	42b5      	cmp	r5, r6
 801fc94:	d11a      	bne.n	801fccc <_printf_common+0xc8>
 801fc96:	2000      	movs	r0, #0
 801fc98:	e008      	b.n	801fcac <_printf_common+0xa8>
 801fc9a:	2301      	movs	r3, #1
 801fc9c:	4652      	mov	r2, sl
 801fc9e:	4641      	mov	r1, r8
 801fca0:	4638      	mov	r0, r7
 801fca2:	47c8      	blx	r9
 801fca4:	3001      	adds	r0, #1
 801fca6:	d103      	bne.n	801fcb0 <_printf_common+0xac>
 801fca8:	f04f 30ff 	mov.w	r0, #4294967295
 801fcac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fcb0:	3501      	adds	r5, #1
 801fcb2:	e7c6      	b.n	801fc42 <_printf_common+0x3e>
 801fcb4:	18e1      	adds	r1, r4, r3
 801fcb6:	1c5a      	adds	r2, r3, #1
 801fcb8:	2030      	movs	r0, #48	@ 0x30
 801fcba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801fcbe:	4422      	add	r2, r4
 801fcc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801fcc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801fcc8:	3302      	adds	r3, #2
 801fcca:	e7c7      	b.n	801fc5c <_printf_common+0x58>
 801fccc:	2301      	movs	r3, #1
 801fcce:	4622      	mov	r2, r4
 801fcd0:	4641      	mov	r1, r8
 801fcd2:	4638      	mov	r0, r7
 801fcd4:	47c8      	blx	r9
 801fcd6:	3001      	adds	r0, #1
 801fcd8:	d0e6      	beq.n	801fca8 <_printf_common+0xa4>
 801fcda:	3601      	adds	r6, #1
 801fcdc:	e7d9      	b.n	801fc92 <_printf_common+0x8e>
	...

0801fce0 <_printf_i>:
 801fce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801fce4:	7e0f      	ldrb	r7, [r1, #24]
 801fce6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801fce8:	2f78      	cmp	r7, #120	@ 0x78
 801fcea:	4691      	mov	r9, r2
 801fcec:	4680      	mov	r8, r0
 801fcee:	460c      	mov	r4, r1
 801fcf0:	469a      	mov	sl, r3
 801fcf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801fcf6:	d807      	bhi.n	801fd08 <_printf_i+0x28>
 801fcf8:	2f62      	cmp	r7, #98	@ 0x62
 801fcfa:	d80a      	bhi.n	801fd12 <_printf_i+0x32>
 801fcfc:	2f00      	cmp	r7, #0
 801fcfe:	f000 80d1 	beq.w	801fea4 <_printf_i+0x1c4>
 801fd02:	2f58      	cmp	r7, #88	@ 0x58
 801fd04:	f000 80b8 	beq.w	801fe78 <_printf_i+0x198>
 801fd08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801fd0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801fd10:	e03a      	b.n	801fd88 <_printf_i+0xa8>
 801fd12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801fd16:	2b15      	cmp	r3, #21
 801fd18:	d8f6      	bhi.n	801fd08 <_printf_i+0x28>
 801fd1a:	a101      	add	r1, pc, #4	@ (adr r1, 801fd20 <_printf_i+0x40>)
 801fd1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801fd20:	0801fd79 	.word	0x0801fd79
 801fd24:	0801fd8d 	.word	0x0801fd8d
 801fd28:	0801fd09 	.word	0x0801fd09
 801fd2c:	0801fd09 	.word	0x0801fd09
 801fd30:	0801fd09 	.word	0x0801fd09
 801fd34:	0801fd09 	.word	0x0801fd09
 801fd38:	0801fd8d 	.word	0x0801fd8d
 801fd3c:	0801fd09 	.word	0x0801fd09
 801fd40:	0801fd09 	.word	0x0801fd09
 801fd44:	0801fd09 	.word	0x0801fd09
 801fd48:	0801fd09 	.word	0x0801fd09
 801fd4c:	0801fe8b 	.word	0x0801fe8b
 801fd50:	0801fdb7 	.word	0x0801fdb7
 801fd54:	0801fe45 	.word	0x0801fe45
 801fd58:	0801fd09 	.word	0x0801fd09
 801fd5c:	0801fd09 	.word	0x0801fd09
 801fd60:	0801fead 	.word	0x0801fead
 801fd64:	0801fd09 	.word	0x0801fd09
 801fd68:	0801fdb7 	.word	0x0801fdb7
 801fd6c:	0801fd09 	.word	0x0801fd09
 801fd70:	0801fd09 	.word	0x0801fd09
 801fd74:	0801fe4d 	.word	0x0801fe4d
 801fd78:	6833      	ldr	r3, [r6, #0]
 801fd7a:	1d1a      	adds	r2, r3, #4
 801fd7c:	681b      	ldr	r3, [r3, #0]
 801fd7e:	6032      	str	r2, [r6, #0]
 801fd80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801fd84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801fd88:	2301      	movs	r3, #1
 801fd8a:	e09c      	b.n	801fec6 <_printf_i+0x1e6>
 801fd8c:	6833      	ldr	r3, [r6, #0]
 801fd8e:	6820      	ldr	r0, [r4, #0]
 801fd90:	1d19      	adds	r1, r3, #4
 801fd92:	6031      	str	r1, [r6, #0]
 801fd94:	0606      	lsls	r6, r0, #24
 801fd96:	d501      	bpl.n	801fd9c <_printf_i+0xbc>
 801fd98:	681d      	ldr	r5, [r3, #0]
 801fd9a:	e003      	b.n	801fda4 <_printf_i+0xc4>
 801fd9c:	0645      	lsls	r5, r0, #25
 801fd9e:	d5fb      	bpl.n	801fd98 <_printf_i+0xb8>
 801fda0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801fda4:	2d00      	cmp	r5, #0
 801fda6:	da03      	bge.n	801fdb0 <_printf_i+0xd0>
 801fda8:	232d      	movs	r3, #45	@ 0x2d
 801fdaa:	426d      	negs	r5, r5
 801fdac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801fdb0:	4858      	ldr	r0, [pc, #352]	@ (801ff14 <_printf_i+0x234>)
 801fdb2:	230a      	movs	r3, #10
 801fdb4:	e011      	b.n	801fdda <_printf_i+0xfa>
 801fdb6:	6821      	ldr	r1, [r4, #0]
 801fdb8:	6833      	ldr	r3, [r6, #0]
 801fdba:	0608      	lsls	r0, r1, #24
 801fdbc:	f853 5b04 	ldr.w	r5, [r3], #4
 801fdc0:	d402      	bmi.n	801fdc8 <_printf_i+0xe8>
 801fdc2:	0649      	lsls	r1, r1, #25
 801fdc4:	bf48      	it	mi
 801fdc6:	b2ad      	uxthmi	r5, r5
 801fdc8:	2f6f      	cmp	r7, #111	@ 0x6f
 801fdca:	4852      	ldr	r0, [pc, #328]	@ (801ff14 <_printf_i+0x234>)
 801fdcc:	6033      	str	r3, [r6, #0]
 801fdce:	bf14      	ite	ne
 801fdd0:	230a      	movne	r3, #10
 801fdd2:	2308      	moveq	r3, #8
 801fdd4:	2100      	movs	r1, #0
 801fdd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801fdda:	6866      	ldr	r6, [r4, #4]
 801fddc:	60a6      	str	r6, [r4, #8]
 801fdde:	2e00      	cmp	r6, #0
 801fde0:	db05      	blt.n	801fdee <_printf_i+0x10e>
 801fde2:	6821      	ldr	r1, [r4, #0]
 801fde4:	432e      	orrs	r6, r5
 801fde6:	f021 0104 	bic.w	r1, r1, #4
 801fdea:	6021      	str	r1, [r4, #0]
 801fdec:	d04b      	beq.n	801fe86 <_printf_i+0x1a6>
 801fdee:	4616      	mov	r6, r2
 801fdf0:	fbb5 f1f3 	udiv	r1, r5, r3
 801fdf4:	fb03 5711 	mls	r7, r3, r1, r5
 801fdf8:	5dc7      	ldrb	r7, [r0, r7]
 801fdfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801fdfe:	462f      	mov	r7, r5
 801fe00:	42bb      	cmp	r3, r7
 801fe02:	460d      	mov	r5, r1
 801fe04:	d9f4      	bls.n	801fdf0 <_printf_i+0x110>
 801fe06:	2b08      	cmp	r3, #8
 801fe08:	d10b      	bne.n	801fe22 <_printf_i+0x142>
 801fe0a:	6823      	ldr	r3, [r4, #0]
 801fe0c:	07df      	lsls	r7, r3, #31
 801fe0e:	d508      	bpl.n	801fe22 <_printf_i+0x142>
 801fe10:	6923      	ldr	r3, [r4, #16]
 801fe12:	6861      	ldr	r1, [r4, #4]
 801fe14:	4299      	cmp	r1, r3
 801fe16:	bfde      	ittt	le
 801fe18:	2330      	movle	r3, #48	@ 0x30
 801fe1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801fe1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801fe22:	1b92      	subs	r2, r2, r6
 801fe24:	6122      	str	r2, [r4, #16]
 801fe26:	f8cd a000 	str.w	sl, [sp]
 801fe2a:	464b      	mov	r3, r9
 801fe2c:	aa03      	add	r2, sp, #12
 801fe2e:	4621      	mov	r1, r4
 801fe30:	4640      	mov	r0, r8
 801fe32:	f7ff fee7 	bl	801fc04 <_printf_common>
 801fe36:	3001      	adds	r0, #1
 801fe38:	d14a      	bne.n	801fed0 <_printf_i+0x1f0>
 801fe3a:	f04f 30ff 	mov.w	r0, #4294967295
 801fe3e:	b004      	add	sp, #16
 801fe40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fe44:	6823      	ldr	r3, [r4, #0]
 801fe46:	f043 0320 	orr.w	r3, r3, #32
 801fe4a:	6023      	str	r3, [r4, #0]
 801fe4c:	4832      	ldr	r0, [pc, #200]	@ (801ff18 <_printf_i+0x238>)
 801fe4e:	2778      	movs	r7, #120	@ 0x78
 801fe50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801fe54:	6823      	ldr	r3, [r4, #0]
 801fe56:	6831      	ldr	r1, [r6, #0]
 801fe58:	061f      	lsls	r7, r3, #24
 801fe5a:	f851 5b04 	ldr.w	r5, [r1], #4
 801fe5e:	d402      	bmi.n	801fe66 <_printf_i+0x186>
 801fe60:	065f      	lsls	r7, r3, #25
 801fe62:	bf48      	it	mi
 801fe64:	b2ad      	uxthmi	r5, r5
 801fe66:	6031      	str	r1, [r6, #0]
 801fe68:	07d9      	lsls	r1, r3, #31
 801fe6a:	bf44      	itt	mi
 801fe6c:	f043 0320 	orrmi.w	r3, r3, #32
 801fe70:	6023      	strmi	r3, [r4, #0]
 801fe72:	b11d      	cbz	r5, 801fe7c <_printf_i+0x19c>
 801fe74:	2310      	movs	r3, #16
 801fe76:	e7ad      	b.n	801fdd4 <_printf_i+0xf4>
 801fe78:	4826      	ldr	r0, [pc, #152]	@ (801ff14 <_printf_i+0x234>)
 801fe7a:	e7e9      	b.n	801fe50 <_printf_i+0x170>
 801fe7c:	6823      	ldr	r3, [r4, #0]
 801fe7e:	f023 0320 	bic.w	r3, r3, #32
 801fe82:	6023      	str	r3, [r4, #0]
 801fe84:	e7f6      	b.n	801fe74 <_printf_i+0x194>
 801fe86:	4616      	mov	r6, r2
 801fe88:	e7bd      	b.n	801fe06 <_printf_i+0x126>
 801fe8a:	6833      	ldr	r3, [r6, #0]
 801fe8c:	6825      	ldr	r5, [r4, #0]
 801fe8e:	6961      	ldr	r1, [r4, #20]
 801fe90:	1d18      	adds	r0, r3, #4
 801fe92:	6030      	str	r0, [r6, #0]
 801fe94:	062e      	lsls	r6, r5, #24
 801fe96:	681b      	ldr	r3, [r3, #0]
 801fe98:	d501      	bpl.n	801fe9e <_printf_i+0x1be>
 801fe9a:	6019      	str	r1, [r3, #0]
 801fe9c:	e002      	b.n	801fea4 <_printf_i+0x1c4>
 801fe9e:	0668      	lsls	r0, r5, #25
 801fea0:	d5fb      	bpl.n	801fe9a <_printf_i+0x1ba>
 801fea2:	8019      	strh	r1, [r3, #0]
 801fea4:	2300      	movs	r3, #0
 801fea6:	6123      	str	r3, [r4, #16]
 801fea8:	4616      	mov	r6, r2
 801feaa:	e7bc      	b.n	801fe26 <_printf_i+0x146>
 801feac:	6833      	ldr	r3, [r6, #0]
 801feae:	1d1a      	adds	r2, r3, #4
 801feb0:	6032      	str	r2, [r6, #0]
 801feb2:	681e      	ldr	r6, [r3, #0]
 801feb4:	6862      	ldr	r2, [r4, #4]
 801feb6:	2100      	movs	r1, #0
 801feb8:	4630      	mov	r0, r6
 801feba:	f7e0 f969 	bl	8000190 <memchr>
 801febe:	b108      	cbz	r0, 801fec4 <_printf_i+0x1e4>
 801fec0:	1b80      	subs	r0, r0, r6
 801fec2:	6060      	str	r0, [r4, #4]
 801fec4:	6863      	ldr	r3, [r4, #4]
 801fec6:	6123      	str	r3, [r4, #16]
 801fec8:	2300      	movs	r3, #0
 801feca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801fece:	e7aa      	b.n	801fe26 <_printf_i+0x146>
 801fed0:	6923      	ldr	r3, [r4, #16]
 801fed2:	4632      	mov	r2, r6
 801fed4:	4649      	mov	r1, r9
 801fed6:	4640      	mov	r0, r8
 801fed8:	47d0      	blx	sl
 801feda:	3001      	adds	r0, #1
 801fedc:	d0ad      	beq.n	801fe3a <_printf_i+0x15a>
 801fede:	6823      	ldr	r3, [r4, #0]
 801fee0:	079b      	lsls	r3, r3, #30
 801fee2:	d413      	bmi.n	801ff0c <_printf_i+0x22c>
 801fee4:	68e0      	ldr	r0, [r4, #12]
 801fee6:	9b03      	ldr	r3, [sp, #12]
 801fee8:	4298      	cmp	r0, r3
 801feea:	bfb8      	it	lt
 801feec:	4618      	movlt	r0, r3
 801feee:	e7a6      	b.n	801fe3e <_printf_i+0x15e>
 801fef0:	2301      	movs	r3, #1
 801fef2:	4632      	mov	r2, r6
 801fef4:	4649      	mov	r1, r9
 801fef6:	4640      	mov	r0, r8
 801fef8:	47d0      	blx	sl
 801fefa:	3001      	adds	r0, #1
 801fefc:	d09d      	beq.n	801fe3a <_printf_i+0x15a>
 801fefe:	3501      	adds	r5, #1
 801ff00:	68e3      	ldr	r3, [r4, #12]
 801ff02:	9903      	ldr	r1, [sp, #12]
 801ff04:	1a5b      	subs	r3, r3, r1
 801ff06:	42ab      	cmp	r3, r5
 801ff08:	dcf2      	bgt.n	801fef0 <_printf_i+0x210>
 801ff0a:	e7eb      	b.n	801fee4 <_printf_i+0x204>
 801ff0c:	2500      	movs	r5, #0
 801ff0e:	f104 0619 	add.w	r6, r4, #25
 801ff12:	e7f5      	b.n	801ff00 <_printf_i+0x220>
 801ff14:	08021d10 	.word	0x08021d10
 801ff18:	08021d21 	.word	0x08021d21

0801ff1c <__sflush_r>:
 801ff1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ff20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ff22:	0716      	lsls	r6, r2, #28
 801ff24:	4605      	mov	r5, r0
 801ff26:	460c      	mov	r4, r1
 801ff28:	d454      	bmi.n	801ffd4 <__sflush_r+0xb8>
 801ff2a:	684b      	ldr	r3, [r1, #4]
 801ff2c:	2b00      	cmp	r3, #0
 801ff2e:	dc02      	bgt.n	801ff36 <__sflush_r+0x1a>
 801ff30:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ff32:	2b00      	cmp	r3, #0
 801ff34:	dd48      	ble.n	801ffc8 <__sflush_r+0xac>
 801ff36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ff38:	2e00      	cmp	r6, #0
 801ff3a:	d045      	beq.n	801ffc8 <__sflush_r+0xac>
 801ff3c:	2300      	movs	r3, #0
 801ff3e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ff42:	682f      	ldr	r7, [r5, #0]
 801ff44:	6a21      	ldr	r1, [r4, #32]
 801ff46:	602b      	str	r3, [r5, #0]
 801ff48:	d030      	beq.n	801ffac <__sflush_r+0x90>
 801ff4a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801ff4c:	89a3      	ldrh	r3, [r4, #12]
 801ff4e:	0759      	lsls	r1, r3, #29
 801ff50:	d505      	bpl.n	801ff5e <__sflush_r+0x42>
 801ff52:	6863      	ldr	r3, [r4, #4]
 801ff54:	1ad2      	subs	r2, r2, r3
 801ff56:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801ff58:	b10b      	cbz	r3, 801ff5e <__sflush_r+0x42>
 801ff5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801ff5c:	1ad2      	subs	r2, r2, r3
 801ff5e:	2300      	movs	r3, #0
 801ff60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ff62:	6a21      	ldr	r1, [r4, #32]
 801ff64:	4628      	mov	r0, r5
 801ff66:	47b0      	blx	r6
 801ff68:	1c43      	adds	r3, r0, #1
 801ff6a:	89a3      	ldrh	r3, [r4, #12]
 801ff6c:	d106      	bne.n	801ff7c <__sflush_r+0x60>
 801ff6e:	6829      	ldr	r1, [r5, #0]
 801ff70:	291d      	cmp	r1, #29
 801ff72:	d82b      	bhi.n	801ffcc <__sflush_r+0xb0>
 801ff74:	4a28      	ldr	r2, [pc, #160]	@ (8020018 <__sflush_r+0xfc>)
 801ff76:	40ca      	lsrs	r2, r1
 801ff78:	07d6      	lsls	r6, r2, #31
 801ff7a:	d527      	bpl.n	801ffcc <__sflush_r+0xb0>
 801ff7c:	2200      	movs	r2, #0
 801ff7e:	6062      	str	r2, [r4, #4]
 801ff80:	04d9      	lsls	r1, r3, #19
 801ff82:	6922      	ldr	r2, [r4, #16]
 801ff84:	6022      	str	r2, [r4, #0]
 801ff86:	d504      	bpl.n	801ff92 <__sflush_r+0x76>
 801ff88:	1c42      	adds	r2, r0, #1
 801ff8a:	d101      	bne.n	801ff90 <__sflush_r+0x74>
 801ff8c:	682b      	ldr	r3, [r5, #0]
 801ff8e:	b903      	cbnz	r3, 801ff92 <__sflush_r+0x76>
 801ff90:	6560      	str	r0, [r4, #84]	@ 0x54
 801ff92:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ff94:	602f      	str	r7, [r5, #0]
 801ff96:	b1b9      	cbz	r1, 801ffc8 <__sflush_r+0xac>
 801ff98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ff9c:	4299      	cmp	r1, r3
 801ff9e:	d002      	beq.n	801ffa6 <__sflush_r+0x8a>
 801ffa0:	4628      	mov	r0, r5
 801ffa2:	f7fe fbe7 	bl	801e774 <_free_r>
 801ffa6:	2300      	movs	r3, #0
 801ffa8:	6363      	str	r3, [r4, #52]	@ 0x34
 801ffaa:	e00d      	b.n	801ffc8 <__sflush_r+0xac>
 801ffac:	2301      	movs	r3, #1
 801ffae:	4628      	mov	r0, r5
 801ffb0:	47b0      	blx	r6
 801ffb2:	4602      	mov	r2, r0
 801ffb4:	1c50      	adds	r0, r2, #1
 801ffb6:	d1c9      	bne.n	801ff4c <__sflush_r+0x30>
 801ffb8:	682b      	ldr	r3, [r5, #0]
 801ffba:	2b00      	cmp	r3, #0
 801ffbc:	d0c6      	beq.n	801ff4c <__sflush_r+0x30>
 801ffbe:	2b1d      	cmp	r3, #29
 801ffc0:	d001      	beq.n	801ffc6 <__sflush_r+0xaa>
 801ffc2:	2b16      	cmp	r3, #22
 801ffc4:	d11d      	bne.n	8020002 <__sflush_r+0xe6>
 801ffc6:	602f      	str	r7, [r5, #0]
 801ffc8:	2000      	movs	r0, #0
 801ffca:	e021      	b.n	8020010 <__sflush_r+0xf4>
 801ffcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ffd0:	b21b      	sxth	r3, r3
 801ffd2:	e01a      	b.n	802000a <__sflush_r+0xee>
 801ffd4:	690f      	ldr	r7, [r1, #16]
 801ffd6:	2f00      	cmp	r7, #0
 801ffd8:	d0f6      	beq.n	801ffc8 <__sflush_r+0xac>
 801ffda:	0793      	lsls	r3, r2, #30
 801ffdc:	680e      	ldr	r6, [r1, #0]
 801ffde:	bf08      	it	eq
 801ffe0:	694b      	ldreq	r3, [r1, #20]
 801ffe2:	600f      	str	r7, [r1, #0]
 801ffe4:	bf18      	it	ne
 801ffe6:	2300      	movne	r3, #0
 801ffe8:	1bf6      	subs	r6, r6, r7
 801ffea:	608b      	str	r3, [r1, #8]
 801ffec:	2e00      	cmp	r6, #0
 801ffee:	ddeb      	ble.n	801ffc8 <__sflush_r+0xac>
 801fff0:	6a21      	ldr	r1, [r4, #32]
 801fff2:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 801fff6:	4633      	mov	r3, r6
 801fff8:	463a      	mov	r2, r7
 801fffa:	4628      	mov	r0, r5
 801fffc:	47e0      	blx	ip
 801fffe:	2800      	cmp	r0, #0
 8020000:	dc07      	bgt.n	8020012 <__sflush_r+0xf6>
 8020002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020006:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802000a:	81a3      	strh	r3, [r4, #12]
 802000c:	f04f 30ff 	mov.w	r0, #4294967295
 8020010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020012:	4407      	add	r7, r0
 8020014:	1a36      	subs	r6, r6, r0
 8020016:	e7e9      	b.n	801ffec <__sflush_r+0xd0>
 8020018:	20400001 	.word	0x20400001

0802001c <_fflush_r>:
 802001c:	b538      	push	{r3, r4, r5, lr}
 802001e:	690b      	ldr	r3, [r1, #16]
 8020020:	4605      	mov	r5, r0
 8020022:	460c      	mov	r4, r1
 8020024:	b913      	cbnz	r3, 802002c <_fflush_r+0x10>
 8020026:	2500      	movs	r5, #0
 8020028:	4628      	mov	r0, r5
 802002a:	bd38      	pop	{r3, r4, r5, pc}
 802002c:	b118      	cbz	r0, 8020036 <_fflush_r+0x1a>
 802002e:	6a03      	ldr	r3, [r0, #32]
 8020030:	b90b      	cbnz	r3, 8020036 <_fflush_r+0x1a>
 8020032:	f7fe fa25 	bl	801e480 <__sinit>
 8020036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802003a:	2b00      	cmp	r3, #0
 802003c:	d0f3      	beq.n	8020026 <_fflush_r+0xa>
 802003e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020040:	07d0      	lsls	r0, r2, #31
 8020042:	d404      	bmi.n	802004e <_fflush_r+0x32>
 8020044:	0599      	lsls	r1, r3, #22
 8020046:	d402      	bmi.n	802004e <_fflush_r+0x32>
 8020048:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802004a:	f7fe fb7c 	bl	801e746 <__retarget_lock_acquire_recursive>
 802004e:	4628      	mov	r0, r5
 8020050:	4621      	mov	r1, r4
 8020052:	f7ff ff63 	bl	801ff1c <__sflush_r>
 8020056:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020058:	07da      	lsls	r2, r3, #31
 802005a:	4605      	mov	r5, r0
 802005c:	d4e4      	bmi.n	8020028 <_fflush_r+0xc>
 802005e:	89a3      	ldrh	r3, [r4, #12]
 8020060:	059b      	lsls	r3, r3, #22
 8020062:	d4e1      	bmi.n	8020028 <_fflush_r+0xc>
 8020064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020066:	f7fe fb6f 	bl	801e748 <__retarget_lock_release_recursive>
 802006a:	e7dd      	b.n	8020028 <_fflush_r+0xc>

0802006c <memmove>:
 802006c:	4288      	cmp	r0, r1
 802006e:	b510      	push	{r4, lr}
 8020070:	eb01 0402 	add.w	r4, r1, r2
 8020074:	d902      	bls.n	802007c <memmove+0x10>
 8020076:	4284      	cmp	r4, r0
 8020078:	4623      	mov	r3, r4
 802007a:	d807      	bhi.n	802008c <memmove+0x20>
 802007c:	1e43      	subs	r3, r0, #1
 802007e:	42a1      	cmp	r1, r4
 8020080:	d008      	beq.n	8020094 <memmove+0x28>
 8020082:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020086:	f803 2f01 	strb.w	r2, [r3, #1]!
 802008a:	e7f8      	b.n	802007e <memmove+0x12>
 802008c:	4402      	add	r2, r0
 802008e:	4601      	mov	r1, r0
 8020090:	428a      	cmp	r2, r1
 8020092:	d100      	bne.n	8020096 <memmove+0x2a>
 8020094:	bd10      	pop	{r4, pc}
 8020096:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802009a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802009e:	e7f7      	b.n	8020090 <memmove+0x24>

080200a0 <_sbrk_r>:
 80200a0:	b538      	push	{r3, r4, r5, lr}
 80200a2:	4d06      	ldr	r5, [pc, #24]	@ (80200bc <_sbrk_r+0x1c>)
 80200a4:	2300      	movs	r3, #0
 80200a6:	4604      	mov	r4, r0
 80200a8:	4608      	mov	r0, r1
 80200aa:	602b      	str	r3, [r5, #0]
 80200ac:	f7e2 fc24 	bl	80028f8 <_sbrk>
 80200b0:	1c43      	adds	r3, r0, #1
 80200b2:	d102      	bne.n	80200ba <_sbrk_r+0x1a>
 80200b4:	682b      	ldr	r3, [r5, #0]
 80200b6:	b103      	cbz	r3, 80200ba <_sbrk_r+0x1a>
 80200b8:	6023      	str	r3, [r4, #0]
 80200ba:	bd38      	pop	{r3, r4, r5, pc}
 80200bc:	200028ec 	.word	0x200028ec

080200c0 <__assert_func>:
 80200c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80200c2:	4614      	mov	r4, r2
 80200c4:	461a      	mov	r2, r3
 80200c6:	4b09      	ldr	r3, [pc, #36]	@ (80200ec <__assert_func+0x2c>)
 80200c8:	681b      	ldr	r3, [r3, #0]
 80200ca:	4605      	mov	r5, r0
 80200cc:	68d8      	ldr	r0, [r3, #12]
 80200ce:	b14c      	cbz	r4, 80200e4 <__assert_func+0x24>
 80200d0:	4b07      	ldr	r3, [pc, #28]	@ (80200f0 <__assert_func+0x30>)
 80200d2:	9100      	str	r1, [sp, #0]
 80200d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80200d8:	4906      	ldr	r1, [pc, #24]	@ (80200f4 <__assert_func+0x34>)
 80200da:	462b      	mov	r3, r5
 80200dc:	f000 f858 	bl	8020190 <fiprintf>
 80200e0:	f000 f868 	bl	80201b4 <abort>
 80200e4:	4b04      	ldr	r3, [pc, #16]	@ (80200f8 <__assert_func+0x38>)
 80200e6:	461c      	mov	r4, r3
 80200e8:	e7f3      	b.n	80200d2 <__assert_func+0x12>
 80200ea:	bf00      	nop
 80200ec:	200002d4 	.word	0x200002d4
 80200f0:	08021d32 	.word	0x08021d32
 80200f4:	08021d3f 	.word	0x08021d3f
 80200f8:	08021d6d 	.word	0x08021d6d

080200fc <_calloc_r>:
 80200fc:	b570      	push	{r4, r5, r6, lr}
 80200fe:	fba1 5402 	umull	r5, r4, r1, r2
 8020102:	b934      	cbnz	r4, 8020112 <_calloc_r+0x16>
 8020104:	4629      	mov	r1, r5
 8020106:	f7fe fedb 	bl	801eec0 <_malloc_r>
 802010a:	4606      	mov	r6, r0
 802010c:	b928      	cbnz	r0, 802011a <_calloc_r+0x1e>
 802010e:	4630      	mov	r0, r6
 8020110:	bd70      	pop	{r4, r5, r6, pc}
 8020112:	220c      	movs	r2, #12
 8020114:	6002      	str	r2, [r0, #0]
 8020116:	2600      	movs	r6, #0
 8020118:	e7f9      	b.n	802010e <_calloc_r+0x12>
 802011a:	462a      	mov	r2, r5
 802011c:	4621      	mov	r1, r4
 802011e:	f7fe fa5e 	bl	801e5de <memset>
 8020122:	e7f4      	b.n	802010e <_calloc_r+0x12>

08020124 <malloc>:
 8020124:	4b02      	ldr	r3, [pc, #8]	@ (8020130 <malloc+0xc>)
 8020126:	4601      	mov	r1, r0
 8020128:	6818      	ldr	r0, [r3, #0]
 802012a:	f7fe bec9 	b.w	801eec0 <_malloc_r>
 802012e:	bf00      	nop
 8020130:	200002d4 	.word	0x200002d4

08020134 <_realloc_r>:
 8020134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020138:	4607      	mov	r7, r0
 802013a:	4614      	mov	r4, r2
 802013c:	460d      	mov	r5, r1
 802013e:	b921      	cbnz	r1, 802014a <_realloc_r+0x16>
 8020140:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020144:	4611      	mov	r1, r2
 8020146:	f7fe bebb 	b.w	801eec0 <_malloc_r>
 802014a:	b92a      	cbnz	r2, 8020158 <_realloc_r+0x24>
 802014c:	f7fe fb12 	bl	801e774 <_free_r>
 8020150:	4625      	mov	r5, r4
 8020152:	4628      	mov	r0, r5
 8020154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020158:	f000 f833 	bl	80201c2 <_malloc_usable_size_r>
 802015c:	4284      	cmp	r4, r0
 802015e:	4606      	mov	r6, r0
 8020160:	d802      	bhi.n	8020168 <_realloc_r+0x34>
 8020162:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020166:	d8f4      	bhi.n	8020152 <_realloc_r+0x1e>
 8020168:	4621      	mov	r1, r4
 802016a:	4638      	mov	r0, r7
 802016c:	f7fe fea8 	bl	801eec0 <_malloc_r>
 8020170:	4680      	mov	r8, r0
 8020172:	b908      	cbnz	r0, 8020178 <_realloc_r+0x44>
 8020174:	4645      	mov	r5, r8
 8020176:	e7ec      	b.n	8020152 <_realloc_r+0x1e>
 8020178:	42b4      	cmp	r4, r6
 802017a:	4622      	mov	r2, r4
 802017c:	4629      	mov	r1, r5
 802017e:	bf28      	it	cs
 8020180:	4632      	movcs	r2, r6
 8020182:	f7fe fae2 	bl	801e74a <memcpy>
 8020186:	4629      	mov	r1, r5
 8020188:	4638      	mov	r0, r7
 802018a:	f7fe faf3 	bl	801e774 <_free_r>
 802018e:	e7f1      	b.n	8020174 <_realloc_r+0x40>

08020190 <fiprintf>:
 8020190:	b40e      	push	{r1, r2, r3}
 8020192:	b503      	push	{r0, r1, lr}
 8020194:	4601      	mov	r1, r0
 8020196:	ab03      	add	r3, sp, #12
 8020198:	4805      	ldr	r0, [pc, #20]	@ (80201b0 <fiprintf+0x20>)
 802019a:	f853 2b04 	ldr.w	r2, [r3], #4
 802019e:	6800      	ldr	r0, [r0, #0]
 80201a0:	9301      	str	r3, [sp, #4]
 80201a2:	f000 f83d 	bl	8020220 <_vfiprintf_r>
 80201a6:	b002      	add	sp, #8
 80201a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80201ac:	b003      	add	sp, #12
 80201ae:	4770      	bx	lr
 80201b0:	200002d4 	.word	0x200002d4

080201b4 <abort>:
 80201b4:	b508      	push	{r3, lr}
 80201b6:	2006      	movs	r0, #6
 80201b8:	f000 fa06 	bl	80205c8 <raise>
 80201bc:	2001      	movs	r0, #1
 80201be:	f7e2 fb27 	bl	8002810 <_exit>

080201c2 <_malloc_usable_size_r>:
 80201c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80201c6:	1f18      	subs	r0, r3, #4
 80201c8:	2b00      	cmp	r3, #0
 80201ca:	bfbc      	itt	lt
 80201cc:	580b      	ldrlt	r3, [r1, r0]
 80201ce:	18c0      	addlt	r0, r0, r3
 80201d0:	4770      	bx	lr

080201d2 <__sfputc_r>:
 80201d2:	6893      	ldr	r3, [r2, #8]
 80201d4:	3b01      	subs	r3, #1
 80201d6:	2b00      	cmp	r3, #0
 80201d8:	b410      	push	{r4}
 80201da:	6093      	str	r3, [r2, #8]
 80201dc:	da07      	bge.n	80201ee <__sfputc_r+0x1c>
 80201de:	6994      	ldr	r4, [r2, #24]
 80201e0:	42a3      	cmp	r3, r4
 80201e2:	db01      	blt.n	80201e8 <__sfputc_r+0x16>
 80201e4:	290a      	cmp	r1, #10
 80201e6:	d102      	bne.n	80201ee <__sfputc_r+0x1c>
 80201e8:	bc10      	pop	{r4}
 80201ea:	f000 b931 	b.w	8020450 <__swbuf_r>
 80201ee:	6813      	ldr	r3, [r2, #0]
 80201f0:	1c58      	adds	r0, r3, #1
 80201f2:	6010      	str	r0, [r2, #0]
 80201f4:	7019      	strb	r1, [r3, #0]
 80201f6:	4608      	mov	r0, r1
 80201f8:	bc10      	pop	{r4}
 80201fa:	4770      	bx	lr

080201fc <__sfputs_r>:
 80201fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80201fe:	4606      	mov	r6, r0
 8020200:	460f      	mov	r7, r1
 8020202:	4614      	mov	r4, r2
 8020204:	18d5      	adds	r5, r2, r3
 8020206:	42ac      	cmp	r4, r5
 8020208:	d101      	bne.n	802020e <__sfputs_r+0x12>
 802020a:	2000      	movs	r0, #0
 802020c:	e007      	b.n	802021e <__sfputs_r+0x22>
 802020e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020212:	463a      	mov	r2, r7
 8020214:	4630      	mov	r0, r6
 8020216:	f7ff ffdc 	bl	80201d2 <__sfputc_r>
 802021a:	1c43      	adds	r3, r0, #1
 802021c:	d1f3      	bne.n	8020206 <__sfputs_r+0xa>
 802021e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08020220 <_vfiprintf_r>:
 8020220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020224:	460d      	mov	r5, r1
 8020226:	b09d      	sub	sp, #116	@ 0x74
 8020228:	4614      	mov	r4, r2
 802022a:	4698      	mov	r8, r3
 802022c:	4606      	mov	r6, r0
 802022e:	b118      	cbz	r0, 8020238 <_vfiprintf_r+0x18>
 8020230:	6a03      	ldr	r3, [r0, #32]
 8020232:	b90b      	cbnz	r3, 8020238 <_vfiprintf_r+0x18>
 8020234:	f7fe f924 	bl	801e480 <__sinit>
 8020238:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802023a:	07d9      	lsls	r1, r3, #31
 802023c:	d405      	bmi.n	802024a <_vfiprintf_r+0x2a>
 802023e:	89ab      	ldrh	r3, [r5, #12]
 8020240:	059a      	lsls	r2, r3, #22
 8020242:	d402      	bmi.n	802024a <_vfiprintf_r+0x2a>
 8020244:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020246:	f7fe fa7e 	bl	801e746 <__retarget_lock_acquire_recursive>
 802024a:	89ab      	ldrh	r3, [r5, #12]
 802024c:	071b      	lsls	r3, r3, #28
 802024e:	d501      	bpl.n	8020254 <_vfiprintf_r+0x34>
 8020250:	692b      	ldr	r3, [r5, #16]
 8020252:	b99b      	cbnz	r3, 802027c <_vfiprintf_r+0x5c>
 8020254:	4629      	mov	r1, r5
 8020256:	4630      	mov	r0, r6
 8020258:	f000 f938 	bl	80204cc <__swsetup_r>
 802025c:	b170      	cbz	r0, 802027c <_vfiprintf_r+0x5c>
 802025e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020260:	07dc      	lsls	r4, r3, #31
 8020262:	d504      	bpl.n	802026e <_vfiprintf_r+0x4e>
 8020264:	f04f 30ff 	mov.w	r0, #4294967295
 8020268:	b01d      	add	sp, #116	@ 0x74
 802026a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802026e:	89ab      	ldrh	r3, [r5, #12]
 8020270:	0598      	lsls	r0, r3, #22
 8020272:	d4f7      	bmi.n	8020264 <_vfiprintf_r+0x44>
 8020274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020276:	f7fe fa67 	bl	801e748 <__retarget_lock_release_recursive>
 802027a:	e7f3      	b.n	8020264 <_vfiprintf_r+0x44>
 802027c:	2300      	movs	r3, #0
 802027e:	9309      	str	r3, [sp, #36]	@ 0x24
 8020280:	2320      	movs	r3, #32
 8020282:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8020286:	f8cd 800c 	str.w	r8, [sp, #12]
 802028a:	2330      	movs	r3, #48	@ 0x30
 802028c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 802043c <_vfiprintf_r+0x21c>
 8020290:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8020294:	f04f 0901 	mov.w	r9, #1
 8020298:	4623      	mov	r3, r4
 802029a:	469a      	mov	sl, r3
 802029c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80202a0:	b10a      	cbz	r2, 80202a6 <_vfiprintf_r+0x86>
 80202a2:	2a25      	cmp	r2, #37	@ 0x25
 80202a4:	d1f9      	bne.n	802029a <_vfiprintf_r+0x7a>
 80202a6:	ebba 0b04 	subs.w	fp, sl, r4
 80202aa:	d00b      	beq.n	80202c4 <_vfiprintf_r+0xa4>
 80202ac:	465b      	mov	r3, fp
 80202ae:	4622      	mov	r2, r4
 80202b0:	4629      	mov	r1, r5
 80202b2:	4630      	mov	r0, r6
 80202b4:	f7ff ffa2 	bl	80201fc <__sfputs_r>
 80202b8:	3001      	adds	r0, #1
 80202ba:	f000 80a7 	beq.w	802040c <_vfiprintf_r+0x1ec>
 80202be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80202c0:	445a      	add	r2, fp
 80202c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80202c4:	f89a 3000 	ldrb.w	r3, [sl]
 80202c8:	2b00      	cmp	r3, #0
 80202ca:	f000 809f 	beq.w	802040c <_vfiprintf_r+0x1ec>
 80202ce:	2300      	movs	r3, #0
 80202d0:	f04f 32ff 	mov.w	r2, #4294967295
 80202d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80202d8:	f10a 0a01 	add.w	sl, sl, #1
 80202dc:	9304      	str	r3, [sp, #16]
 80202de:	9307      	str	r3, [sp, #28]
 80202e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80202e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80202e6:	4654      	mov	r4, sl
 80202e8:	2205      	movs	r2, #5
 80202ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80202ee:	4853      	ldr	r0, [pc, #332]	@ (802043c <_vfiprintf_r+0x21c>)
 80202f0:	f7df ff4e 	bl	8000190 <memchr>
 80202f4:	9a04      	ldr	r2, [sp, #16]
 80202f6:	b9d8      	cbnz	r0, 8020330 <_vfiprintf_r+0x110>
 80202f8:	06d1      	lsls	r1, r2, #27
 80202fa:	bf44      	itt	mi
 80202fc:	2320      	movmi	r3, #32
 80202fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020302:	0713      	lsls	r3, r2, #28
 8020304:	bf44      	itt	mi
 8020306:	232b      	movmi	r3, #43	@ 0x2b
 8020308:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802030c:	f89a 3000 	ldrb.w	r3, [sl]
 8020310:	2b2a      	cmp	r3, #42	@ 0x2a
 8020312:	d015      	beq.n	8020340 <_vfiprintf_r+0x120>
 8020314:	9a07      	ldr	r2, [sp, #28]
 8020316:	4654      	mov	r4, sl
 8020318:	2000      	movs	r0, #0
 802031a:	f04f 0c0a 	mov.w	ip, #10
 802031e:	4621      	mov	r1, r4
 8020320:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020324:	3b30      	subs	r3, #48	@ 0x30
 8020326:	2b09      	cmp	r3, #9
 8020328:	d94b      	bls.n	80203c2 <_vfiprintf_r+0x1a2>
 802032a:	b1b0      	cbz	r0, 802035a <_vfiprintf_r+0x13a>
 802032c:	9207      	str	r2, [sp, #28]
 802032e:	e014      	b.n	802035a <_vfiprintf_r+0x13a>
 8020330:	eba0 0308 	sub.w	r3, r0, r8
 8020334:	fa09 f303 	lsl.w	r3, r9, r3
 8020338:	4313      	orrs	r3, r2
 802033a:	9304      	str	r3, [sp, #16]
 802033c:	46a2      	mov	sl, r4
 802033e:	e7d2      	b.n	80202e6 <_vfiprintf_r+0xc6>
 8020340:	9b03      	ldr	r3, [sp, #12]
 8020342:	1d19      	adds	r1, r3, #4
 8020344:	681b      	ldr	r3, [r3, #0]
 8020346:	9103      	str	r1, [sp, #12]
 8020348:	2b00      	cmp	r3, #0
 802034a:	bfbb      	ittet	lt
 802034c:	425b      	neglt	r3, r3
 802034e:	f042 0202 	orrlt.w	r2, r2, #2
 8020352:	9307      	strge	r3, [sp, #28]
 8020354:	9307      	strlt	r3, [sp, #28]
 8020356:	bfb8      	it	lt
 8020358:	9204      	strlt	r2, [sp, #16]
 802035a:	7823      	ldrb	r3, [r4, #0]
 802035c:	2b2e      	cmp	r3, #46	@ 0x2e
 802035e:	d10a      	bne.n	8020376 <_vfiprintf_r+0x156>
 8020360:	7863      	ldrb	r3, [r4, #1]
 8020362:	2b2a      	cmp	r3, #42	@ 0x2a
 8020364:	d132      	bne.n	80203cc <_vfiprintf_r+0x1ac>
 8020366:	9b03      	ldr	r3, [sp, #12]
 8020368:	1d1a      	adds	r2, r3, #4
 802036a:	681b      	ldr	r3, [r3, #0]
 802036c:	9203      	str	r2, [sp, #12]
 802036e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020372:	3402      	adds	r4, #2
 8020374:	9305      	str	r3, [sp, #20]
 8020376:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8020440 <_vfiprintf_r+0x220>
 802037a:	7821      	ldrb	r1, [r4, #0]
 802037c:	2203      	movs	r2, #3
 802037e:	4650      	mov	r0, sl
 8020380:	f7df ff06 	bl	8000190 <memchr>
 8020384:	b138      	cbz	r0, 8020396 <_vfiprintf_r+0x176>
 8020386:	9b04      	ldr	r3, [sp, #16]
 8020388:	eba0 000a 	sub.w	r0, r0, sl
 802038c:	2240      	movs	r2, #64	@ 0x40
 802038e:	4082      	lsls	r2, r0
 8020390:	4313      	orrs	r3, r2
 8020392:	3401      	adds	r4, #1
 8020394:	9304      	str	r3, [sp, #16]
 8020396:	f814 1b01 	ldrb.w	r1, [r4], #1
 802039a:	482a      	ldr	r0, [pc, #168]	@ (8020444 <_vfiprintf_r+0x224>)
 802039c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80203a0:	2206      	movs	r2, #6
 80203a2:	f7df fef5 	bl	8000190 <memchr>
 80203a6:	2800      	cmp	r0, #0
 80203a8:	d03f      	beq.n	802042a <_vfiprintf_r+0x20a>
 80203aa:	4b27      	ldr	r3, [pc, #156]	@ (8020448 <_vfiprintf_r+0x228>)
 80203ac:	bb1b      	cbnz	r3, 80203f6 <_vfiprintf_r+0x1d6>
 80203ae:	9b03      	ldr	r3, [sp, #12]
 80203b0:	3307      	adds	r3, #7
 80203b2:	f023 0307 	bic.w	r3, r3, #7
 80203b6:	3308      	adds	r3, #8
 80203b8:	9303      	str	r3, [sp, #12]
 80203ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80203bc:	443b      	add	r3, r7
 80203be:	9309      	str	r3, [sp, #36]	@ 0x24
 80203c0:	e76a      	b.n	8020298 <_vfiprintf_r+0x78>
 80203c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80203c6:	460c      	mov	r4, r1
 80203c8:	2001      	movs	r0, #1
 80203ca:	e7a8      	b.n	802031e <_vfiprintf_r+0xfe>
 80203cc:	2300      	movs	r3, #0
 80203ce:	3401      	adds	r4, #1
 80203d0:	9305      	str	r3, [sp, #20]
 80203d2:	4619      	mov	r1, r3
 80203d4:	f04f 0c0a 	mov.w	ip, #10
 80203d8:	4620      	mov	r0, r4
 80203da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80203de:	3a30      	subs	r2, #48	@ 0x30
 80203e0:	2a09      	cmp	r2, #9
 80203e2:	d903      	bls.n	80203ec <_vfiprintf_r+0x1cc>
 80203e4:	2b00      	cmp	r3, #0
 80203e6:	d0c6      	beq.n	8020376 <_vfiprintf_r+0x156>
 80203e8:	9105      	str	r1, [sp, #20]
 80203ea:	e7c4      	b.n	8020376 <_vfiprintf_r+0x156>
 80203ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80203f0:	4604      	mov	r4, r0
 80203f2:	2301      	movs	r3, #1
 80203f4:	e7f0      	b.n	80203d8 <_vfiprintf_r+0x1b8>
 80203f6:	ab03      	add	r3, sp, #12
 80203f8:	9300      	str	r3, [sp, #0]
 80203fa:	462a      	mov	r2, r5
 80203fc:	4b13      	ldr	r3, [pc, #76]	@ (802044c <_vfiprintf_r+0x22c>)
 80203fe:	a904      	add	r1, sp, #16
 8020400:	4630      	mov	r0, r6
 8020402:	f3af 8000 	nop.w
 8020406:	4607      	mov	r7, r0
 8020408:	1c78      	adds	r0, r7, #1
 802040a:	d1d6      	bne.n	80203ba <_vfiprintf_r+0x19a>
 802040c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802040e:	07d9      	lsls	r1, r3, #31
 8020410:	d405      	bmi.n	802041e <_vfiprintf_r+0x1fe>
 8020412:	89ab      	ldrh	r3, [r5, #12]
 8020414:	059a      	lsls	r2, r3, #22
 8020416:	d402      	bmi.n	802041e <_vfiprintf_r+0x1fe>
 8020418:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802041a:	f7fe f995 	bl	801e748 <__retarget_lock_release_recursive>
 802041e:	89ab      	ldrh	r3, [r5, #12]
 8020420:	065b      	lsls	r3, r3, #25
 8020422:	f53f af1f 	bmi.w	8020264 <_vfiprintf_r+0x44>
 8020426:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020428:	e71e      	b.n	8020268 <_vfiprintf_r+0x48>
 802042a:	ab03      	add	r3, sp, #12
 802042c:	9300      	str	r3, [sp, #0]
 802042e:	462a      	mov	r2, r5
 8020430:	4b06      	ldr	r3, [pc, #24]	@ (802044c <_vfiprintf_r+0x22c>)
 8020432:	a904      	add	r1, sp, #16
 8020434:	4630      	mov	r0, r6
 8020436:	f7ff fc53 	bl	801fce0 <_printf_i>
 802043a:	e7e4      	b.n	8020406 <_vfiprintf_r+0x1e6>
 802043c:	08021cff 	.word	0x08021cff
 8020440:	08021d05 	.word	0x08021d05
 8020444:	08021d09 	.word	0x08021d09
 8020448:	00000000 	.word	0x00000000
 802044c:	080201fd 	.word	0x080201fd

08020450 <__swbuf_r>:
 8020450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020452:	460e      	mov	r6, r1
 8020454:	4614      	mov	r4, r2
 8020456:	4605      	mov	r5, r0
 8020458:	b118      	cbz	r0, 8020462 <__swbuf_r+0x12>
 802045a:	6a03      	ldr	r3, [r0, #32]
 802045c:	b90b      	cbnz	r3, 8020462 <__swbuf_r+0x12>
 802045e:	f7fe f80f 	bl	801e480 <__sinit>
 8020462:	69a3      	ldr	r3, [r4, #24]
 8020464:	60a3      	str	r3, [r4, #8]
 8020466:	89a3      	ldrh	r3, [r4, #12]
 8020468:	071a      	lsls	r2, r3, #28
 802046a:	d501      	bpl.n	8020470 <__swbuf_r+0x20>
 802046c:	6923      	ldr	r3, [r4, #16]
 802046e:	b943      	cbnz	r3, 8020482 <__swbuf_r+0x32>
 8020470:	4621      	mov	r1, r4
 8020472:	4628      	mov	r0, r5
 8020474:	f000 f82a 	bl	80204cc <__swsetup_r>
 8020478:	b118      	cbz	r0, 8020482 <__swbuf_r+0x32>
 802047a:	f04f 37ff 	mov.w	r7, #4294967295
 802047e:	4638      	mov	r0, r7
 8020480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020482:	6823      	ldr	r3, [r4, #0]
 8020484:	6922      	ldr	r2, [r4, #16]
 8020486:	1a98      	subs	r0, r3, r2
 8020488:	6963      	ldr	r3, [r4, #20]
 802048a:	b2f6      	uxtb	r6, r6
 802048c:	4283      	cmp	r3, r0
 802048e:	4637      	mov	r7, r6
 8020490:	dc05      	bgt.n	802049e <__swbuf_r+0x4e>
 8020492:	4621      	mov	r1, r4
 8020494:	4628      	mov	r0, r5
 8020496:	f7ff fdc1 	bl	802001c <_fflush_r>
 802049a:	2800      	cmp	r0, #0
 802049c:	d1ed      	bne.n	802047a <__swbuf_r+0x2a>
 802049e:	68a3      	ldr	r3, [r4, #8]
 80204a0:	3b01      	subs	r3, #1
 80204a2:	60a3      	str	r3, [r4, #8]
 80204a4:	6823      	ldr	r3, [r4, #0]
 80204a6:	1c5a      	adds	r2, r3, #1
 80204a8:	6022      	str	r2, [r4, #0]
 80204aa:	701e      	strb	r6, [r3, #0]
 80204ac:	6962      	ldr	r2, [r4, #20]
 80204ae:	1c43      	adds	r3, r0, #1
 80204b0:	429a      	cmp	r2, r3
 80204b2:	d004      	beq.n	80204be <__swbuf_r+0x6e>
 80204b4:	89a3      	ldrh	r3, [r4, #12]
 80204b6:	07db      	lsls	r3, r3, #31
 80204b8:	d5e1      	bpl.n	802047e <__swbuf_r+0x2e>
 80204ba:	2e0a      	cmp	r6, #10
 80204bc:	d1df      	bne.n	802047e <__swbuf_r+0x2e>
 80204be:	4621      	mov	r1, r4
 80204c0:	4628      	mov	r0, r5
 80204c2:	f7ff fdab 	bl	802001c <_fflush_r>
 80204c6:	2800      	cmp	r0, #0
 80204c8:	d0d9      	beq.n	802047e <__swbuf_r+0x2e>
 80204ca:	e7d6      	b.n	802047a <__swbuf_r+0x2a>

080204cc <__swsetup_r>:
 80204cc:	b538      	push	{r3, r4, r5, lr}
 80204ce:	4b29      	ldr	r3, [pc, #164]	@ (8020574 <__swsetup_r+0xa8>)
 80204d0:	4605      	mov	r5, r0
 80204d2:	6818      	ldr	r0, [r3, #0]
 80204d4:	460c      	mov	r4, r1
 80204d6:	b118      	cbz	r0, 80204e0 <__swsetup_r+0x14>
 80204d8:	6a03      	ldr	r3, [r0, #32]
 80204da:	b90b      	cbnz	r3, 80204e0 <__swsetup_r+0x14>
 80204dc:	f7fd ffd0 	bl	801e480 <__sinit>
 80204e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80204e4:	0719      	lsls	r1, r3, #28
 80204e6:	d422      	bmi.n	802052e <__swsetup_r+0x62>
 80204e8:	06da      	lsls	r2, r3, #27
 80204ea:	d407      	bmi.n	80204fc <__swsetup_r+0x30>
 80204ec:	2209      	movs	r2, #9
 80204ee:	602a      	str	r2, [r5, #0]
 80204f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80204f4:	81a3      	strh	r3, [r4, #12]
 80204f6:	f04f 30ff 	mov.w	r0, #4294967295
 80204fa:	e033      	b.n	8020564 <__swsetup_r+0x98>
 80204fc:	0758      	lsls	r0, r3, #29
 80204fe:	d512      	bpl.n	8020526 <__swsetup_r+0x5a>
 8020500:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020502:	b141      	cbz	r1, 8020516 <__swsetup_r+0x4a>
 8020504:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020508:	4299      	cmp	r1, r3
 802050a:	d002      	beq.n	8020512 <__swsetup_r+0x46>
 802050c:	4628      	mov	r0, r5
 802050e:	f7fe f931 	bl	801e774 <_free_r>
 8020512:	2300      	movs	r3, #0
 8020514:	6363      	str	r3, [r4, #52]	@ 0x34
 8020516:	89a3      	ldrh	r3, [r4, #12]
 8020518:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 802051c:	81a3      	strh	r3, [r4, #12]
 802051e:	2300      	movs	r3, #0
 8020520:	6063      	str	r3, [r4, #4]
 8020522:	6923      	ldr	r3, [r4, #16]
 8020524:	6023      	str	r3, [r4, #0]
 8020526:	89a3      	ldrh	r3, [r4, #12]
 8020528:	f043 0308 	orr.w	r3, r3, #8
 802052c:	81a3      	strh	r3, [r4, #12]
 802052e:	6923      	ldr	r3, [r4, #16]
 8020530:	b94b      	cbnz	r3, 8020546 <__swsetup_r+0x7a>
 8020532:	89a3      	ldrh	r3, [r4, #12]
 8020534:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8020538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802053c:	d003      	beq.n	8020546 <__swsetup_r+0x7a>
 802053e:	4621      	mov	r1, r4
 8020540:	4628      	mov	r0, r5
 8020542:	f000 f883 	bl	802064c <__smakebuf_r>
 8020546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802054a:	f013 0201 	ands.w	r2, r3, #1
 802054e:	d00a      	beq.n	8020566 <__swsetup_r+0x9a>
 8020550:	2200      	movs	r2, #0
 8020552:	60a2      	str	r2, [r4, #8]
 8020554:	6962      	ldr	r2, [r4, #20]
 8020556:	4252      	negs	r2, r2
 8020558:	61a2      	str	r2, [r4, #24]
 802055a:	6922      	ldr	r2, [r4, #16]
 802055c:	b942      	cbnz	r2, 8020570 <__swsetup_r+0xa4>
 802055e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8020562:	d1c5      	bne.n	80204f0 <__swsetup_r+0x24>
 8020564:	bd38      	pop	{r3, r4, r5, pc}
 8020566:	0799      	lsls	r1, r3, #30
 8020568:	bf58      	it	pl
 802056a:	6962      	ldrpl	r2, [r4, #20]
 802056c:	60a2      	str	r2, [r4, #8]
 802056e:	e7f4      	b.n	802055a <__swsetup_r+0x8e>
 8020570:	2000      	movs	r0, #0
 8020572:	e7f7      	b.n	8020564 <__swsetup_r+0x98>
 8020574:	200002d4 	.word	0x200002d4

08020578 <_raise_r>:
 8020578:	291f      	cmp	r1, #31
 802057a:	b538      	push	{r3, r4, r5, lr}
 802057c:	4605      	mov	r5, r0
 802057e:	460c      	mov	r4, r1
 8020580:	d904      	bls.n	802058c <_raise_r+0x14>
 8020582:	2316      	movs	r3, #22
 8020584:	6003      	str	r3, [r0, #0]
 8020586:	f04f 30ff 	mov.w	r0, #4294967295
 802058a:	bd38      	pop	{r3, r4, r5, pc}
 802058c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802058e:	b112      	cbz	r2, 8020596 <_raise_r+0x1e>
 8020590:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020594:	b94b      	cbnz	r3, 80205aa <_raise_r+0x32>
 8020596:	4628      	mov	r0, r5
 8020598:	f000 f830 	bl	80205fc <_getpid_r>
 802059c:	4622      	mov	r2, r4
 802059e:	4601      	mov	r1, r0
 80205a0:	4628      	mov	r0, r5
 80205a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80205a6:	f000 b817 	b.w	80205d8 <_kill_r>
 80205aa:	2b01      	cmp	r3, #1
 80205ac:	d00a      	beq.n	80205c4 <_raise_r+0x4c>
 80205ae:	1c59      	adds	r1, r3, #1
 80205b0:	d103      	bne.n	80205ba <_raise_r+0x42>
 80205b2:	2316      	movs	r3, #22
 80205b4:	6003      	str	r3, [r0, #0]
 80205b6:	2001      	movs	r0, #1
 80205b8:	e7e7      	b.n	802058a <_raise_r+0x12>
 80205ba:	2100      	movs	r1, #0
 80205bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80205c0:	4620      	mov	r0, r4
 80205c2:	4798      	blx	r3
 80205c4:	2000      	movs	r0, #0
 80205c6:	e7e0      	b.n	802058a <_raise_r+0x12>

080205c8 <raise>:
 80205c8:	4b02      	ldr	r3, [pc, #8]	@ (80205d4 <raise+0xc>)
 80205ca:	4601      	mov	r1, r0
 80205cc:	6818      	ldr	r0, [r3, #0]
 80205ce:	f7ff bfd3 	b.w	8020578 <_raise_r>
 80205d2:	bf00      	nop
 80205d4:	200002d4 	.word	0x200002d4

080205d8 <_kill_r>:
 80205d8:	b538      	push	{r3, r4, r5, lr}
 80205da:	4d07      	ldr	r5, [pc, #28]	@ (80205f8 <_kill_r+0x20>)
 80205dc:	2300      	movs	r3, #0
 80205de:	4604      	mov	r4, r0
 80205e0:	4608      	mov	r0, r1
 80205e2:	4611      	mov	r1, r2
 80205e4:	602b      	str	r3, [r5, #0]
 80205e6:	f7e2 f903 	bl	80027f0 <_kill>
 80205ea:	1c43      	adds	r3, r0, #1
 80205ec:	d102      	bne.n	80205f4 <_kill_r+0x1c>
 80205ee:	682b      	ldr	r3, [r5, #0]
 80205f0:	b103      	cbz	r3, 80205f4 <_kill_r+0x1c>
 80205f2:	6023      	str	r3, [r4, #0]
 80205f4:	bd38      	pop	{r3, r4, r5, pc}
 80205f6:	bf00      	nop
 80205f8:	200028ec 	.word	0x200028ec

080205fc <_getpid_r>:
 80205fc:	f7e2 b8f1 	b.w	80027e2 <_getpid>

08020600 <__swhatbuf_r>:
 8020600:	b570      	push	{r4, r5, r6, lr}
 8020602:	460c      	mov	r4, r1
 8020604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020608:	2900      	cmp	r1, #0
 802060a:	b096      	sub	sp, #88	@ 0x58
 802060c:	4615      	mov	r5, r2
 802060e:	461e      	mov	r6, r3
 8020610:	da0d      	bge.n	802062e <__swhatbuf_r+0x2e>
 8020612:	89a3      	ldrh	r3, [r4, #12]
 8020614:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020618:	f04f 0100 	mov.w	r1, #0
 802061c:	bf14      	ite	ne
 802061e:	2340      	movne	r3, #64	@ 0x40
 8020620:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8020624:	2000      	movs	r0, #0
 8020626:	6031      	str	r1, [r6, #0]
 8020628:	602b      	str	r3, [r5, #0]
 802062a:	b016      	add	sp, #88	@ 0x58
 802062c:	bd70      	pop	{r4, r5, r6, pc}
 802062e:	466a      	mov	r2, sp
 8020630:	f000 f848 	bl	80206c4 <_fstat_r>
 8020634:	2800      	cmp	r0, #0
 8020636:	dbec      	blt.n	8020612 <__swhatbuf_r+0x12>
 8020638:	9901      	ldr	r1, [sp, #4]
 802063a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802063e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020642:	4259      	negs	r1, r3
 8020644:	4159      	adcs	r1, r3
 8020646:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802064a:	e7eb      	b.n	8020624 <__swhatbuf_r+0x24>

0802064c <__smakebuf_r>:
 802064c:	898b      	ldrh	r3, [r1, #12]
 802064e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020650:	079d      	lsls	r5, r3, #30
 8020652:	4606      	mov	r6, r0
 8020654:	460c      	mov	r4, r1
 8020656:	d507      	bpl.n	8020668 <__smakebuf_r+0x1c>
 8020658:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 802065c:	6023      	str	r3, [r4, #0]
 802065e:	6123      	str	r3, [r4, #16]
 8020660:	2301      	movs	r3, #1
 8020662:	6163      	str	r3, [r4, #20]
 8020664:	b003      	add	sp, #12
 8020666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020668:	ab01      	add	r3, sp, #4
 802066a:	466a      	mov	r2, sp
 802066c:	f7ff ffc8 	bl	8020600 <__swhatbuf_r>
 8020670:	9f00      	ldr	r7, [sp, #0]
 8020672:	4605      	mov	r5, r0
 8020674:	4639      	mov	r1, r7
 8020676:	4630      	mov	r0, r6
 8020678:	f7fe fc22 	bl	801eec0 <_malloc_r>
 802067c:	b948      	cbnz	r0, 8020692 <__smakebuf_r+0x46>
 802067e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020682:	059a      	lsls	r2, r3, #22
 8020684:	d4ee      	bmi.n	8020664 <__smakebuf_r+0x18>
 8020686:	f023 0303 	bic.w	r3, r3, #3
 802068a:	f043 0302 	orr.w	r3, r3, #2
 802068e:	81a3      	strh	r3, [r4, #12]
 8020690:	e7e2      	b.n	8020658 <__smakebuf_r+0xc>
 8020692:	89a3      	ldrh	r3, [r4, #12]
 8020694:	6020      	str	r0, [r4, #0]
 8020696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802069a:	81a3      	strh	r3, [r4, #12]
 802069c:	9b01      	ldr	r3, [sp, #4]
 802069e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80206a2:	b15b      	cbz	r3, 80206bc <__smakebuf_r+0x70>
 80206a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80206a8:	4630      	mov	r0, r6
 80206aa:	f000 f81d 	bl	80206e8 <_isatty_r>
 80206ae:	b128      	cbz	r0, 80206bc <__smakebuf_r+0x70>
 80206b0:	89a3      	ldrh	r3, [r4, #12]
 80206b2:	f023 0303 	bic.w	r3, r3, #3
 80206b6:	f043 0301 	orr.w	r3, r3, #1
 80206ba:	81a3      	strh	r3, [r4, #12]
 80206bc:	89a3      	ldrh	r3, [r4, #12]
 80206be:	431d      	orrs	r5, r3
 80206c0:	81a5      	strh	r5, [r4, #12]
 80206c2:	e7cf      	b.n	8020664 <__smakebuf_r+0x18>

080206c4 <_fstat_r>:
 80206c4:	b538      	push	{r3, r4, r5, lr}
 80206c6:	4d07      	ldr	r5, [pc, #28]	@ (80206e4 <_fstat_r+0x20>)
 80206c8:	2300      	movs	r3, #0
 80206ca:	4604      	mov	r4, r0
 80206cc:	4608      	mov	r0, r1
 80206ce:	4611      	mov	r1, r2
 80206d0:	602b      	str	r3, [r5, #0]
 80206d2:	f7e2 f8ec 	bl	80028ae <_fstat>
 80206d6:	1c43      	adds	r3, r0, #1
 80206d8:	d102      	bne.n	80206e0 <_fstat_r+0x1c>
 80206da:	682b      	ldr	r3, [r5, #0]
 80206dc:	b103      	cbz	r3, 80206e0 <_fstat_r+0x1c>
 80206de:	6023      	str	r3, [r4, #0]
 80206e0:	bd38      	pop	{r3, r4, r5, pc}
 80206e2:	bf00      	nop
 80206e4:	200028ec 	.word	0x200028ec

080206e8 <_isatty_r>:
 80206e8:	b538      	push	{r3, r4, r5, lr}
 80206ea:	4d06      	ldr	r5, [pc, #24]	@ (8020704 <_isatty_r+0x1c>)
 80206ec:	2300      	movs	r3, #0
 80206ee:	4604      	mov	r4, r0
 80206f0:	4608      	mov	r0, r1
 80206f2:	602b      	str	r3, [r5, #0]
 80206f4:	f7e2 f8ea 	bl	80028cc <_isatty>
 80206f8:	1c43      	adds	r3, r0, #1
 80206fa:	d102      	bne.n	8020702 <_isatty_r+0x1a>
 80206fc:	682b      	ldr	r3, [r5, #0]
 80206fe:	b103      	cbz	r3, 8020702 <_isatty_r+0x1a>
 8020700:	6023      	str	r3, [r4, #0]
 8020702:	bd38      	pop	{r3, r4, r5, pc}
 8020704:	200028ec 	.word	0x200028ec

08020708 <floor>:
 8020708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802070c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8020710:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8020714:	2e13      	cmp	r6, #19
 8020716:	4602      	mov	r2, r0
 8020718:	460b      	mov	r3, r1
 802071a:	460c      	mov	r4, r1
 802071c:	4605      	mov	r5, r0
 802071e:	4680      	mov	r8, r0
 8020720:	dc35      	bgt.n	802078e <floor+0x86>
 8020722:	2e00      	cmp	r6, #0
 8020724:	da17      	bge.n	8020756 <floor+0x4e>
 8020726:	a334      	add	r3, pc, #208	@ (adr r3, 80207f8 <floor+0xf0>)
 8020728:	e9d3 2300 	ldrd	r2, r3, [r3]
 802072c:	f7df fd86 	bl	800023c <__adddf3>
 8020730:	2200      	movs	r2, #0
 8020732:	2300      	movs	r3, #0
 8020734:	f7e0 f9c8 	bl	8000ac8 <__aeabi_dcmpgt>
 8020738:	b150      	cbz	r0, 8020750 <floor+0x48>
 802073a:	2c00      	cmp	r4, #0
 802073c:	da57      	bge.n	80207ee <floor+0xe6>
 802073e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8020742:	432c      	orrs	r4, r5
 8020744:	2500      	movs	r5, #0
 8020746:	42ac      	cmp	r4, r5
 8020748:	4c2d      	ldr	r4, [pc, #180]	@ (8020800 <floor+0xf8>)
 802074a:	bf08      	it	eq
 802074c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8020750:	4623      	mov	r3, r4
 8020752:	462a      	mov	r2, r5
 8020754:	e024      	b.n	80207a0 <floor+0x98>
 8020756:	4f2b      	ldr	r7, [pc, #172]	@ (8020804 <floor+0xfc>)
 8020758:	4137      	asrs	r7, r6
 802075a:	ea01 0c07 	and.w	ip, r1, r7
 802075e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8020762:	d01d      	beq.n	80207a0 <floor+0x98>
 8020764:	a324      	add	r3, pc, #144	@ (adr r3, 80207f8 <floor+0xf0>)
 8020766:	e9d3 2300 	ldrd	r2, r3, [r3]
 802076a:	f7df fd67 	bl	800023c <__adddf3>
 802076e:	2200      	movs	r2, #0
 8020770:	2300      	movs	r3, #0
 8020772:	f7e0 f9a9 	bl	8000ac8 <__aeabi_dcmpgt>
 8020776:	2800      	cmp	r0, #0
 8020778:	d0ea      	beq.n	8020750 <floor+0x48>
 802077a:	2c00      	cmp	r4, #0
 802077c:	bfbe      	ittt	lt
 802077e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8020782:	4133      	asrlt	r3, r6
 8020784:	18e4      	addlt	r4, r4, r3
 8020786:	ea24 0407 	bic.w	r4, r4, r7
 802078a:	2500      	movs	r5, #0
 802078c:	e7e0      	b.n	8020750 <floor+0x48>
 802078e:	2e33      	cmp	r6, #51	@ 0x33
 8020790:	dd0a      	ble.n	80207a8 <floor+0xa0>
 8020792:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8020796:	d103      	bne.n	80207a0 <floor+0x98>
 8020798:	f7df fd50 	bl	800023c <__adddf3>
 802079c:	4602      	mov	r2, r0
 802079e:	460b      	mov	r3, r1
 80207a0:	4610      	mov	r0, r2
 80207a2:	4619      	mov	r1, r3
 80207a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80207a8:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 80207ac:	f04f 3cff 	mov.w	ip, #4294967295
 80207b0:	fa2c f707 	lsr.w	r7, ip, r7
 80207b4:	4207      	tst	r7, r0
 80207b6:	d0f3      	beq.n	80207a0 <floor+0x98>
 80207b8:	a30f      	add	r3, pc, #60	@ (adr r3, 80207f8 <floor+0xf0>)
 80207ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80207be:	f7df fd3d 	bl	800023c <__adddf3>
 80207c2:	2200      	movs	r2, #0
 80207c4:	2300      	movs	r3, #0
 80207c6:	f7e0 f97f 	bl	8000ac8 <__aeabi_dcmpgt>
 80207ca:	2800      	cmp	r0, #0
 80207cc:	d0c0      	beq.n	8020750 <floor+0x48>
 80207ce:	2c00      	cmp	r4, #0
 80207d0:	da0a      	bge.n	80207e8 <floor+0xe0>
 80207d2:	2e14      	cmp	r6, #20
 80207d4:	d101      	bne.n	80207da <floor+0xd2>
 80207d6:	3401      	adds	r4, #1
 80207d8:	e006      	b.n	80207e8 <floor+0xe0>
 80207da:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80207de:	2301      	movs	r3, #1
 80207e0:	40b3      	lsls	r3, r6
 80207e2:	441d      	add	r5, r3
 80207e4:	4545      	cmp	r5, r8
 80207e6:	d3f6      	bcc.n	80207d6 <floor+0xce>
 80207e8:	ea25 0507 	bic.w	r5, r5, r7
 80207ec:	e7b0      	b.n	8020750 <floor+0x48>
 80207ee:	2500      	movs	r5, #0
 80207f0:	462c      	mov	r4, r5
 80207f2:	e7ad      	b.n	8020750 <floor+0x48>
 80207f4:	f3af 8000 	nop.w
 80207f8:	8800759c 	.word	0x8800759c
 80207fc:	7e37e43c 	.word	0x7e37e43c
 8020800:	bff00000 	.word	0xbff00000
 8020804:	000fffff 	.word	0x000fffff

08020808 <_init>:
 8020808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802080a:	bf00      	nop
 802080c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802080e:	bc08      	pop	{r3}
 8020810:	469e      	mov	lr, r3
 8020812:	4770      	bx	lr

08020814 <_fini>:
 8020814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020816:	bf00      	nop
 8020818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802081a:	bc08      	pop	{r3}
 802081c:	469e      	mov	lr, r3
 802081e:	4770      	bx	lr
