#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ef1ea64730 .scope module, "memory" "memory" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "instruction";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 1 "writeEnable";
    .port_info 4 /INPUT 32 "writeData";
o000001ef1eadea78 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001ef1eadd230_0 .net "address", 9 0, o000001ef1eadea78;  0 drivers
o000001ef1eadeaa8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef1eadd410_0 .net "clk", 0 0, o000001ef1eadeaa8;  0 drivers
v000001ef1eadd730_0 .var "instruction", 31 0;
v000001ef1eadd2d0 .array "memory", 1023 0, 7 0;
o000001ef1eadeb08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ef1eadd4b0_0 .net "writeData", 31 0, o000001ef1eadeb08;  0 drivers
o000001ef1eadeb38 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef1eadd690_0 .net "writeEnable", 0 0, o000001ef1eadeb38;  0 drivers
E_000001ef1ead1f20 .event negedge, v000001ef1eadd410_0;
S_000001ef1eadc860 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v000001ef1eb3e550_0 .net "EX_branchTarget", 31 0, v000001ef1eb3c180_0;  1 drivers
v000001ef1eb3da10_0 .net "IR", 31 0, v000001ef1eb1e1c0_0;  1 drivers
v000001ef1eb3dd30_0 .net "Input_OF_IR", 31 0, v000001ef1eb3c680_0;  1 drivers
o000001ef1eadefb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ef1eb3e370_0 .net "Operand_2", 31 0, o000001ef1eadefb8;  0 drivers
v000001ef1eb3e690_0 .net "Operand_A", 31 0, v000001ef1eb3b8c0_0;  1 drivers
v000001ef1eb3ccf0_0 .net "Operand_B", 31 0, v000001ef1eb3c0e0_0;  1 drivers
v000001ef1eb3ddd0_0 .net "Operand_EX_2", 31 0, v000001ef1eb3b280_0;  1 drivers
v000001ef1eb3ced0_0 .net "Operand_EX_A", 31 0, v000001ef1eb3b460_0;  1 drivers
v000001ef1eb3e230_0 .net "Operand_EX_B", 31 0, v000001ef1eb3ae20_0;  1 drivers
v000001ef1eb3e2d0_0 .net "PC", 9 0, v000001ef1eb3de70_0;  1 drivers
v000001ef1eb3e5f0_0 .net "branchPC", 9 0, v000001ef1eb3d470_0;  1 drivers
o000001ef1eadf048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ef1eb3d1f0_0 .net "branchTarget", 31 0, o000001ef1eadf048;  0 drivers
v000001ef1eb3f8e0_0 .var "clk", 0 0;
v000001ef1eb40240_0 .net "input_EX_IR", 31 0, v000001ef1eb3aba0_0;  1 drivers
v000001ef1eb3e9e0_0 .net "input_EX_PC", 9 0, v000001ef1eb3ac40_0;  1 drivers
v000001ef1eb3f980_0 .net "input_OF_PC", 9 0, v000001ef1eb3b3c0_0;  1 drivers
v000001ef1eb3f020_0 .net "isImmendiate", 0 0, v000001ef1eb1dc20_0;  1 drivers
v000001ef1eb40560_0 .net "isLd", 0 0, v000001ef1eb1e580_0;  1 drivers
v000001ef1eb40060_0 .net "isMov", 0 0, v000001ef1eb1cb40_0;  1 drivers
v000001ef1eb406a0_0 .net "isReturn", 0 0, v000001ef1eb1d9a0_0;  1 drivers
v000001ef1eb401a0_0 .net "isReturn_result", 3 0, v000001ef1eaddd70_0;  1 drivers
v000001ef1eb3ea80_0 .net "isStore", 0 0, v000001ef1eb1d680_0;  1 drivers
v000001ef1eb3fca0_0 .net "isStore_result", 3 0, v000001ef1eaddeb0_0;  1 drivers
v000001ef1eb3ebc0_0 .net "is_Branch_Taken", 0 0, v000001ef1eb3e190_0;  1 drivers
v000001ef1eb3f480_0 .net "outputPC", 9 0, v000001ef1eb3aa60_0;  1 drivers
v000001ef1eb3f840_0 .net "output_OF_IR", 31 0, v000001ef1eb1d180_0;  1 drivers
v000001ef1eb40740_0 .net "output_OF_PC", 9 0, v000001ef1eb1d540_0;  1 drivers
v000001ef1eb3e8a0_0 .net "reset", 0 0, v000001ef1eb3e4b0_0;  1 drivers
S_000001ef1ea69f00 .scope module, "processor" "pipeline_top_module" 3 41, 4 28 0, S_000001ef1eadc860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 10 "branchPC";
    .port_info 6 /OUTPUT 10 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 1 "isSt";
    .port_info 9 /OUTPUT 1 "isImmendiate";
    .port_info 10 /OUTPUT 1 "isRet";
    .port_info 11 /OUTPUT 1 "isMov";
    .port_info 12 /OUTPUT 1 "isLd";
    .port_info 13 /OUTPUT 10 "input_OF_PC";
    .port_info 14 /OUTPUT 10 "output_OF_PC";
    .port_info 15 /OUTPUT 32 "branchTarget";
    .port_info 16 /OUTPUT 32 "Operand_A";
    .port_info 17 /OUTPUT 32 "Operand_B";
    .port_info 18 /OUTPUT 32 "Operand_2";
    .port_info 19 /OUTPUT 32 "output_OF_IR";
    .port_info 20 /OUTPUT 4 "isStore_result";
    .port_info 21 /OUTPUT 4 "isReturn_result";
    .port_info 22 /OUTPUT 10 "input_EX_PC";
    .port_info 23 /OUTPUT 32 "EX_branchTarget";
    .port_info 24 /OUTPUT 32 "Operand_EX_A";
    .port_info 25 /OUTPUT 32 "Operand_EX_B";
    .port_info 26 /OUTPUT 32 "Operand_EX_2";
    .port_info 27 /OUTPUT 32 "input_EX_IR";
v000001ef1eb3b140_0 .net "EX_branchTarget", 31 0, v000001ef1eb3c180_0;  alias, 1 drivers
v000001ef1eb3b780_0 .net "IR", 31 0, v000001ef1eb1e1c0_0;  alias, 1 drivers
v000001ef1eb3bc80_0 .net "Input_OF_IR", 31 0, v000001ef1eb3c680_0;  alias, 1 drivers
v000001ef1eb3be60_0 .net "Operand_2", 31 0, o000001ef1eadefb8;  alias, 0 drivers
v000001ef1eb3bf00_0 .net "Operand_A", 31 0, v000001ef1eb3b8c0_0;  alias, 1 drivers
v000001ef1eb3c360_0 .net "Operand_B", 31 0, v000001ef1eb3c0e0_0;  alias, 1 drivers
v000001ef1eb3c400_0 .net "Operand_EX_2", 31 0, v000001ef1eb3b280_0;  alias, 1 drivers
v000001ef1eb3c4a0_0 .net "Operand_EX_A", 31 0, v000001ef1eb3b460_0;  alias, 1 drivers
v000001ef1eb3cd90_0 .net "Operand_EX_B", 31 0, v000001ef1eb3ae20_0;  alias, 1 drivers
v000001ef1eb3de70_0 .var "PC", 9 0;
v000001ef1eb3d470_0 .var "branchPC", 9 0;
v000001ef1eb3cf70_0 .net "branchTarget", 31 0, o000001ef1eadf048;  alias, 0 drivers
v000001ef1eb3d010_0 .net "clk", 0 0, v000001ef1eb3f8e0_0;  1 drivers
v000001ef1eb3d0b0_0 .net "input_EX_IR", 31 0, v000001ef1eb3aba0_0;  alias, 1 drivers
v000001ef1eb3e050_0 .net "input_EX_PC", 9 0, v000001ef1eb3ac40_0;  alias, 1 drivers
v000001ef1eb3dfb0_0 .net "input_OF_PC", 9 0, v000001ef1eb3b3c0_0;  alias, 1 drivers
o000001ef1eadee68 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef1eb3d290_0 .net "is", 0 0, o000001ef1eadee68;  0 drivers
v000001ef1eb3dc90_0 .net "isAdd", 0 0, v000001ef1eb1db80_0;  1 drivers
v000001ef1eb3db50_0 .net "isAnd", 0 0, v000001ef1eb1d7c0_0;  1 drivers
v000001ef1eb3d510_0 .net "isAsr", 0 0, v000001ef1eb1de00_0;  1 drivers
v000001ef1eb3d830_0 .net "isBeq", 0 0, v000001ef1eb1d900_0;  1 drivers
v000001ef1eb3e730_0 .net "isBgt", 0 0, v000001ef1eb1e8a0_0;  1 drivers
v000001ef1eb3c890_0 .net "isCall", 0 0, v000001ef1eb1e940_0;  1 drivers
v000001ef1eb3df10_0 .net "isCmp", 0 0, v000001ef1eb1d220_0;  1 drivers
v000001ef1eb3cbb0_0 .net "isDiv", 0 0, v000001ef1eb1d040_0;  1 drivers
v000001ef1eb3c930_0 .net "isImmendiate", 0 0, v000001ef1eb1dc20_0;  alias, 1 drivers
v000001ef1eb3d6f0_0 .net "isLd", 0 0, v000001ef1eb1e580_0;  alias, 1 drivers
v000001ef1eb3d330_0 .net "isLsl", 0 0, v000001ef1eb1e9e0_0;  1 drivers
v000001ef1eb3d3d0_0 .net "isLsr", 0 0, v000001ef1eb1d360_0;  1 drivers
v000001ef1eb3e0f0_0 .net "isMod", 0 0, v000001ef1eb1e6c0_0;  1 drivers
v000001ef1eb3d5b0_0 .net "isMov", 0 0, v000001ef1eb1cb40_0;  alias, 1 drivers
v000001ef1eb3c9d0_0 .net "isMul", 0 0, v000001ef1eb1d4a0_0;  1 drivers
v000001ef1eb3ce30_0 .net "isNot", 0 0, v000001ef1eb1d5e0_0;  1 drivers
v000001ef1eb3dbf0_0 .net "isOr", 0 0, v000001ef1eb1df40_0;  1 drivers
v000001ef1eb3ca70_0 .net "isRet", 0 0, v000001ef1eb1d9a0_0;  alias, 1 drivers
v000001ef1eb3dab0_0 .net "isReturn_result", 3 0, v000001ef1eaddd70_0;  alias, 1 drivers
v000001ef1eb3cb10_0 .net "isSt", 0 0, v000001ef1eb1d680_0;  alias, 1 drivers
v000001ef1eb3d790_0 .net "isStore_result", 3 0, v000001ef1eaddeb0_0;  alias, 1 drivers
v000001ef1eb3d970_0 .net "isSub", 0 0, v000001ef1eb1dcc0_0;  1 drivers
v000001ef1eb3d150_0 .net "isUbranch", 0 0, v000001ef1eb1cbe0_0;  1 drivers
v000001ef1eb3d650_0 .net "isWb", 0 0, v000001ef1eb1da40_0;  1 drivers
v000001ef1eb3e190_0 .var "is_Branch_Taken", 0 0;
v000001ef1eb3cc50_0 .net "output_IF_PC", 9 0, v000001ef1eb3aa60_0;  alias, 1 drivers
v000001ef1eb3e410_0 .net "output_OF_IR", 31 0, v000001ef1eb1d180_0;  alias, 1 drivers
v000001ef1eb3d8d0_0 .net "output_OF_PC", 9 0, v000001ef1eb1d540_0;  alias, 1 drivers
v000001ef1eb3e4b0_0 .var "reset", 0 0;
E_000001ef1ead14a0 .event anyedge, v000001ef1eb1d540_0;
S_000001ef1eaa8400 .scope module, "OperandFetch" "OF_stage" 4 139, 5 1 0, S_000001ef1ea69f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "Input_OF_PC";
    .port_info 2 /INPUT 32 "Input_OF_IR";
    .port_info 3 /INPUT 1 "isStore";
    .port_info 4 /INPUT 1 "isReturn";
    .port_info 5 /INPUT 1 "isImmendiate";
    .port_info 6 /OUTPUT 10 "output_OF_PC";
    .port_info 7 /OUTPUT 32 "branchTarget";
    .port_info 8 /INPUT 32 "Operand_A";
    .port_info 9 /INPUT 32 "Operand_B";
    .port_info 10 /OUTPUT 32 "Operand_2";
    .port_info 11 /OUTPUT 32 "output_OF_IR";
    .port_info 12 /OUTPUT 4 "isStore_result";
    .port_info 13 /OUTPUT 4 "isReturn_result";
v000001ef1eaddff0_0 .net "Input_OF_IR", 31 0, v000001ef1eb3c680_0;  alias, 1 drivers
v000001ef1eadd550_0 .net "Input_OF_PC", 9 0, v000001ef1eb3b3c0_0;  alias, 1 drivers
v000001ef1eadd0f0_0 .net "Operand_2", 31 0, o000001ef1eadefb8;  alias, 0 drivers
v000001ef1eadd870_0 .net "Operand_A", 31 0, v000001ef1eb3b8c0_0;  alias, 1 drivers
v000001ef1eadd370_0 .net "Operand_B", 31 0, v000001ef1eb3c0e0_0;  alias, 1 drivers
v000001ef1eaddcd0_0 .net "branchTarget", 31 0, o000001ef1eadf048;  alias, 0 drivers
v000001ef1eadd910_0 .net "clk", 0 0, v000001ef1eb3f8e0_0;  alias, 1 drivers
v000001ef1eadd9b0_0 .var "immediateVlaue", 17 0;
v000001ef1eadda50_0 .net "isImmendiate", 0 0, v000001ef1eb1dc20_0;  alias, 1 drivers
v000001ef1eaddc30_0 .net "isReturn", 0 0, v000001ef1eb1d9a0_0;  alias, 1 drivers
v000001ef1eb1e080_0 .net "isReturn_result", 3 0, v000001ef1eaddd70_0;  alias, 1 drivers
v000001ef1eb1d720_0 .net "isStore", 0 0, o000001ef1eadee68;  alias, 0 drivers
v000001ef1eb1dae0_0 .net "isStore_result", 3 0, v000001ef1eaddeb0_0;  alias, 1 drivers
v000001ef1eb1d180_0 .var "output_OF_IR", 31 0;
v000001ef1eb1d540_0 .var "output_OF_PC", 9 0;
v000001ef1eb1e800_0 .var "ra", 3 0;
v000001ef1eb1d860_0 .var "rd", 3 0;
v000001ef1eb1d400_0 .var "rs1", 3 0;
v000001ef1eb1d2c0_0 .var "rs2", 3 0;
E_000001ef1ead1aa0 .event anyedge, v000001ef1eaddff0_0, v000001ef1eadd550_0;
S_000001ef1eaa8590 .scope module, "isRet_Mux" "mux2x1_4bit" 5 34, 6 1 0, S_000001ef1eaa8400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
v000001ef1eadd7d0_0 .net "input0", 3 0, v000001ef1eb1d400_0;  1 drivers
v000001ef1eaddb90_0 .net "input1", 3 0, v000001ef1eb1e800_0;  1 drivers
v000001ef1eaddd70_0 .var "output_y", 3 0;
v000001ef1eadd5f0_0 .net "selectLine", 0 0, v000001ef1eb1d9a0_0;  alias, 1 drivers
E_000001ef1ead1560 .event anyedge, v000001ef1eadd5f0_0, v000001ef1eaddb90_0, v000001ef1eadd7d0_0;
S_000001ef1ea91160 .scope module, "isStore_mux" "mux2x1_4bit" 5 27, 6 1 0, S_000001ef1eaa8400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
v000001ef1eaddf50_0 .net "input0", 3 0, v000001ef1eb1d2c0_0;  1 drivers
v000001ef1eadde10_0 .net "input1", 3 0, v000001ef1eb1d860_0;  1 drivers
v000001ef1eaddeb0_0 .var "output_y", 3 0;
v000001ef1eaddaf0_0 .net "selectLine", 0 0, o000001ef1eadee68;  alias, 0 drivers
E_000001ef1ead1e20 .event anyedge, v000001ef1eaddaf0_0, v000001ef1eadde10_0, v000001ef1eaddf50_0;
S_000001ef1ea912f0 .scope module, "controlUnit" "Control_Unit" 4 113, 7 1 0, S_000001ef1ea69f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /OUTPUT 1 "isSt";
    .port_info 2 /OUTPUT 1 "isLd";
    .port_info 3 /OUTPUT 1 "isBeq";
    .port_info 4 /OUTPUT 1 "isBgt";
    .port_info 5 /OUTPUT 1 "isRet";
    .port_info 6 /OUTPUT 1 "isImmendiate";
    .port_info 7 /OUTPUT 1 "isWb";
    .port_info 8 /OUTPUT 1 "isUbranch";
    .port_info 9 /OUTPUT 1 "isCall";
    .port_info 10 /OUTPUT 1 "isAdd";
    .port_info 11 /OUTPUT 1 "isSub";
    .port_info 12 /OUTPUT 1 "isCmp";
    .port_info 13 /OUTPUT 1 "isMul";
    .port_info 14 /OUTPUT 1 "isDiv";
    .port_info 15 /OUTPUT 1 "isMod";
    .port_info 16 /OUTPUT 1 "isLsl";
    .port_info 17 /OUTPUT 1 "isLsr";
    .port_info 18 /OUTPUT 1 "isAsr";
    .port_info 19 /OUTPUT 1 "isOr";
    .port_info 20 /OUTPUT 1 "isAnd";
    .port_info 21 /OUTPUT 1 "isNot";
    .port_info 22 /OUTPUT 1 "isMov";
v000001ef1eb1cd20_0 .var "I", 0 0;
v000001ef1eb1e620_0 .net "Input_OF_IR", 31 0, v000001ef1eb3c680_0;  alias, 1 drivers
v000001ef1eb1db80_0 .var "isAdd", 0 0;
v000001ef1eb1d7c0_0 .var "isAnd", 0 0;
v000001ef1eb1de00_0 .var "isAsr", 0 0;
v000001ef1eb1d900_0 .var "isBeq", 0 0;
v000001ef1eb1e8a0_0 .var "isBgt", 0 0;
v000001ef1eb1e940_0 .var "isCall", 0 0;
v000001ef1eb1d220_0 .var "isCmp", 0 0;
v000001ef1eb1d040_0 .var "isDiv", 0 0;
v000001ef1eb1dc20_0 .var "isImmendiate", 0 0;
v000001ef1eb1e580_0 .var "isLd", 0 0;
v000001ef1eb1e9e0_0 .var "isLsl", 0 0;
v000001ef1eb1d360_0 .var "isLsr", 0 0;
v000001ef1eb1e6c0_0 .var "isMod", 0 0;
v000001ef1eb1cb40_0 .var "isMov", 0 0;
v000001ef1eb1d4a0_0 .var "isMul", 0 0;
v000001ef1eb1d5e0_0 .var "isNot", 0 0;
v000001ef1eb1df40_0 .var "isOr", 0 0;
v000001ef1eb1d9a0_0 .var "isRet", 0 0;
v000001ef1eb1d680_0 .var "isSt", 0 0;
v000001ef1eb1dcc0_0 .var "isSub", 0 0;
v000001ef1eb1cbe0_0 .var "isUbranch", 0 0;
v000001ef1eb1da40_0 .var "isWb", 0 0;
v000001ef1eb1dd60_0 .var "op1", 0 0;
v000001ef1eb1dea0_0 .var "op2", 0 0;
v000001ef1eb1dfe0_0 .var "op3", 0 0;
v000001ef1eb1e120_0 .var "op4", 0 0;
v000001ef1eb1d0e0_0 .var "op5", 0 0;
E_000001ef1ead1fa0 .event anyedge, v000001ef1eaddff0_0;
S_000001ef1ea731a0 .scope module, "iFetch" "IF_cycle" 4 95, 8 1 0, S_000001ef1ea69f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 10 "branchPC";
    .port_info 5 /OUTPUT 32 "IR";
    .port_info 6 /OUTPUT 10 "outputPC";
v000001ef1eb1e440_0 .net "IR", 31 0, v000001ef1eb1e1c0_0;  alias, 1 drivers
v000001ef1eb3ab00_0 .var "PC", 9 0;
L_000001ef1eb40868 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v000001ef1eb3c720_0 .net/2u *"_ivl_0", 9 0, L_000001ef1eb40868;  1 drivers
v000001ef1eb3a880_0 .var "address", 9 0;
v000001ef1eb3b1e0_0 .net "branchPC", 9 0, v000001ef1eb3d470_0;  alias, 1 drivers
v000001ef1eb3b320_0 .net "clk", 0 0, v000001ef1eb3f8e0_0;  alias, 1 drivers
v000001ef1eb3a920_0 .net "inputPC", 9 0, v000001ef1eb3de70_0;  alias, 1 drivers
v000001ef1eb3bdc0_0 .net "is_Branch_Taken", 0 0, v000001ef1eb3e190_0;  alias, 1 drivers
v000001ef1eb3a9c0_0 .net "mux_nextPC", 9 0, v000001ef1eb1cfa0_0;  1 drivers
v000001ef1eb3aa60_0 .var "outputPC", 9 0;
v000001ef1eb3af60_0 .net "reset", 0 0, v000001ef1eb3e4b0_0;  alias, 1 drivers
E_000001ef1ead1820/0 .event negedge, v000001ef1eadd910_0;
E_000001ef1ead1820/1 .event posedge, v000001ef1eb3af60_0;
E_000001ef1ead1820 .event/or E_000001ef1ead1820/0, E_000001ef1ead1820/1;
L_000001ef1eb3ec60 .arith/sum 10, v000001ef1eb3ab00_0, L_000001ef1eb40868;
S_000001ef1ea73eb0 .scope module, "iMemory" "InstructionMemory" 8 27, 9 76 0, S_000001ef1ea731a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001ef1eb1e760_0 .net "address", 9 0, v000001ef1eb3a880_0;  1 drivers
v000001ef1eb1cc80_0 .var/i "file", 31 0;
v000001ef1eb1e260_0 .var/i "i", 31 0;
v000001ef1eb1e1c0_0 .var "instruction", 31 0;
v000001ef1eb1cdc0 .array "instructionMemory", 4095 0, 7 0;
v000001ef1eb1ce60_0 .var/i "readResult", 31 0;
v000001ef1eb1e300_0 .var "temp", 31 0;
E_000001ef1ead20e0 .event anyedge, v000001ef1eb1e760_0;
S_000001ef1ea74040 .scope module, "pc_mux" "mux2x1" 8 15, 10 2 0, S_000001ef1ea731a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
v000001ef1eb1e3a0_0 .net "input0", 9 0, L_000001ef1eb3ec60;  1 drivers
v000001ef1eb1cf00_0 .net "input1", 9 0, v000001ef1eb3d470_0;  alias, 1 drivers
v000001ef1eb1cfa0_0 .var "output_y", 9 0;
v000001ef1eb1e4e0_0 .net "selectLine", 0 0, v000001ef1eb3e190_0;  alias, 1 drivers
E_000001ef1ead15a0 .event anyedge, v000001ef1eb1e4e0_0, v000001ef1eb1cf00_0, v000001ef1eb1e3a0_0;
S_000001ef1eaa2f50 .scope module, "latch_if_of" "IF_OF_Latch" 4 105, 11 1 0, S_000001ef1ea69f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /OUTPUT 10 "Input_OF_PC";
    .port_info 4 /OUTPUT 32 "OF_instruction";
v000001ef1eb3bb40_0 .net "IF_instruction", 31 0, v000001ef1eb1e1c0_0;  alias, 1 drivers
v000001ef1eb3b3c0_0 .var "Input_OF_PC", 9 0;
v000001ef1eb3c680_0 .var "OF_instruction", 31 0;
v000001ef1eb3c540_0 .net "clk", 0 0, v000001ef1eb3f8e0_0;  alias, 1 drivers
v000001ef1eb3c5e0_0 .net "output_IF_PC", 9 0, v000001ef1eb3aa60_0;  alias, 1 drivers
E_000001ef1ead1860 .event negedge, v000001ef1eadd910_0;
S_000001ef1eaa30e0 .scope module, "of_ex_latch" "OF_EX_Latch" 4 157, 12 1 0, S_000001ef1ea69f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /OUTPUT 10 "input_EX_PC";
    .port_info 8 /OUTPUT 32 "EX_branchTarget";
    .port_info 9 /OUTPUT 32 "Operand_EX_A";
    .port_info 10 /OUTPUT 32 "Operand_EX_B";
    .port_info 11 /OUTPUT 32 "Operand_EX_2";
    .port_info 12 /OUTPUT 32 "input_EX_IR";
v000001ef1eb3c180_0 .var "EX_branchTarget", 31 0;
v000001ef1eb3c2c0_0 .net "OF_branchTarget", 31 0, o000001ef1eadf048;  alias, 0 drivers
v000001ef1eb3b280_0 .var "Operand_EX_2", 31 0;
v000001ef1eb3b460_0 .var "Operand_EX_A", 31 0;
v000001ef1eb3ae20_0 .var "Operand_EX_B", 31 0;
v000001ef1eb3aec0_0 .net "Operand_OF_2", 31 0, o000001ef1eadefb8;  alias, 0 drivers
v000001ef1eb3b960_0 .net "Operand_OF_A", 31 0, v000001ef1eb3b8c0_0;  alias, 1 drivers
v000001ef1eb3b820_0 .net "Operand_OF_B", 31 0, v000001ef1eb3c0e0_0;  alias, 1 drivers
v000001ef1eb3bfa0_0 .net "clk", 0 0, v000001ef1eb3f8e0_0;  alias, 1 drivers
v000001ef1eb3aba0_0 .var "input_EX_IR", 31 0;
v000001ef1eb3ac40_0 .var "input_EX_PC", 9 0;
v000001ef1eb3b5a0_0 .net "output_OF_IR", 31 0, v000001ef1eb1d180_0;  alias, 1 drivers
v000001ef1eb3c040_0 .net "output_OF_PC", 9 0, v000001ef1eb1d540_0;  alias, 1 drivers
S_000001ef1ea7d5c0 .scope module, "r_File_processor" "registerFile" 4 85, 13 3 0, S_000001ef1ea69f00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "op1";
    .port_info 4 /INPUT 4 "op2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
v000001ef1eb3baa0_0 .net "clk", 0 0, v000001ef1eb3f8e0_0;  alias, 1 drivers
o000001ef1eae06f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ef1eb3b500_0 .net "dReg", 3 0, o000001ef1eae06f8;  0 drivers
v000001ef1eb3b640_0 .var/i "k", 31 0;
v000001ef1eb3ba00_0 .net "op1", 3 0, v000001ef1eaddd70_0;  alias, 1 drivers
v000001ef1eb3bd20_0 .net "op2", 3 0, v000001ef1eaddeb0_0;  alias, 1 drivers
v000001ef1eb3b8c0_0 .var "rdData1", 31 0;
v000001ef1eb3c0e0_0 .var "rdData2", 31 0;
v000001ef1eb3bbe0 .array "registerfile", 15 0, 31 0;
v000001ef1eb3ad80_0 .net "reset", 0 0, v000001ef1eb3e4b0_0;  alias, 1 drivers
v000001ef1eb3b6e0_0 .var "temp", 0 0;
o000001ef1eae0a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ef1eb3b0a0_0 .net "wrData", 31 0, o000001ef1eae0a88;  0 drivers
o000001ef1eae0ab8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef1eb3c220_0 .net "writeEnable", 0 0, o000001ef1eae0ab8;  0 drivers
v000001ef1eb3bbe0_0 .array/port v000001ef1eb3bbe0, 0;
v000001ef1eb3bbe0_1 .array/port v000001ef1eb3bbe0, 1;
v000001ef1eb3bbe0_2 .array/port v000001ef1eb3bbe0, 2;
E_000001ef1ead14e0/0 .event anyedge, v000001ef1eaddd70_0, v000001ef1eb3bbe0_0, v000001ef1eb3bbe0_1, v000001ef1eb3bbe0_2;
v000001ef1eb3bbe0_3 .array/port v000001ef1eb3bbe0, 3;
v000001ef1eb3bbe0_4 .array/port v000001ef1eb3bbe0, 4;
v000001ef1eb3bbe0_5 .array/port v000001ef1eb3bbe0, 5;
v000001ef1eb3bbe0_6 .array/port v000001ef1eb3bbe0, 6;
E_000001ef1ead14e0/1 .event anyedge, v000001ef1eb3bbe0_3, v000001ef1eb3bbe0_4, v000001ef1eb3bbe0_5, v000001ef1eb3bbe0_6;
v000001ef1eb3bbe0_7 .array/port v000001ef1eb3bbe0, 7;
v000001ef1eb3bbe0_8 .array/port v000001ef1eb3bbe0, 8;
v000001ef1eb3bbe0_9 .array/port v000001ef1eb3bbe0, 9;
v000001ef1eb3bbe0_10 .array/port v000001ef1eb3bbe0, 10;
E_000001ef1ead14e0/2 .event anyedge, v000001ef1eb3bbe0_7, v000001ef1eb3bbe0_8, v000001ef1eb3bbe0_9, v000001ef1eb3bbe0_10;
v000001ef1eb3bbe0_11 .array/port v000001ef1eb3bbe0, 11;
v000001ef1eb3bbe0_12 .array/port v000001ef1eb3bbe0, 12;
v000001ef1eb3bbe0_13 .array/port v000001ef1eb3bbe0, 13;
v000001ef1eb3bbe0_14 .array/port v000001ef1eb3bbe0, 14;
E_000001ef1ead14e0/3 .event anyedge, v000001ef1eb3bbe0_11, v000001ef1eb3bbe0_12, v000001ef1eb3bbe0_13, v000001ef1eb3bbe0_14;
v000001ef1eb3bbe0_15 .array/port v000001ef1eb3bbe0, 15;
E_000001ef1ead14e0/4 .event anyedge, v000001ef1eb3bbe0_15, v000001ef1eaddeb0_0;
E_000001ef1ead14e0 .event/or E_000001ef1ead14e0/0, E_000001ef1ead14e0/1, E_000001ef1ead14e0/2, E_000001ef1ead14e0/3, E_000001ef1ead14e0/4;
    .scope S_000001ef1ea64730;
T_0 ;
    %wait E_000001ef1ead1f20;
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ef1eadd2d0, 4;
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ef1eadd2d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ef1eadd2d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ef1eadd2d0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef1eadd730_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ef1ea64730;
T_1 ;
    %wait E_000001ef1ead1f20;
    %load/vec4 v000001ef1eadd690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001ef1eadd4b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef1eadd2d0, 0, 4;
    %load/vec4 v000001ef1eadd4b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef1eadd2d0, 0, 4;
    %load/vec4 v000001ef1eadd4b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef1eadd2d0, 0, 4;
    %load/vec4 v000001ef1eadd4b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001ef1eadd230_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef1eadd2d0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ef1ea7d5c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef1eb3b6e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001ef1ea7d5c0;
T_3 ;
    %wait E_000001ef1ead14e0;
    %load/vec4 v000001ef1eb3ba00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ef1eb3bbe0, 4;
    %store/vec4 v000001ef1eb3b8c0_0, 0, 32;
    %load/vec4 v000001ef1eb3bd20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ef1eb3bbe0, 4;
    %store/vec4 v000001ef1eb3c0e0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ef1ea7d5c0;
T_4 ;
    %wait E_000001ef1ead1820;
    %load/vec4 v000001ef1eb3ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef1eb3b640_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ef1eb3b640_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v000001ef1eb3b640_0;
    %ix/getv/s 3, v000001ef1eb3b640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef1eb3bbe0, 0, 4;
    %load/vec4 v000001ef1eb3b640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef1eb3b640_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ef1eb3c220_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %pushi/vec4 0, 0, 1;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ef1eb3b0a0_0;
    %load/vec4 v000001ef1eb3b500_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef1eb3bbe0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ef1ea74040;
T_5 ;
    %wait E_000001ef1ead15a0;
    %load/vec4 v000001ef1eb1e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ef1eb1cf00_0;
    %store/vec4 v000001ef1eb1cfa0_0, 0, 10;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ef1eb1e3a0_0;
    %store/vec4 v000001ef1eb1cfa0_0, 0, 10;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ef1ea73eb0;
T_6 ;
    %vpi_func 9 90 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v000001ef1eb1cc80_0, 0, 32;
    %load/vec4 v000001ef1eb1cc80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 9 92 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 9 93 "$finish" {0 0 0};
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef1eb1e260_0, 0, 32;
T_6.2 ;
    %vpi_func 9 98 "$feof" 32, v000001ef1eb1cc80_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_6.3, 8;
    %vpi_func 9 99 "$fscanf" 32, v000001ef1eb1cc80_0, "%h\012", v000001ef1eb1e300_0 {0 0 0};
    %store/vec4 v000001ef1eb1ce60_0, 0, 32;
    %load/vec4 v000001ef1eb1ce60_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_6.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ef1eb1e300_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_6.6;
    %jmp/0xz  T_6.4, 4;
    %vpi_call 9 104 "$display", "Reached a blank line or end of file at index %0d", v000001ef1eb1e260_0 {0 0 0};
    %vpi_call 9 105 "$finish" {0 0 0};
T_6.4 ;
    %load/vec4 v000001ef1eb1e300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ef1eb1e260_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001ef1eb1cdc0, 4, 0;
    %load/vec4 v000001ef1eb1e300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ef1eb1e260_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001ef1eb1cdc0, 4, 0;
    %load/vec4 v000001ef1eb1e300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001ef1eb1e260_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001ef1eb1cdc0, 4, 0;
    %load/vec4 v000001ef1eb1e300_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001ef1eb1e260_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001ef1eb1cdc0, 4, 0;
    %load/vec4 v000001ef1eb1e260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef1eb1e260_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 9 119 "$fclose", v000001ef1eb1cc80_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 9 122 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_6;
    .scope S_000001ef1ea73eb0;
T_7 ;
    %wait E_000001ef1ead20e0;
    %load/vec4 v000001ef1eb1e760_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %load/vec4 v000001ef1eb1e760_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef1eb1e760_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef1eb1e760_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ef1eb1cdc0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef1eb1e1c0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ef1ea731a0;
T_8 ;
    %wait E_000001ef1ead1820;
    %load/vec4 v000001ef1eb3af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ef1eb3ab00_0, 0;
    %delay 2000, 0;
    %vpi_call 8 38 "$display", "Resetting everything" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %delay 4000, 0;
    %load/vec4 v000001ef1eb3ab00_0;
    %assign/vec4 v000001ef1eb3a880_0, 0;
    %load/vec4 v000001ef1eb3ab00_0;
    %assign/vec4 v000001ef1eb3aa60_0, 0;
    %load/vec4 v000001ef1eb3a9c0_0;
    %assign/vec4 v000001ef1eb3ab00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ef1eaa2f50;
T_9 ;
    %wait E_000001ef1ead1860;
    %delay 2000, 0;
    %load/vec4 v000001ef1eb3c5e0_0;
    %assign/vec4 v000001ef1eb3b3c0_0, 0;
    %load/vec4 v000001ef1eb3bb40_0;
    %assign/vec4 v000001ef1eb3c680_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ef1ea912f0;
T_10 ;
    %wait E_000001ef1ead1fa0;
    %load/vec4 v000001ef1eb1e620_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v000001ef1eb1cd20_0, 0;
    %load/vec4 v000001ef1eb1e620_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v000001ef1eb1dd60_0, 0;
    %load/vec4 v000001ef1eb1e620_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v000001ef1eb1dea0_0, 0;
    %load/vec4 v000001ef1eb1e620_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v000001ef1eb1dfe0_0, 0;
    %load/vec4 v000001ef1eb1e620_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v000001ef1eb1e120_0, 0;
    %load/vec4 v000001ef1eb1e620_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001ef1eb1d0e0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1d680_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1e580_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1d900_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1e8a0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1d9a0_0, 0;
    %load/vec4 v000001ef1eb1cd20_0;
    %assign/vec4 v000001ef1eb1dc20_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %load/vec4 v000001ef1eb1e120_0;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %or;
    %and;
    %or;
    %inv;
    %load/vec4 v000001ef1eb1d0e0_0;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %or;
    %assign/vec4 v000001ef1eb1da40_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %or;
    %and;
    %assign/vec4 v000001ef1eb1cbe0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1e940_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %or;
    %assign/vec4 v000001ef1eb1db80_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1dcc0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1d220_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1d4a0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1d040_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1e6c0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1e9e0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1d360_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1de00_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1df40_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1d7c0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %inv;
    %and;
    %assign/vec4 v000001ef1eb1d5e0_0, 0;
    %load/vec4 v000001ef1eb1d0e0_0;
    %inv;
    %load/vec4 v000001ef1eb1e120_0;
    %and;
    %load/vec4 v000001ef1eb1dfe0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dea0_0;
    %inv;
    %and;
    %load/vec4 v000001ef1eb1dd60_0;
    %and;
    %assign/vec4 v000001ef1eb1cb40_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ef1ea91160;
T_11 ;
    %wait E_000001ef1ead1e20;
    %load/vec4 v000001ef1eaddaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001ef1eadde10_0;
    %store/vec4 v000001ef1eaddeb0_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ef1eaddf50_0;
    %store/vec4 v000001ef1eaddeb0_0, 0, 4;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001ef1eaa8590;
T_12 ;
    %wait E_000001ef1ead1560;
    %load/vec4 v000001ef1eadd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001ef1eaddb90_0;
    %store/vec4 v000001ef1eaddd70_0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ef1eadd7d0_0;
    %store/vec4 v000001ef1eaddd70_0, 0, 4;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001ef1eaa8400;
T_13 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ef1eb1e800_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_000001ef1eaa8400;
T_14 ;
    %wait E_000001ef1ead1aa0;
    %load/vec4 v000001ef1eaddff0_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001ef1eb1d860_0, 0;
    %load/vec4 v000001ef1eaddff0_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v000001ef1eb1d400_0, 0;
    %load/vec4 v000001ef1eaddff0_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v000001ef1eb1d2c0_0, 0;
    %load/vec4 v000001ef1eaddff0_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v000001ef1eadd9b0_0, 0;
    %load/vec4 v000001ef1eadd550_0;
    %assign/vec4 v000001ef1eb1d540_0, 0;
    %load/vec4 v000001ef1eaddff0_0;
    %assign/vec4 v000001ef1eb1d180_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ef1eaa30e0;
T_15 ;
    %wait E_000001ef1ead1860;
    %delay 6000, 0;
    %vpi_call 12 20 "$display", " output_OF_PC %d  output_OF_IR %h", v000001ef1eb3c040_0, v000001ef1eb3b5a0_0 {0 0 0};
    %load/vec4 v000001ef1eb3c040_0;
    %assign/vec4 v000001ef1eb3ac40_0, 0;
    %load/vec4 v000001ef1eb3c2c0_0;
    %assign/vec4 v000001ef1eb3c180_0, 0;
    %load/vec4 v000001ef1eb3b960_0;
    %assign/vec4 v000001ef1eb3b460_0, 0;
    %load/vec4 v000001ef1eb3b820_0;
    %assign/vec4 v000001ef1eb3ae20_0, 0;
    %load/vec4 v000001ef1eb3aec0_0;
    %assign/vec4 v000001ef1eb3b280_0, 0;
    %load/vec4 v000001ef1eb3b5a0_0;
    %assign/vec4 v000001ef1eb3aba0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ef1ea69f00;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef1eb3e4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef1eb3e190_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ef1eb3d470_0, 0, 10;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef1eb3e4b0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001ef1ea69f00;
T_17 ;
    %wait E_000001ef1ead14a0;
    %vpi_call 4 187 "$display", "Hello World  PC %d", v000001ef1eb3d8d0_0 {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001ef1eadc860;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef1eb3f8e0_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ef1eb3f8e0_0;
    %inv;
    %store/vec4 v000001ef1eb3f8e0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_000001ef1eadc860;
T_19 ;
    %vpi_call 3 79 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ef1eadc860 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001ef1eadc860;
T_20 ;
    %delay 150000, 0;
    %vpi_call 3 87 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./memory.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./OF_Cycle.v";
    "./4_bit_mux2x1.v";
    "./ControlUnit.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./mux_2x1.v";
    "./IF_OF_latch.v";
    "./OF_EX_latch.v";
    "./registerFile.v";
