
---------- Begin Simulation Statistics ----------
final_tick                               2122421868000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63269                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702608                       # Number of bytes of host memory used
host_op_rate                                    63473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37214.74                       # Real time elapsed on the host
host_tick_rate                               57031747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354537586                       # Number of instructions simulated
sim_ops                                    2362146488                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.122422                       # Number of seconds simulated
sim_ticks                                2122421868000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.469657                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              291397007                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           333140676                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18955262                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        460378181                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38810447                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39232965                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          422518                       # Number of indirect misses.
system.cpu0.branchPred.lookups              585115672                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3970703                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801832                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13473027                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554963547                       # Number of branches committed
system.cpu0.commit.bw_lim_events             54280996                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       90061894                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224495505                       # Number of instructions committed
system.cpu0.commit.committedOps            2228302649                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3960756527                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562595                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.287131                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2849191398     71.94%     71.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    660707626     16.68%     88.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    169962175      4.29%     92.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    163766641      4.13%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     36135081      0.91%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11101823      0.28%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7202166      0.18%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8408621      0.21%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     54280996      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3960756527                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44153941                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150611289                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691501221                       # Number of loads committed
system.cpu0.commit.membars                    7608877                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608883      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238562482     55.58%     55.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695303045     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264709953     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228302649                       # Class of committed instruction
system.cpu0.commit.refs                     960013026                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224495505                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228302649                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.905962                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.905962                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            612493653                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5505619                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290320651                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2353331419                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1726943023                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1616642160                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13497378                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18123300                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10327814                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  585115672                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                420647851                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2271579974                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5657058                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2379714528                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          409                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37959358                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138005                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1689343784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330207454                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561279                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3979904028                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2304813762     57.91%     57.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1241468383     31.19%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               228204815      5.73%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               166322833      4.18%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24258016      0.61%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6996612      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  222097      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612011      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5499      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3979904028                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      259899757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13646439                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566397783                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542157                       # Inst execution rate
system.cpu0.iew.exec_refs                  1000329839                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275257276                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              518105066                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            726862325                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810916                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6802818                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276744079                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2318336865                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            725072563                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10546020                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2298637525                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3691624                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8038645                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13497378                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15666405                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       176121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33002289                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        56248                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24283                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8759404                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35361104                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8232274                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24283                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1982206                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11664233                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                948723451                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2282107943                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895188                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849285856                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538258                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2282227170                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2809924243                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1457098609                       # number of integer regfile writes
system.cpu0.ipc                              0.524669                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524669                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611829      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1274004276     55.17%     55.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18330343      0.79%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802423      0.16%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           733584423     31.77%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271850202     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2309183546                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4726459                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002047                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 744538     15.75%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3569208     75.52%     91.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               412711      8.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2306298124                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8603220467                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2282107893                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2408394158                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2306916589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2309183546                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       90034212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           222991                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           839                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38654587                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3979904028                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580211                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2284147891     57.39%     57.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1210810133     30.42%     87.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          384670640      9.67%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79714713      2.00%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16291767      0.41%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2001882      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1363082      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             698336      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             205584      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3979904028                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544644                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38981111                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5019998                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           726862325                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276744079                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4239803785                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5041768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              562165131                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421137644                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24835356                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1742761011                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14719692                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40560                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2857612734                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2337178840                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1499692572                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1608951462                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11809433                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13497378                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52310068                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                78554923                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2857612690                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        218978                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8856                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51822631                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8813                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6224802998                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4655920493                       # The number of ROB writes
system.cpu0.timesIdled                       56193901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.835035                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17470112                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18617899                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1755848                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31826711                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            896121                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         904724                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8603                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34933691                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48091                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801574                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1360965                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29512374                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2956628                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405407                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13108842                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130042081                       # Number of instructions committed
system.cpu1.commit.committedOps             133843839                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    630413469                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.212311                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.891559                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    573502216     90.97%     90.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28557733      4.53%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9713048      1.54%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9098993      1.44%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2034149      0.32%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       761056      0.12%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3559391      0.56%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       230255      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2956628      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    630413469                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456401                       # Number of function calls committed.
system.cpu1.commit.int_insts                125248363                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36886418                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77433733     57.85%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40687992     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8118690      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133843839                       # Class of committed instruction
system.cpu1.commit.refs                      48806694                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130042081                       # Number of Instructions Simulated
system.cpu1.committedOps                    133843839                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.873487                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.873487                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            550739748                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               413229                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16934062                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152377524                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21458696                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50807918                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1362076                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1067526                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8616804                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34933691                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20663175                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    609312753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               139197                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152559227                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3513924                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055121                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21915491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18366233                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.240721                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         632985242                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.247022                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.699199                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               539912121     85.30%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                52953820      8.37%     93.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24276635      3.84%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10521029      1.66%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3384296      0.53%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1872550      0.30%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63112      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     884      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     795      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           632985242                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         773099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1473411                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31282646                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.225652                       # Inst execution rate
system.cpu1.iew.exec_refs                    51674666                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12315154                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              478174683                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39841680                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802248                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1099611                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12564951                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146939206                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39359512                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1426883                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143009012                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3321811                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4592167                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1362076                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12139009                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45400                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          900855                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        23900                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1374                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2559                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2955262                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       644675                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1374                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       506354                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        967057                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80165838                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142099553                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864092                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69270666                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.224217                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142137278                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               177894591                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95500343                       # number of integer regfile writes
system.cpu1.ipc                              0.205192                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205192                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603383      5.26%      5.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84734126     58.67%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43544939     30.15%     94.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8553298      5.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144435895                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4044967                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028005                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 722322     17.86%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3019880     74.66%     92.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               302763      7.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             140877465                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         926157820                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142099541                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160035654                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135533520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144435895                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405686                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13095366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           255847                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           279                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5148422                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    632985242                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228182                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.696058                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          544537915     86.03%     86.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56801996      8.97%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18297644      2.89%     97.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6165973      0.97%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5180210      0.82%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             720321      0.11%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             865981      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             299255      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             115947      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      632985242                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227904                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23464773                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2223445                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39841680                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12564951                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       633758341                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3611079359                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              516902605                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89308476                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24885496                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24584965                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3323436                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                25626                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            187216727                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150213760                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100959182                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54278101                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6571546                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1362076                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35829033                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11650706                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       187216715                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28462                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48691188                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   774409327                       # The number of ROB reads
system.cpu1.rob.rob_writes                  296484940                       # The number of ROB writes
system.cpu1.timesIdled                          14158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12053759                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7367                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12093291                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                286523                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16450810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32785411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       308506                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       168322                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122406863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7689327                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244848044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7857649                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12321644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5646267                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10688240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4128054                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4128051                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12321644                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49235106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49235106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1414141568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1414141568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              543                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16450904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16450904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16450904                       # Request fanout histogram
system.membus.respLayer1.occupancy        85179571279                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59470499727                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    360126785.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   553627570.067554                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       179500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1463626500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2119900980500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2520887500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    354442967                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       354442967                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    354442967                       # number of overall hits
system.cpu0.icache.overall_hits::total      354442967                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66204883                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66204883                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66204883                       # number of overall misses
system.cpu0.icache.overall_misses::total     66204883                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 863619262997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 863619262997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 863619262997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 863619262997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    420647850                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    420647850                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    420647850                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    420647850                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.157388                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.157388                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.157388                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.157388                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13044.646012                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13044.646012                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13044.646012                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13044.646012                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1448                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    27.846154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62387517                       # number of writebacks
system.cpu0.icache.writebacks::total         62387517                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3817332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3817332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3817332                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3817332                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62387551                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62387551                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62387551                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62387551                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 765147789998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 765147789998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 765147789998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 765147789998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.148313                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.148313                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.148313                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.148313                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12264.430607                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12264.430607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12264.430607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12264.430607                       # average overall mshr miss latency
system.cpu0.icache.replacements              62387517                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    354442967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      354442967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66204883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66204883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 863619262997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 863619262997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    420647850                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    420647850                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.157388                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.157388                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13044.646012                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13044.646012                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3817332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3817332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62387551                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62387551                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 765147789998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 765147789998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.148313                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.148313                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12264.430607                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12264.430607                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          416830257                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62387517                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.681309                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        903683249                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       903683249                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    865283260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       865283260                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    865283260                       # number of overall hits
system.cpu0.dcache.overall_hits::total      865283260                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81935047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81935047                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81935047                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81935047                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1734813271768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1734813271768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1734813271768                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1734813271768                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947218307                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947218307                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947218307                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947218307                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086501                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086501                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086501                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086501                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21173.030776                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21173.030776                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21173.030776                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21173.030776                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10111757                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       552395                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           191670                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6576                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.756076                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.001673                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56292806                       # number of writebacks
system.cpu0.dcache.writebacks::total         56292806                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27103055                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27103055                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27103055                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27103055                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54831992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54831992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54831992                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54831992                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 898673693932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 898673693932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 898673693932                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 898673693932                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057887                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16389.586830                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16389.586830                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16389.586830                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16389.586830                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56292806                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    615822843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      615822843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     66691355                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     66691355                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1237372995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1237372995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682514198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682514198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097714                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097714                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18553.724025                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18553.724025                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18000176                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18000176                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48691179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48691179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 708964949500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 708964949500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14560.439161                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14560.439161                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249460417                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249460417                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15243692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15243692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 497440276268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 497440276268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264704109                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264704109                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057588                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057588                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32632.532609                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32632.532609                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9102879                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9102879                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6140813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6140813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 189708744432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 189708744432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30893.099079                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30893.099079                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2714                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2714                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14731500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14731500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.458446                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.458446                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5427.966102                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5427.966102                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2697                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2697                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002872                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002872                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66235.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66235.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5695                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5695                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       805000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       805000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028820                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028820                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4763.313609                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4763.313609                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       636000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       636000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028820                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028820                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3763.313609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3763.313609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333639                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333639                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468193                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468193                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 123463073500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 123463073500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801832                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801832                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84091.855430                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84091.855430                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468193                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468193                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 121994880500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 121994880500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83091.855430                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83091.855430                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995597                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          923925336                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56299936                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.410771                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995597                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999862                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958363814                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958363814                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62268418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52702239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1239235                       # number of demand (read+write) hits
system.l2.demand_hits::total                116224350                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62268418                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52702239                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14458                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1239235                       # number of overall hits
system.l2.overall_hits::total               116224350                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            119132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3588422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2476611                       # number of demand (read+write) misses
system.l2.demand_misses::total                6189907                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           119132                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3588422                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5742                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2476611                       # number of overall misses
system.l2.overall_misses::total               6189907                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10851116500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 349638570493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    547143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 256352811498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     617389641491                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10851116500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 349638570493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    547143000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 256352811498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    617389641491                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62387550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56290661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3715846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122414257                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62387550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56290661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3715846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122414257                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.284257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.666500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050565                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.284257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.666500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050565                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91084.817681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97435.187526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95287.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103509.518248                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99741.343689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91084.817681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97435.187526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95287.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103509.518248                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99741.343689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 56                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             56                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8392676                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5646267                       # number of writebacks
system.l2.writebacks::total                   5646267                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         370829                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         157820                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              528811                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        370829                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        157820                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             528811                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       119031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3217593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2318791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5661096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       119031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3217593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2318791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10984162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16645258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9656560001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 289952597997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    487445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 220037028501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 520133631499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9656560001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 289952597997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    487445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 220037028501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 911354059194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1431487690693                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.281238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.624028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.281238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.624028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81126.429258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90114.752859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85802.675585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94892.997472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91878.609990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81126.429258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90114.752859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85802.675585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94892.997472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82969.830488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85999.729815                       # average overall mshr miss latency
system.l2.replacements                       23982702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13368946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13368946                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13368946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13368946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108767955                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108767955                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108767955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108767955                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10984162                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10984162                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 911354059194                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 911354059194                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82969.830488                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82969.830488                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.620690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.814815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         2500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1818.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       963500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       357000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1320500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.620690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20072.916667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20007.575758                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        32000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        32000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         3200                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        83500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       121500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       205000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5173643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           553216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5726859                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2432210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1951500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4383710                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 243256735497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 201913474999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  445170210496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7605853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2504716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10110569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.319781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.779130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100014.692603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103465.782731                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101551.017402                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       182440                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        77405                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           259845                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2249770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1874095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4123865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 206284791499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 176597349500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 382882140999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.295795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.748227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.407877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91691.502464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94230.735101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92845.459538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62268418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62282876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       119132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10851116500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    547143000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11398259500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62387550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62407750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.284257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91084.817681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95287.878788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91278.084309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           162                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       119031                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       124712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9656560001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    487445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10144005001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.281238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81126.429258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85802.675585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81339.446092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47528596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       686019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          48214615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1156212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       525111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1681323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 106381834996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54439336499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160821171495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48684808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1211130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49895938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.433571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92008.935209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103672.055049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95651.562189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       188389                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        80415                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       268804                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       967823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       444696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1412519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  83667806498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43439679001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127107485499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.367174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86449.491796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97683.988615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89986.389917                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          974                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           80                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1054                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          758                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           41                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             799                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13174498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1449000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14623498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1732                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1853                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.437644                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.338843                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.431193                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17380.604222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 35341.463415                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18302.250313                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          212                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          225                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          574                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10962987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       558000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11520987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.315242                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.231405                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.309768                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20078.730769                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20071.405923                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999944                       # Cycle average of tags in use
system.l2.tags.total_refs                   254811895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23983968                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.624259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.349001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.223589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.239734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.054271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.124777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.345700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1980408864                       # Number of tag accesses
system.l2.tags.data_accesses               1980408864                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7618240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     206149824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        363584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     148484160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    690164672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1052780480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7618240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       363584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7981824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361361088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361361088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         119035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3221091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2320065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10783823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16449695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5646267                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5646267                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3589409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         97129523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           171306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69959777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    325177893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             496027908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3589409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       171306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3760715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170258841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170258841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170258841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3589409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        97129523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          171306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69959777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    325177893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            666286750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5572504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    119035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3102615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2248544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10748698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012926478750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       341624                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       341625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31330023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5249992                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16449695                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5646267                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16449695                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5646267                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 225122                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73763                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            803969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            834621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            814300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            894681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1383797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1399319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1174186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1115648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1036182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1275941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           987007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           986154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           879234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           859412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           870825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           909297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            286866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            297151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            292998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            295230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            363619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            423081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            418580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            417351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            381858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            411738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           364376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           355421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           310121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           310378                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 552344752687                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                81122865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            856555496437                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34043.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52793.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12069807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3015412                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16449695                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5646267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3237539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3356084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3627069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2083866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1714516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1234359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  328565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  250424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  181057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   74618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  55034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  36330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  14423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 315563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 352780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 365067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 369381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 370156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 370402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 374620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 385118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 370791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 367050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 361179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 353746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 350142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 352065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6711829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.843217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.937757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.367416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2077797     30.96%     30.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3281143     48.89%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       504496      7.52%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       378005      5.63%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       139567      2.08%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58109      0.87%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55815      0.83%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36220      0.54%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       180677      2.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6711829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       341625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.492347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    409.883066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       341620    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        341625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       341624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.311708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296345     86.75%     86.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5146      1.51%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26207      7.67%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9140      2.68%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3235      0.95%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1031      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              342      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        341624                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1038372672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14407808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               356639232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1052780480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            361361088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       489.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    496.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2122421786500                       # Total gap between requests
system.mem_ctrls.avgGap                      96054.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7618240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    198567360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       363584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    143906816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    687916672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    356639232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3589408.927066331729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 93556970.456167578697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 171306.188219127420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67803115.944902241230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 324118726.051497697830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168034092.268408536911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       119035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3221091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2320065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10783823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5646267                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4717722403                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 157168625800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    247895883                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 123980674094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 570440578257                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50618975414113                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39633.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48793.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43635.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53438.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52897.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8965033.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23583077280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12534680070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         55720931280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14499134640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     167541644400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     335097237300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     532822850400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1141799555370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.970124                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1381661258994                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  70872100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 669888509006                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24339474600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12936707190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         60122519940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14589221400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     167541644400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     529562050530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     369063007680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1178154625740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.099174                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 953716842797                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  70872100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1097832925203                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21491101982.142857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101981827087.707458                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     94.05%     94.05% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       163500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 780895542500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   317169301500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1805252566500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20640920                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20640920                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20640920                       # number of overall hits
system.cpu1.icache.overall_hits::total       20640920                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22255                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22255                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22255                       # number of overall misses
system.cpu1.icache.overall_misses::total        22255                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    817412500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    817412500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    817412500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    817412500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20663175                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20663175                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20663175                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20663175                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001077                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001077                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001077                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001077                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36729.386655                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36729.386655                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36729.386655                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36729.386655                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20168                       # number of writebacks
system.cpu1.icache.writebacks::total            20168                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2055                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2055                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2055                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2055                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20200                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20200                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20200                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20200                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    734381000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    734381000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    734381000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    734381000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000978                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000978                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000978                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000978                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36355.495050                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36355.495050                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36355.495050                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36355.495050                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20168                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20640920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20640920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22255                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22255                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    817412500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    817412500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20663175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20663175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001077                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001077                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36729.386655                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36729.386655                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2055                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2055                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20200                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20200                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    734381000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    734381000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000978                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000978                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36355.495050                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36355.495050                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995570                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20181931                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20168                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1000.690748                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        290187000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995570                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999862                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41346550                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41346550                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37763558                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37763558                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37763558                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37763558                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8646596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8646596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8646596                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8646596                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 511841095785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 511841095785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 511841095785                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 511841095785                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46410154                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46410154                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46410154                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46410154                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186308                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186308                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186308                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186308                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59195.676054                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59195.676054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59195.676054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59195.676054                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3286944                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       237465                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            49376                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2786                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.569669                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.235104                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3715795                       # number of writebacks
system.cpu1.dcache.writebacks::total          3715795                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6272896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6272896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6272896                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6272896                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2373700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2373700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2373700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2373700                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 160882291099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 160882291099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 160882291099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 160882291099                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051146                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051146                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051146                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67777.011037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67777.011037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67777.011037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67777.011037                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3715795                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33444063                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33444063                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4847843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4847843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 260619215500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 260619215500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38291906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38291906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.126602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.126602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53759.829990                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53759.829990                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3636219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3636219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1211624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1211624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64726297500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64726297500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53421.108776                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53421.108776                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4319495                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4319495                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3798753                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3798753                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 251221880285                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 251221880285                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8118248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8118248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.467928                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.467928                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66132.723103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66132.723103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2636677                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2636677                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1162076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1162076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  96155993599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96155993599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.143144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.143144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82745.012890                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82745.012890                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7543000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7543000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324324                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324324                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48352.564103                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48352.564103                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 80043.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80043.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       593500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       593500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238411                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238411                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5495.370370                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5495.370370                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.238411                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.238411                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4523.148148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4523.148148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451804                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451804                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349770                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349770                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118110137500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118110137500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355056                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355056                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87503.898812                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87503.898812                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349770                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349770                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 116760367500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 116760367500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355056                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355056                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86503.898812                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86503.898812                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.837533                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43938057                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3723368                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.800622                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        290198500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.837533                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901173                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901173                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104148719                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104148719                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2122421868000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112304695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19015213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109047338                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18336435                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17049807                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10124561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10124561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62407750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49896946                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1853                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1853                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187162616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168885631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11155421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367264236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7985604224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7205342144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2583552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    475625024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15669154944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        41048058                       # Total snoops (count)
system.tol2bus.snoopTraffic                 362321664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        163464264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.225539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              155307619     95.01%     95.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7964271      4.87%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 190795      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1579      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          163464264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       244840315980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84456249812                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93587247126                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5588272118                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30352395                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2333075147500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 457162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730492                       # Number of bytes of host memory used
host_op_rate                                   459474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6012.61                       # Real time elapsed on the host
host_tick_rate                               35035236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2748738186                       # Number of instructions simulated
sim_ops                                    2762641553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.210653                       # Number of seconds simulated
sim_ticks                                210653279500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.204852                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26247842                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29757821                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           650992                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39265289                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3358346                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3365261                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6915                       # Number of indirect misses.
system.cpu0.branchPred.lookups               54591256                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3115                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1859                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573776                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774380                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9721500                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11202376                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200745780                       # Number of instructions committed
system.cpu0.commit.committedOps             203892860                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    416367218                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.489695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.437126                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    341252332     81.96%     81.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31791872      7.64%     89.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     17170949      4.12%     93.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10451315      2.51%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3448038      0.83%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       638430      0.15%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1600631      0.38%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       292151      0.07%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9721500      2.33%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    416367218                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999023                       # Number of function calls committed.
system.cpu0.commit.int_insts                191306657                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868793                       # Number of loads committed
system.cpu0.commit.membars                    4721094                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721225      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149004632     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870500     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219023      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203892860                       # Class of committed instruction
system.cpu0.commit.refs                      50089741                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200745780                       # Number of Instructions Simulated
system.cpu0.committedOps                    203892860                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.093107                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.093107                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            307744209                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77295                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25821953                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216865505                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22550246                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 83121558                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574487                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               152539                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4179353                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   54591256                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34215141                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    381348949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               139335                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     218134018                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           69                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1303418                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129923                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36169068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29606188                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.519141                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         418169853                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.529169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               277198620     66.29%     66.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                82036832     19.62%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47190328     11.28%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8485911      2.03%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   54754      0.01%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1610115      0.39%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   16677      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575144      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1472      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           418169853                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      639                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     455                       # number of floating regfile writes
system.cpu0.idleCycles                        2012627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583220                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52517580                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.507575                       # Inst execution rate
system.cpu0.iew.exec_refs                    54059865                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4723587                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               13118114                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             48713141                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576644                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            97679                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4856609                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          214929333                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49336278                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           343771                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            213273994                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                241237                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             61636145                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574487                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             62048129                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       564321                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          278302                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16255                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2844348                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       635661                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           446                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425523                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157697                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                163966611                       # num instructions consuming a value
system.cpu0.iew.wb_count                    211340618                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752076                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123315379                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.502973                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     211426895                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               276537636                       # number of integer regfile reads
system.cpu0.int_regfile_writes              154336210                       # number of integer regfile writes
system.cpu0.ipc                              0.477759                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.477759                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721600      2.21%      2.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            154631958     72.39%     74.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27426      0.01%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49448      0.02%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                232      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                84      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49463231     23.16%     97.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4723390      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            183      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             213617764                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    748                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1461                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          700                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               797                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     518136                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002426                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 407226     78.59%     78.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     78.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      3      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                108667     20.97%     99.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2203      0.43%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             209413552                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         845953885                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    211339918                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        225965438                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 208631208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                213617764                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298125                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11036476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            31828                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           966                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4742001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    418169853                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.510840                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.014401                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          296124767     70.81%     70.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68348126     16.34%     87.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35791486      8.56%     95.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6270381      1.50%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7339271      1.76%     98.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1124445      0.27%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2546112      0.61%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             382578      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             242687      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      418169853                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.508393                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2421016                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          677672                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            48713141                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4856609                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       420182480                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1124079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               76754775                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752232                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1625508                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                24178616                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              44309107                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                92442                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            280710846                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             215807461                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          157702699                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 85230950                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3169115                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574487                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51468902                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8950472                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              674                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       280710172                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     179962123                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574643                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13211389                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574529                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   621736781                       # The number of ROB reads
system.cpu0.rob.rob_writes                  432089968                       # The number of ROB writes
system.cpu0.timesIdled                          84788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  361                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.108486                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27399481                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30407215                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983598                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40112376                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3000057                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3000693                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             636                       # Number of indirect misses.
system.cpu1.branchPred.lookups               55336012                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          501                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1524                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981684                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334719                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9017202                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17111889                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454820                       # Number of instructions committed
system.cpu1.commit.committedOps             196602205                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    362359017                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.542562                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.489027                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    288594077     79.64%     79.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31807198      8.78%     88.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16766353      4.63%     93.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10327373      2.85%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3215064      0.89%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       797300      0.22%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1545340      0.43%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       289110      0.08%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9017202      2.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    362359017                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123259                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018616                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43433932                       # Number of loads committed
system.cpu1.commit.membars                    4721436                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721436      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540906     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435456     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904231      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602205                       # Class of committed instruction
system.cpu1.commit.refs                      47339687                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454820                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602205                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.888937                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.888937                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            250005610                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2117                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26791559                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             216884039                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22541023                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 87708225                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981981                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3049                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3847299                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   55336012                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34191731                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    329477739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95326                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     219372268                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1967790                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151430                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          34622504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30399538                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.600323                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         365084138                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.609509                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.951752                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               223232815     61.15%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                82340163     22.55%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                47602235     13.04%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8759759      2.40%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196887      0.05%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1377827      0.38%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     211      0.00%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573874      0.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     367      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           365084138                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         339874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1019802                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52251831                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.572656                       # Inst execution rate
system.cpu1.iew.exec_refs                    51259484                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946059                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14566625                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             47850107                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576083                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           149282                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4048371                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          213473918                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47313425                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           702240                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            209262357                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                255282                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             40755265                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981981                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             41156556                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       272211                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1512                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4416175                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       142616                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       716833                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        302969                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                160970429                       # num instructions consuming a value
system.cpu1.iew.wb_count                    207586997                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747700                       # average fanout of values written-back
system.cpu1.iew.wb_producers                120357542                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.568072                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     207780609                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               271547867                       # number of integer regfile reads
system.cpu1.int_regfile_writes              151473579                       # number of integer regfile writes
system.cpu1.ipc                              0.529398                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.529398                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721715      2.25%      2.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            153798155     73.25%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  84      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            47499433     22.62%     98.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945114      1.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             209964597                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     481655                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002294                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 436213     90.57%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 45433      9.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    9      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             205724537                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         785556873                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    207586997                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        230345653                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 207176167                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                209964597                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297751                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16871713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61886                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           643                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7556385                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    365084138                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.575113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.054055                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          245637256     67.28%     67.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65129622     17.84%     85.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           37081738     10.16%     95.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6132943      1.68%     96.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            6891052      1.89%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1337583      0.37%     99.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2328191      0.64%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             314623      0.09%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             231130      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      365084138                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.574578                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2290008                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          648676                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            47850107                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4048371                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    279                       # number of misc regfile reads
system.cpu1.numCycles                       365424012                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    55808220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               58303147                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777834                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1737503                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24152116                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              28411441                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               158813                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            280241903                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             215179371                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          157263723                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 89426500                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3065904                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981981                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35509077                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14485889                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       280241903                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     156711317                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574520                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11281794                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574510                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   567054908                       # The number of ROB reads
system.cpu1.rob.rob_writes                  430289738                       # The number of ROB writes
system.cpu1.timesIdled                           4506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7874037                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1927                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7901243                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                193523                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10918719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21718140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       270934                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       201853                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7325646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5409889                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14650450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5611742                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10876911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505132                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10294407                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              969                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            670                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40046                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40046                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10876916                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32635097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32635097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    731013696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               731013696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1505                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10918601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10918601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10918601                       # Request fanout histogram
system.membus.respLayer1.occupancy        56199977806                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25927729575                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   210653279500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   210653279500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 78                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14411769.230769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16662188.415315                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36160000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   210091220500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    562059000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34075002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34075002                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34075002                       # number of overall hits
system.cpu0.icache.overall_hits::total       34075002                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       140139                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        140139                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       140139                       # number of overall misses
system.cpu0.icache.overall_misses::total       140139                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2779869500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2779869500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2779869500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2779869500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34215141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34215141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34215141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34215141                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004096                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004096                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004096                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004096                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 19836.515888                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19836.515888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 19836.515888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19836.515888                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1152                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       104071                       # number of writebacks
system.cpu0.icache.writebacks::total           104071                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36068                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36068                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36068                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36068                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       104071                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       104071                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       104071                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       104071                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2315493500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2315493500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2315493500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2315493500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003042                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003042                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003042                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003042                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22249.171239                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22249.171239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22249.171239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22249.171239                       # average overall mshr miss latency
system.cpu0.icache.replacements                104071                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34075002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34075002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       140139                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       140139                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2779869500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2779869500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34215141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34215141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 19836.515888                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19836.515888                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36068                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36068                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       104071                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       104071                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2315493500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2315493500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22249.171239                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22249.171239                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34179332                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           104103                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           328.322258                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         68534353                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        68534353                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40359366                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40359366                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40359366                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40359366                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8303388                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8303388                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8303388                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8303388                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 500441254281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 500441254281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 500441254281                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 500441254281                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48662754                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48662754                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48662754                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48662754                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.170631                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.170631                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.170631                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.170631                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60269.525437                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60269.525437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60269.525437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60269.525437                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     37938605                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1859                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           695914                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.516226                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4115532                       # number of writebacks
system.cpu0.dcache.writebacks::total          4115532                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4206952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4206952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4206952                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4206952                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4096436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4096436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4096436                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4096436                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 269691567017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 269691567017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 269691567017                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 269691567017                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.084180                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.084180                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.084180                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.084180                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 65835.659831                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65835.659831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 65835.659831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65835.659831                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4115532                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38721588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38721588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7295791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7295791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 425722881000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 425722881000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46017379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46017379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.158544                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.158544                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 58351.847113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58351.847113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3305757                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3305757                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3990034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3990034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 262464322500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 262464322500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086707                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086707                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65779.971424                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65779.971424                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1637778                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1637778                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1007597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1007597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  74718373281                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  74718373281                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.380890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.380890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74155.017612                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74155.017612                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       901195                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       901195                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106402                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106402                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7227244517                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7227244517                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040222                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040222                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67923.953657                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67923.953657                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553598                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553598                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20480                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20480                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    522841500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    522841500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25529.370117                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25529.370117                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          259                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          259                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20221                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20221                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    492544500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    492544500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012846                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24358.068345                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24358.068345                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573321                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573321                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          391                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          391                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2349500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2349500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573712                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573712                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000248                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000248                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6008.951407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6008.951407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          391                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          391                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1959500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1959500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000248                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5011.508951                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5011.508951                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          902                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            902                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9996500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9996500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1859                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1859                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.514793                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.514793                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10445.663532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10445.663532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9039500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9039500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.514793                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.514793                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9445.663532                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9445.663532                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996723                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47606351                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4117082                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.563129                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996723                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107741856                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107741856                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               92201                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1740237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1440650                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3275354                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              92201                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1740237                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2266                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1440650                       # number of overall hits
system.l2.overall_hits::total                 3275354                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2375220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2542                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1657750                       # number of demand (read+write) misses
system.l2.demand_misses::total                4047383                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11871                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2375220                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2542                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1657750                       # number of overall misses
system.l2.overall_misses::total               4047383                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1064725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 242757107488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    229438500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 175288234496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     419339505984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1064725500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 242757107488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    229438500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 175288234496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    419339505984                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          104072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4115457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3098400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7322737                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         104072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4115457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3098400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7322737                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.114065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.577146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.528702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.535034                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.552715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.114065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.577146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.528702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.535034                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.552715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89691.306545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102204.051620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90259.047994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105738.642435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103607.567157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89691.306545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102204.051620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90259.047994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105738.642435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103607.567157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             185873                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5282                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.189890                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4697498                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505132                       # number of writebacks
system.l2.writebacks::total                    505132                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            149                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         242367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          94362                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              336952                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           149                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        242367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         94362                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             336952                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2132853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1563388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3710431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2132853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1563388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7346929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11057360                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    939044001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 205262814490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    201231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 152945441997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 359348531488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    939044001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 205262814490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    201231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 152945441997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 604200489364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 963549020852                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.112634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.518254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.513311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.504579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.506700                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.112634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.518254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.513311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.504579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.510004                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80109.537707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96238.613017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81536.061588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97829.484425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96848.191352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80109.537707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96238.613017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81536.061588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97829.484425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82238.509364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87140.965009                       # average overall mshr miss latency
system.l2.replacements                       16260675                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       559901                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559901                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       559901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6496404                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6496404                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6496404                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6496404                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7346929                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7346929                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 604200489364                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 604200489364                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82238.509364                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82238.509364                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              68                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  112                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       476000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       625000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.476190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.456000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.464115                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3725                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8350.877193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6443.298969                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       813500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1129500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1943000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.476190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.448000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.459330                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20337.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20169.642857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20239.583333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       391500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       391500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.538462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.608696                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.564516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18642.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11185.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       424000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       283499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       707499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.538462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.608696                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.564516                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20190.476190                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20249.928571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20214.257143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            38646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            35530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74176                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          67710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          64266                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6639505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6193149500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12832654500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        99796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.636635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.643974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.640188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98057.967804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96367.433791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97234.758592                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45816                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91978                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        21548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2425445501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2150397500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4575843001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.202603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.184877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.194022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 112560.121635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116552.710027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114401.795115                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         92201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              94467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2542                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1064725500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    229438500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1294164000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       104072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.114065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.528702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.132375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89691.306545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90259.047994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89791.438285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          149                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           223                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    939044001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    201231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1140275001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.112634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.513311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.130327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80109.537707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81536.061588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80357.646300                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1701591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1405120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3106711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2307510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1593484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3900994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 236117602488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 169095084996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 405212687484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4009101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2998604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7007705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.575568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.531409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.556672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102325.711476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106116.587927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103874.214491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       196205                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        48546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       244751                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2111305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1544938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3656243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 202837368989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 150795044497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 353632413486                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.526628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.515219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.521746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96072.035537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97605.887419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96720.161512                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    21248925                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16260739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.306763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.552550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.078021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.482301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.714092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.162092                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.289884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.116911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.073658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.518158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 131295675                       # Number of tag accesses
system.l2.tags.data_accesses                131295675                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        750080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     136845760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        157952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     100140992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    460790464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          698685248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       750080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       157952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        908032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32328448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32328448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2138215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1564703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7199851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10916957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3560733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        649625585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           749820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        475383019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2187435511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3316754667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3560733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       749820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4310552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153467575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153467575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153467575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3560733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       649625585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          749820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       475383019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2187435511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3470222243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2133926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1562436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7194161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009163926750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29691                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16590707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             475060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10916962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505132                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10916962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2925                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            558025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            543305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            569613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            602998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            547104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            917477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1022316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            897040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            760323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            860291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           667827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           592131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           586158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           547468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           632888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           599748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 378847239822                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54523560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            583310589822                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34741.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53491.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8818662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  474428                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10916962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1277910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1377490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1507742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  835550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  842300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  796212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  693396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  677337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  624356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  540412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 482478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 454094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 345371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 194150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 126788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  72338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2113828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.365560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.832260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.876625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        90146      4.26%      4.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1229482     58.16%     62.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       128785      6.09%     68.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       231308     10.94%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       102146      4.83%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37677      1.78%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47431      2.24%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35740      1.69%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       211113      9.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2113828                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     367.284540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  10098.184587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        29674     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-442367           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29690                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.914856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.857579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.464095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19039     64.12%     64.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              991      3.34%     67.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6099     20.54%     88.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1980      6.67%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              835      2.81%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              371      1.25%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              150      0.51%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               83      0.28%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               49      0.17%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.11%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               29      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29691                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              697901568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  784000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32140928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               698685568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32328448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3313.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       152.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3316.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  210653357000                       # Total gap between requests
system.mem_ctrls.avgGap                      18442.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       750144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    136571264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       157952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     99995904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    460426304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32140928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3561036.418614123482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 648322515.197300791740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 749819.800455563236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 474694266.509152531624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2185706793.138247489929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 152577391.988810688257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2138215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1564703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7199855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    452040342                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116704781144                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     97918404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  88089462290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 377966387642                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5058006034815                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38566.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54580.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39675.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56297.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52496.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10013236.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7342797420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3902800770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37462394760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1309395240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16629085200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88708971180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6188567520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       161544012090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.871574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15222877654                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7034300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 188396101846                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7749905940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4119180285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         40397227500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312130520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16629085200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      89206662690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5769458880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165183651015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        784.149439                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14136882694                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7034300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 189482096806                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                404                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    137642238.916256                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   266586515.855911                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          203    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    755198500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   182711905000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27941374500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34186732                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34186732                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34186732                       # number of overall hits
system.cpu1.icache.overall_hits::total       34186732                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4999                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4999                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4999                       # number of overall misses
system.cpu1.icache.overall_misses::total         4999                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    276517500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    276517500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    276517500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    276517500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34191731                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34191731                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34191731                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34191731                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55314.562913                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55314.562913                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55314.562913                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55314.562913                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4808                       # number of writebacks
system.cpu1.icache.writebacks::total             4808                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          191                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4808                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4808                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    261723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    261723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    261723000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    261723000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54434.900166                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54434.900166                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54434.900166                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54434.900166                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4808                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34186732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34186732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4999                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4999                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    276517500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    276517500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34191731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34191731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55314.562913                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55314.562913                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          191                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    261723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    261723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54434.900166                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54434.900166                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           34670729                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4840                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7163.373760                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68388270                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68388270                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40053871                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40053871                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40053871                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40053871                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7332476                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7332476                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7332476                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7332476                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 435427991997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 435427991997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 435427991997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 435427991997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47386347                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47386347                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47386347                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47386347                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.154738                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.154738                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.154738                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.154738                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59383.486833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59383.486833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59383.486833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59383.486833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     19433750                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5011                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           324036                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             62                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.974046                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.822581                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3098328                       # number of writebacks
system.cpu1.dcache.writebacks::total          3098328                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4256281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4256281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4256281                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4256281                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3076195                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3076195                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3076195                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3076195                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 197396684500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 197396684500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 197396684500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 197396684500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064917                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064917                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064917                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064917                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 64169.106477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64169.106477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 64169.106477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64169.106477                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3098328                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38712808                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38712808                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6343177                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6343177                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 363331791000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 363331791000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45055985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45055985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57279.150653                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57279.150653                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3366941                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3366941                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2976236                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2976236                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 190672009500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 190672009500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.066056                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.066056                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64064.815257                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64064.815257                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1341063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1341063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       989299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       989299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72096200997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72096200997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72876.047582                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72876.047582                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       889340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       889340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99959                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99959                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6724675000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6724675000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67274.332476                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67274.332476                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23301                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23301                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    576255000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    576255000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014804                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014804                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24730.912836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24730.912836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    545641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    545641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014745                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014745                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23510.922958                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23510.922958                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573540                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573540                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          307                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          307                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000195                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000195                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5633.550489                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5633.550489                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          307                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          307                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1422500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1422500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000195                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4633.550489                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4633.550489                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          491                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            491                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1033                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1033                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8078500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8078500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1524                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1524                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.677822                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.677822                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  7820.425944                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  7820.425944                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1033                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1033                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7045500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7045500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.677822                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.677822                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  6820.425944                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  6820.425944                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.934124                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46281074                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3099978                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.929485                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.934124                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104171301                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104171301                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 210653279500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7118569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6762837                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15755543                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11620333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1079                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           697                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1776                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207310                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108880                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7009690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       312214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12349127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9297637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21973402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13321088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526783296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       615424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396590528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              937310336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27885657                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32529664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35208691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.172889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393019                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29323358     83.28%     83.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5683480     16.14%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 201853      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35208691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14647998928                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6181460174                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156157398                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4654882393                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7250922                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
