#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ec6a5abe00 .scope module, "testbench" "testbench" 2 7;
 .timescale -9 -12;
v000001ec6a607a00_0 .var "clk", 0 0;
v000001ec6a608860_0 .var "rst", 0 0;
S_000001ec6a5a3010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 47, 2 47 0, S_000001ec6a5abe00;
 .timescale -9 -12;
v000001ec6a59acd0_0 .var/i "i", 31 0;
S_000001ec6a5aa590 .scope module, "dut" "top_level" 2 14, 3 9 0, S_000001ec6a5abe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_000001ec6a590c10 .functor AND 1, v000001ec6a605880_0, L_000001ec6a619f20, C4<1>, C4<1>;
v000001ec6a608180_0 .net "ALUOp", 1 0, v000001ec6a604520_0;  1 drivers
v000001ec6a6085e0_0 .net "ALUOperation", 3 0, v000001ec6a59aeb0_0;  1 drivers
v000001ec6a608b80_0 .net "ALUSrc", 0 0, v000001ec6a6045c0_0;  1 drivers
v000001ec6a608360_0 .net "ALU_input_B", 31 0, L_000001ec6a61a600;  1 drivers
v000001ec6a608ae0_0 .net "ALU_result", 31 0, L_000001ec6a590ba0;  1 drivers
v000001ec6a608c20_0 .net "Branch", 0 0, v000001ec6a605880_0;  1 drivers
v000001ec6a609120_0 .net "Branch_addr", 31 0, L_000001ec6a61b140;  1 drivers
v000001ec6a6080e0_0 .net "MemRead", 0 0, v000001ec6a604660_0;  1 drivers
v000001ec6a608400_0 .net "MemWrite", 0 0, v000001ec6a604700_0;  1 drivers
v000001ec6a608680_0 .net "Memory_read_data", 31 0, L_000001ec6a61a560;  1 drivers
v000001ec6a609800_0 .net "MemtoReg", 0 0, v000001ec6a6047a0_0;  1 drivers
v000001ec6a609620_0 .net "PCSrc", 0 0, L_000001ec6a590c10;  1 drivers
v000001ec6a608040_0 .net "PC_current", 31 0, v000001ec6a608cc0_0;  1 drivers
v000001ec6a6096c0_0 .net "PC_next", 31 0, L_000001ec6a61a6a0;  1 drivers
v000001ec6a6089a0_0 .net "PC_plus_4", 31 0, L_000001ec6a608d60;  1 drivers
v000001ec6a608cc0_0 .var "PC_reg", 31 0;
v000001ec6a608720_0 .net "ReadData1", 31 0, L_000001ec6a609300;  1 drivers
v000001ec6a609260_0 .net "ReadData2", 31 0, L_000001ec6a607d20;  1 drivers
v000001ec6a608220_0 .net "RegWrite", 0 0, v000001ec6a603bc0_0;  1 drivers
v000001ec6a6084a0_0 .net "WriteData_for_Reg", 31 0, L_000001ec6a61a060;  1 drivers
v000001ec6a6087c0_0 .net "Zero", 0 0, L_000001ec6a619f20;  1 drivers
L_000001ec6a650088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ec6a608f40_0 .net/2u *"_ivl_2", 31 0, L_000001ec6a650088;  1 drivers
v000001ec6a609760_0 .net "clk", 0 0, v000001ec6a607a00_0;  1 drivers
v000001ec6a6082c0_0 .net "immediate", 31 0, v000001ec6a603e40_0;  1 drivers
v000001ec6a6098a0_0 .net "instruction", 31 0, L_000001ec6a590f20;  1 drivers
v000001ec6a608a40_0 .net "rst", 0 0, v000001ec6a608860_0;  1 drivers
E_000001ec6a5a5c20 .event posedge, v000001ec6a608a40_0, v000001ec6a6052e0_0;
L_000001ec6a608d60 .arith/sum 32, v000001ec6a608cc0_0, L_000001ec6a650088;
L_000001ec6a607e60 .part L_000001ec6a590f20, 0, 7;
L_000001ec6a609440 .part L_000001ec6a590f20, 15, 5;
L_000001ec6a6094e0 .part L_000001ec6a590f20, 20, 5;
L_000001ec6a607dc0 .part L_000001ec6a590f20, 7, 5;
L_000001ec6a607f00 .part L_000001ec6a590f20, 12, 3;
L_000001ec6a619fc0 .part L_000001ec6a590f20, 30, 1;
L_000001ec6a61a600 .functor MUXZ 32, L_000001ec6a607d20, v000001ec6a603e40_0, v000001ec6a6045c0_0, C4<>;
L_000001ec6a61a060 .functor MUXZ 32, L_000001ec6a590ba0, L_000001ec6a61a560, v000001ec6a6047a0_0, C4<>;
L_000001ec6a61b140 .arith/sum 32, v000001ec6a608cc0_0, v000001ec6a603e40_0;
L_000001ec6a61a6a0 .functor MUXZ 32, L_000001ec6a608d60, L_000001ec6a61b140, L_000001ec6a590c10, C4<>;
S_000001ec6a5ab1f0 .scope module, "alu_control" "ALUControl" 3 84, 4 1 0, S_000001ec6a5aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 1 "Funct7b5";
    .port_info 3 /OUTPUT 4 "ALUOperation";
P_000001ec6a586230 .param/l "ALU_ADD" 0 4 11, C4<0010>;
P_000001ec6a586268 .param/l "ALU_AND" 0 4 9, C4<0000>;
P_000001ec6a5862a0 .param/l "ALU_OR" 0 4 10, C4<0001>;
P_000001ec6a5862d8 .param/l "ALU_SLL" 0 4 15, C4<1000>;
P_000001ec6a586310 .param/l "ALU_SLT" 0 4 13, C4<0111>;
P_000001ec6a586348 .param/l "ALU_SRL" 0 4 16, C4<1001>;
P_000001ec6a586380 .param/l "ALU_SUB" 0 4 12, C4<0110>;
P_000001ec6a5863b8 .param/l "ALU_XOR" 0 4 14, C4<1100>;
v000001ec6a59a7d0_0 .net "ALUOp", 1 0, v000001ec6a604520_0;  alias, 1 drivers
v000001ec6a59aeb0_0 .var "ALUOperation", 3 0;
v000001ec6a59af50_0 .net "Funct3", 2 0, L_000001ec6a607f00;  1 drivers
v000001ec6a604de0_0 .net "Funct7b5", 0 0, L_000001ec6a619fc0;  1 drivers
E_000001ec6a5a6120 .event anyedge, v000001ec6a59a7d0_0, v000001ec6a59af50_0, v000001ec6a604de0_0;
S_000001ec6a586400 .scope module, "alu_inst" "ALU" 3 95, 5 2 0, S_000001ec6a5aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
L_000001ec6a590ba0 .functor BUFZ 32, v000001ec6a6039e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ec6a6057e0_0 .net "A", 31 0, L_000001ec6a609300;  alias, 1 drivers
v000001ec6a604020_0 .net "ALUControl", 3 0, v000001ec6a59aeb0_0;  alias, 1 drivers
v000001ec6a603da0_0 .net "B", 31 0, L_000001ec6a61a600;  alias, 1 drivers
v000001ec6a604c00_0 .net "Result", 31 0, L_000001ec6a590ba0;  alias, 1 drivers
v000001ec6a604840_0 .net "Zero", 0 0, L_000001ec6a619f20;  alias, 1 drivers
L_000001ec6a650280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ec6a604b60_0 .net/2u *"_ivl_2", 31 0, L_000001ec6a650280;  1 drivers
v000001ec6a6039e0_0 .var "alu_result", 31 0;
E_000001ec6a5a60e0 .event anyedge, v000001ec6a59aeb0_0, v000001ec6a6057e0_0, v000001ec6a603da0_0;
L_000001ec6a619f20 .cmp/eq 32, v000001ec6a6039e0_0, L_000001ec6a650280;
S_000001ec6a57f560 .scope module, "data_mem" "DataMemory" 3 104, 6 2 0, S_000001ec6a5aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
v000001ec6a603c60_0 .net "Address", 31 0, L_000001ec6a590ba0;  alias, 1 drivers
v000001ec6a6040c0_0 .net "MemRead", 0 0, v000001ec6a604660_0;  alias, 1 drivers
v000001ec6a6042a0_0 .net "MemWrite", 0 0, v000001ec6a604700_0;  alias, 1 drivers
v000001ec6a603f80_0 .net "ReadData", 31 0, L_000001ec6a61a560;  alias, 1 drivers
v000001ec6a604160_0 .net "WriteData", 31 0, L_000001ec6a607d20;  alias, 1 drivers
v000001ec6a604480_0 .net *"_ivl_0", 31 0, L_000001ec6a61b640;  1 drivers
v000001ec6a604ac0_0 .net *"_ivl_3", 29 0, L_000001ec6a61ace0;  1 drivers
L_000001ec6a6502c8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ec6a603d00_0 .net *"_ivl_4", 31 0, L_000001ec6a6502c8;  1 drivers
v000001ec6a6052e0_0 .net "clk", 0 0, v000001ec6a607a00_0;  alias, 1 drivers
v000001ec6a605740_0 .var/i "i", 31 0;
v000001ec6a604200 .array "mem", 1023 0, 31 0;
E_000001ec6a5a5860 .event posedge, v000001ec6a6052e0_0;
L_000001ec6a61b640 .array/port v000001ec6a604200, L_000001ec6a61ace0;
L_000001ec6a61ace0 .part L_000001ec6a590ba0, 2, 30;
L_000001ec6a61a560 .functor MUXZ 32, L_000001ec6a6502c8, L_000001ec6a61b640, v000001ec6a604660_0, C4<>;
S_000001ec6a57f6f0 .scope module, "imm_gen" "ImmGen" 3 78, 7 3 0, S_000001ec6a5aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
v000001ec6a603e40_0 .var "immediate", 31 0;
v000001ec6a603ee0_0 .net "instruction", 31 0, L_000001ec6a590f20;  alias, 1 drivers
E_000001ec6a5a59a0 .event anyedge, v000001ec6a603ee0_0;
S_000001ec6a57ed60 .scope module, "inst_mem" "InstructionMemory" 3 48, 8 2 0, S_000001ec6a5aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /OUTPUT 32 "Instruction";
L_000001ec6a590f20 .functor BUFZ 32, L_000001ec6a607aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ec6a604340_0 .net "Address", 31 0, v000001ec6a608cc0_0;  alias, 1 drivers
v000001ec6a605600_0 .net "Instruction", 31 0, L_000001ec6a590f20;  alias, 1 drivers
v000001ec6a6043e0_0 .net *"_ivl_0", 31 0, L_000001ec6a607aa0;  1 drivers
v000001ec6a604ca0_0 .net *"_ivl_3", 29 0, L_000001ec6a608900;  1 drivers
v000001ec6a603a80 .array "mem", 1023 0, 31 0;
L_000001ec6a607aa0 .array/port v000001ec6a603a80, L_000001ec6a608900;
L_000001ec6a608900 .part v000001ec6a608cc0_0, 2, 30;
S_000001ec6a57eef0 .scope module, "main_control" "Control" 3 54, 9 2 0, S_000001ec6a5aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_000001ec6a598c50 .param/l "B_TYPE_BRANCH" 0 9 19, C4<1100011>;
P_000001ec6a598c88 .param/l "I_TYPE_IMMEDIATE" 0 9 16, C4<0010011>;
P_000001ec6a598cc0 .param/l "I_TYPE_LOAD" 0 9 17, C4<0000011>;
P_000001ec6a598cf8 .param/l "R_TYPE" 0 9 15, C4<0110011>;
P_000001ec6a598d30 .param/l "S_TYPE_STORE" 0 9 18, C4<0100011>;
v000001ec6a604520_0 .var "ALUOp", 1 0;
v000001ec6a6045c0_0 .var "ALUSrc", 0 0;
v000001ec6a605880_0 .var "Branch", 0 0;
v000001ec6a604660_0 .var "MemRead", 0 0;
v000001ec6a604700_0 .var "MemWrite", 0 0;
v000001ec6a6047a0_0 .var "MemtoReg", 0 0;
v000001ec6a603b20_0 .net "Opcode", 6 0, L_000001ec6a607e60;  1 drivers
v000001ec6a603bc0_0 .var "RegWrite", 0 0;
E_000001ec6a5a5f20 .event anyedge, v000001ec6a603b20_0;
S_000001ec6a57a140 .scope module, "reg_file" "RegisterFile" 3 66, 10 2 0, S_000001ec6a5aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ReadAddr1";
    .port_info 3 /INPUT 5 "ReadAddr2";
    .port_info 4 /INPUT 5 "WriteAddr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v000001ec6a604f20_0 .net "ReadAddr1", 4 0, L_000001ec6a609440;  1 drivers
v000001ec6a6048e0_0 .net "ReadAddr2", 4 0, L_000001ec6a6094e0;  1 drivers
v000001ec6a604980_0 .net "ReadData1", 31 0, L_000001ec6a609300;  alias, 1 drivers
v000001ec6a604a20_0 .net "ReadData2", 31 0, L_000001ec6a607d20;  alias, 1 drivers
v000001ec6a604d40_0 .net "RegWrite", 0 0, v000001ec6a603bc0_0;  alias, 1 drivers
v000001ec6a604e80_0 .net "WriteAddr", 4 0, L_000001ec6a607dc0;  1 drivers
v000001ec6a6054c0_0 .net "WriteData", 31 0, L_000001ec6a61a060;  alias, 1 drivers
L_000001ec6a6500d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ec6a604fc0_0 .net/2u *"_ivl_0", 4 0, L_000001ec6a6500d0;  1 drivers
L_000001ec6a650160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ec6a605060_0 .net *"_ivl_11", 1 0, L_000001ec6a650160;  1 drivers
L_000001ec6a6501a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ec6a605100_0 .net/2u *"_ivl_14", 4 0, L_000001ec6a6501a8;  1 drivers
v000001ec6a6051a0_0 .net *"_ivl_16", 0 0, L_000001ec6a607be0;  1 drivers
L_000001ec6a6501f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ec6a605240_0 .net/2u *"_ivl_18", 31 0, L_000001ec6a6501f0;  1 drivers
v000001ec6a605380_0 .net *"_ivl_2", 0 0, L_000001ec6a608e00;  1 drivers
v000001ec6a605420_0 .net *"_ivl_20", 31 0, L_000001ec6a6093a0;  1 drivers
v000001ec6a605560_0 .net *"_ivl_22", 6 0, L_000001ec6a607c80;  1 drivers
L_000001ec6a650238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ec6a6056a0_0 .net *"_ivl_25", 1 0, L_000001ec6a650238;  1 drivers
L_000001ec6a650118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ec6a608ea0_0 .net/2u *"_ivl_4", 31 0, L_000001ec6a650118;  1 drivers
v000001ec6a6091c0_0 .net *"_ivl_6", 31 0, L_000001ec6a607b40;  1 drivers
v000001ec6a609080_0 .net *"_ivl_8", 6 0, L_000001ec6a608fe0;  1 drivers
v000001ec6a607fa0_0 .net "clk", 0 0, v000001ec6a607a00_0;  alias, 1 drivers
v000001ec6a609580_0 .var/i "i", 31 0;
v000001ec6a608540 .array "registers", 31 0, 31 0;
L_000001ec6a608e00 .cmp/eq 5, L_000001ec6a609440, L_000001ec6a6500d0;
L_000001ec6a607b40 .array/port v000001ec6a608540, L_000001ec6a608fe0;
L_000001ec6a608fe0 .concat [ 5 2 0 0], L_000001ec6a609440, L_000001ec6a650160;
L_000001ec6a609300 .functor MUXZ 32, L_000001ec6a607b40, L_000001ec6a650118, L_000001ec6a608e00, C4<>;
L_000001ec6a607be0 .cmp/eq 5, L_000001ec6a6094e0, L_000001ec6a6501a8;
L_000001ec6a6093a0 .array/port v000001ec6a608540, L_000001ec6a607c80;
L_000001ec6a607c80 .concat [ 5 2 0 0], L_000001ec6a6094e0, L_000001ec6a650238;
L_000001ec6a607d20 .functor MUXZ 32, L_000001ec6a6093a0, L_000001ec6a6501f0, L_000001ec6a607be0, C4<>;
    .scope S_000001ec6a57ed60;
T_0 ;
    %vpi_call 8 13 "$readmemh", "instructions.mem", v000001ec6a603a80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001ec6a57eef0;
T_1 ;
    %wait E_000001ec6a5a5f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a603bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6045c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6047a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a605880_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001ec6a604520_0, 0, 2;
    %load/vec4 v000001ec6a603b20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a603bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6045c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6047a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a605880_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ec6a604520_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a603bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a6045c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6047a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a605880_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ec6a604520_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a603bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a6045c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a6047a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a604660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a605880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ec6a604520_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a603bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a6045c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6047a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a604700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a605880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ec6a604520_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a603bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6045c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a6047a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a604700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a605880_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ec6a604520_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ec6a57a140;
T_2 ;
    %wait E_000001ec6a5a5860;
    %load/vec4 v000001ec6a604d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001ec6a604e80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001ec6a6054c0_0;
    %load/vec4 v000001ec6a604e80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec6a608540, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ec6a57a140;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec6a609580_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001ec6a609580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ec6a609580_0;
    %store/vec4a v000001ec6a608540, 4, 0;
    %load/vec4 v000001ec6a609580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec6a609580_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001ec6a57f6f0;
T_4 ;
    %wait E_000001ec6a5a59a0;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ec6a603e40_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ec6a603e40_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ec6a603e40_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ec6a603e40_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ec6a603ee0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ec6a603e40_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ec6a5ab1f0;
T_5 ;
    %wait E_000001ec6a5a6120;
    %load/vec4 v000001ec6a59a7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001ec6a59af50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v000001ec6a604de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ec6a59aeb0_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ec6a586400;
T_6 ;
    %wait E_000001ec6a5a60e0;
    %load/vec4 v000001ec6a604020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %and;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %or;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %add;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %sub;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %xor;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000001ec6a6057e0_0;
    %load/vec4 v000001ec6a603da0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001ec6a6039e0_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ec6a57f560;
T_7 ;
    %wait E_000001ec6a5a5860;
    %load/vec4 v000001ec6a6042a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ec6a604160_0;
    %load/vec4 v000001ec6a603c60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ec6a604200, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ec6a57f560;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec6a605740_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ec6a605740_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ec6a605740_0;
    %store/vec4a v000001ec6a604200, 4, 0;
    %load/vec4 v000001ec6a605740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec6a605740_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001ec6a5aa590;
T_9 ;
    %wait E_000001ec6a5a5c20;
    %load/vec4 v000001ec6a608a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ec6a608cc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ec6a6096c0_0;
    %assign/vec4 v000001ec6a608cc0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ec6a5abe00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a607a00_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ec6a607a00_0;
    %inv;
    %store/vec4 v000001ec6a607a00_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001ec6a5abe00;
T_11 ;
    %vpi_call 2 28 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 29 "$display", "Iniciando a simula\303\247\303\243o do Processador RISC-V..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ec6a608860_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ec6a608860_0, 0, 1;
    %vpi_call 2 35 "$display", "Reset liberado. Executando o programa." {0 0 0};
    %delay 150000, 0;
    %vpi_call 2 42 "$display", "\012Simula\303\247\303\243o conclu\303\255da. Estado final dos registradores:" {0 0 0};
    %vpi_call 2 43 "$display", "-------------------------------------------------" {0 0 0};
    %fork t_1, S_000001ec6a5a3010;
    %jmp t_0;
    .scope S_000001ec6a5a3010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ec6a59acd0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001ec6a59acd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 48 "$display", "Register [ %2d]: \011%d", v000001ec6a59acd0_0, &A<v000001ec6a608540, v000001ec6a59acd0_0 > {0 0 0};
    %load/vec4 v000001ec6a59acd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ec6a59acd0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_000001ec6a5abe00;
t_0 %join;
    %vpi_call 2 51 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 52 "$display", "Resultados esperados:" {0 0 0};
    %vpi_call 2 53 "$display", " - Registrador [ 1]: 7" {0 0 0};
    %vpi_call 2 54 "$display", " - Registrador [ 2]: 14" {0 0 0};
    %vpi_call 2 55 "$display", " - Registrador [ 3]: 7" {0 0 0};
    %vpi_call 2 56 "$display", " - Registrador [ 4]: 0 (a instru\303\247\303\243o armadilha n\303\243o foi executada)" {0 0 0};
    %vpi_call 2 57 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top_level.v";
    "ALUControl.v";
    "ALU.v";
    "DataMemory.v";
    "ImmGen.v";
    "InstructionMemory.v";
    "Control.v";
    "RegisterFile.v";
