#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Apr  2 10:20:04 2018
# Process ID: 25524
# Current directory: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1
# Command line: vivado -log maia.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source maia.tcl
# Log file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/maia.vds
# Journal file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source maia.tcl -notrace
Command: synth_design -top maia -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26145 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.676 ; gain = 70.000 ; free physical = 369 ; free virtual = 55159
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maia' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/maia.vhd:14]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_relu_pool' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:9' bound to instance 'conv1' of component 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/maia.vhd:128]
INFO: [Synth 8-638] synthesizing module 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:24]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_layer_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:9' bound to instance 'conv0' of component 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:93]
INFO: [Synth 8-638] synthesizing module 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:22]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
	Parameter P bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:9' bound to instance 'h0' of component 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:23]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
	Parameter P bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir128_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fir128_0_stub.vhdl:5' bound to instance 'F' of component 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:50]
INFO: [Synth 8-638] synthesizing module 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fir128_0_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'conv_0' (1#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:23]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_0' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:22]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:20]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2_1_8' (2#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:20]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:31' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_1' (3#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element conv_starter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:166]
INFO: [Synth 8-4471] merging register 'init_reg' into 'init_delay_reg' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element init_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_0' (4#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:22]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_layer_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:9' bound to instance 'conv1' of component 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
INFO: [Synth 8-638] synthesizing module 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:22]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
	Parameter P bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:9' bound to instance 'h1' of component 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:23]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 24 - type: integer 
	Parameter P bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir128_1' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fir128_1_stub.vhdl:5' bound to instance 'F' of component 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:50]
INFO: [Synth 8-638] synthesizing module 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fir128_1_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'conv_1' (5#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:23]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_0' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:99]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:111]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:31' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element conv_starter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_1' (6#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:22]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Relu' [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Relu' (7#1) [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:120]
INFO: [Synth 8-638] synthesizing module 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:19]
	Parameter N bound to: 24 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'downsample' declared at '/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:10' bound to instance 'd2' of component 'downsample' [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:32]
INFO: [Synth 8-638] synthesizing module 'downsample' [/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:17]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downsample' (8#1) [/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element delay2_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element delay3_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'maxpool2_1' (9#1) [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'conv_relu_pool' (10#1) [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:24]
INFO: [Synth 8-3491] module 'fifo_7680' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_7680_stub.vhdl:5' bound to instance 'b_fifo' of component 'fifo_7680' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/maia.vhd:138]
INFO: [Synth 8-638] synthesizing module 'fifo_7680' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_7680_stub.vhdl:20]
	Parameter N_filters bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'conv_layer_2' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:8' bound to instance 'conv_layer' of component 'conv_layer_2' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/maia.vhd:151]
INFO: [Synth 8-638] synthesizing module 'conv_layer_2' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:29]
	Parameter N_filters bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_0.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_0' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:114]
INFO: [Synth 8-638] synthesizing module 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_0.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:19]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
INFO: [Synth 8-638] synthesizing module 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:21]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_0.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_0.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_0.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_0.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (11#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom' (12#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
INFO: [Synth 8-638] synthesizing module 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slope_bias_loader' (13#1) [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-638] synthesizing module 'dot' [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:28]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dot' (14#1) [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:28]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
INFO: [Synth 8-638] synthesizing module 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:20]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
INFO: [Synth 8-638] synthesizing module 'Relu__parameterized1' [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Relu__parameterized1' (14#1) [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-638] synthesizing module 'maxpool2_1__parameterized1' [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:19]
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'downsample' declared at '/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:10' bound to instance 'd2' of component 'downsample' [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:32]
INFO: [Synth 8-638] synthesizing module 'downsample__parameterized1' [/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:17]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downsample__parameterized1' (14#1) [/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element delay2_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element delay3_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'maxpool2_1__parameterized1' (14#1) [/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'conv_unit' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_1.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_1.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_1.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized0' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_1.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_1.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_1.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized0' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized1' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_2.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized3' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_2.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_2.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized1' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_2.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_2.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_2.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized1' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized3' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_3.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized5' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_3.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_3.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized2' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_3.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_3.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_3.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized2' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized5' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_4.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized7' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_4.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_4.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized3' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_4.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_4.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_4.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized3' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized7' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_5.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized9' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_5.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_5.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized4' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_5.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_5.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_5.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized4' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized9' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_6.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized11' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_6.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_6.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized5' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_6.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_6.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_6.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized5' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized11' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_7.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized13' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_7.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_7.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized6' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_7.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_7.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_7.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized6' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized13' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_8.mem - type: string 
INFO: [Synth 8-3491] module 'conv_unit' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:10' bound to instance 'conv_gen' of component 'conv_unit' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized15' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_8.mem - type: string 
INFO: [Synth 8-3491] module 'fifo_16x24' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16x24_stub.vhdl:5' bound to instance 'x_fifo' of component 'fifo_16x24' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:152]
INFO: [Synth 8-3491] module 'fifo_16' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_16_stub.vhdl:5' bound to instance 'h_fifo' of component 'fifo_16' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:162]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_8.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at '/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized7' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_8.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_8.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_8.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized7' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'slope_bias_loader' declared at '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:9' bound to instance 'sbl' of component 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:209]
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dot' declared at '/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:9' bound to instance 'inner_product' of component 'dot' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:221]
INFO: [Synth 8-3491] module 'fifo_45' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_45_stub.vhdl:5' bound to instance 'o_fifo' of component 'fifo_45' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:237]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:246]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:252]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized15' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_9.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized17' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_9.mem - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_9.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized8' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_9.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_9.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_9.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized8' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized17' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_10.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized19' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_10.mem - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_10.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized9' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_10.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_10.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_10.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized9' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized19' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_11.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized21' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_11.mem - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_11.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized10' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_11.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_11.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_11.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized10' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized21' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_12.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized23' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_12.mem - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_12.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized11' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_12.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized11' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_12.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_12.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized11' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized11' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized23' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_13.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized25' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_13.mem - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_13.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized12' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_13.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized12' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_13.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_13.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized12' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized12' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized25' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_14.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized27' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_14.mem - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_14.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized13' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_14.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized13' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_14.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_14.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized13' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized13' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized27' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_15.mem - type: string 
INFO: [Synth 8-638] synthesizing module 'conv_unit__parameterized29' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
	Parameter N_filter_sets bound to: 32 - type: integer 
	Parameter N_window bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef_enc bound to: 8 - type: integer 
	Parameter N_coef_dec bound to: 32 - type: integer 
	Parameter N_out bound to: 64 - type: integer 
	Parameter addr_bits bound to: 9 - type: integer 
	Parameter mif_name bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_15.mem - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_15.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom__parameterized14' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_15.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized14' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: /home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_15.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-3876] $readmem data file '/home/nezin/Documents/ECE395A/vhdl/coefficients/conv2_truncated_reversed_flipped_15.mem' is read successfully [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1054]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2031]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized14' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom__parameterized14' (15#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7142]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -56780 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 2250 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter N_signal bound to: 24 - type: integer 
	Parameter N_coef bound to: 32 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_unit__parameterized29' (15#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'conv2_controller' [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:64]
	Parameter N_filters bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element o_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'conv2_controller' (16#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_2' (17#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:29]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/fifo_generator_1_stub.vhdl:21]
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 64 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter N bound to: 352 - type: integer 
INFO: [Synth 8-638] synthesizing module 'matmul' [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/matmul.vhd:24]
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 64 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter N bound to: 352 - type: integer 
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux_3' [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd:18]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3' (18#1) [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd:18]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'activation_fifo' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/activation_fifo_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/realtime/blk_mem_gen_0_stub.vhdl:15]
	Parameter size bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux_3__parameterized2' [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd:18]
	Parameter size bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3__parameterized2' (18#1) [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd:18]
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dot_n' [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/dot_n.vhd:28]
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
WARNING: [Synth 8-614] signal 'carry_clear' is read in the process but is not in the sensitivity list [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/dot_n.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'dot_n' (19#1) [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/dot_n.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Relu__parameterized3' [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Relu__parameterized3' (19#1) [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 25 - type: integer 
	Parameter input_bits bound to: 32 - type: integer 
	Parameter output_bits bound to: 32 - type: integer 
	Parameter M bound to: 352 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux_3__parameterized4' [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd:18]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3__parameterized4' (19#1) [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd:18]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slope_bias_loader__parameterized2' [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slope_bias_loader__parameterized2' (19#1) [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slope_bias_loader__parameterized4' [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slope_bias_loader__parameterized4' (19#1) [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slope_bias_loader__parameterized6' [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slope_bias_loader__parameterized6' (19#1) [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:27]
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter size bound to: 32 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -59637 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1887 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -78909 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 1487 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter bias_adjustment_factor bound to: -37561 - type: integer 
	Parameter negative_bias_exponent bound to: 16 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 666 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element out_index_sig_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/matmul.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'matmul' (20#1) [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/matmul.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'maia' (21#1) [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/maia.vhd:14]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[13]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[12]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[11]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[10]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[9]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[8]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[7]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[6]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[5]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[4]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[3]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[2]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[1]
WARNING: [Synth 8-3331] design dot_n has unconnected port a[0]
WARNING: [Synth 8-3331] design dot_n has unconnected port b[6]
WARNING: [Synth 8-3331] design dot_n has unconnected port b[5]
WARNING: [Synth 8-3331] design dot_n has unconnected port b[4]
WARNING: [Synth 8-3331] design dot_n has unconnected port b[3]
WARNING: [Synth 8-3331] design dot_n has unconnected port b[2]
WARNING: [Synth 8-3331] design dot_n has unconnected port b[1]
WARNING: [Synth 8-3331] design dot_n has unconnected port b[0]
WARNING: [Synth 8-3331] design dot has unconnected port sclr
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port wea[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dina[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port rstb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port enb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port addrb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized14 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port wea[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dina[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port rstb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port enb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port addrb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized13 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized12 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized12 has unconnected port wea[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized12 has unconnected port dina[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized12 has unconnected port dina[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized12 has unconnected port dina[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized12 has unconnected port dina[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.176 ; gain = 136.500 ; free physical = 353 ; free virtual = 55144
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.176 ; gain = 136.500 ; free physical = 360 ; free virtual = 55152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp21/fifo_generator_0_in_context.xdc] for cell 'fc_layer/act_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp21/fifo_generator_0_in_context.xdc] for cell 'fc_layer/act_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/conv_0/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/conv_0/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[1].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[1].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[2].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[2].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[3].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[3].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[4].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[4].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[5].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[5].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[6].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[6].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[7].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[7].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[8].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[8].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[9].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[9].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[10].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[10].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[11].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[11].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[12].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[12].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[13].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[13].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[14].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[14].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[15].conv_gen/h_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp23/fifo_16_in_context.xdc] for cell 'conv_layer/generate_conv[15].conv_gen/h_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/conv_0/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/conv_0/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[1].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[1].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[2].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[2].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[3].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[3].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[4].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[4].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[5].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[5].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[6].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[6].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[7].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[7].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[8].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[8].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[9].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[9].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[10].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[10].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[11].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[11].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[12].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[12].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[13].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[13].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[14].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[14].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[15].conv_gen/x_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp25/fifo_16x24_in_context.xdc] for cell 'conv_layer/generate_conv[15].conv_gen/x_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp27/fir128_0_in_context.xdc] for cell 'conv1/conv0/h0/F'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp27/fir128_0_in_context.xdc] for cell 'conv1/conv0/h0/F'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp29/fifo_7680_in_context.xdc] for cell 'b_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp29/fifo_7680_in_context.xdc] for cell 'b_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/conv_0/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/conv_0/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[1].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[1].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[2].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[2].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[3].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[3].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[4].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[4].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[5].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[5].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[6].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[6].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[7].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[7].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[8].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[8].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[9].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[9].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[10].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[10].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[11].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[11].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[12].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[12].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[13].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[13].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[14].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[14].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[15].conv_gen/o_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp31/fifo_45_in_context.xdc] for cell 'conv_layer/generate_conv[15].conv_gen/o_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp33/fifo_generator_0_in_context.xdc] for cell 'conv1/conv0/fifo_128_0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp33/fifo_generator_0_in_context.xdc] for cell 'conv1/conv0/fifo_128_0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp33/fifo_generator_0_in_context.xdc] for cell 'conv1/conv1/fifo_128_0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp33/fifo_generator_0_in_context.xdc] for cell 'conv1/conv1/fifo_128_0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp35/fir128_1_in_context.xdc] for cell 'conv1/conv1/h1/F'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp35/fir128_1_in_context.xdc] for cell 'conv1/conv1/h1/F'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp37/fifo_generator_1_in_context.xdc] for cell 's_fifo'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp37/fifo_generator_1_in_context.xdc] for cell 's_fifo'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp39/blk_mem_gen_0_in_context.xdc] for cell 'fc_layer/fc1'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-25524-nezin-desktop/dcp39/blk_mem_gen_0_in_context.xdc] for cell 'fc_layer/fc1'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1723.035 ; gain = 2.000 ; free physical = 230 ; free virtual = 54799
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1723.035 ; gain = 580.359 ; free physical = 486 ; free virtual = 55042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1723.035 ; gain = 580.359 ; free physical = 486 ; free virtual = 55042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for b_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv0/fifo_128_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv0/h0/F. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv1/fifo_128_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/conv1/h1/F. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/conv_0/h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/conv_0/o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/conv_0/x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[10].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[10].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[10].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[11].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[11].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[11].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[12].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[12].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[12].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[13].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[13].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[13].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[14].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[14].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[14].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[15].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[15].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[15].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[1].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[1].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[1].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[2].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[2].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[2].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[3].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[3].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[3].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[4].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[4].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[4].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[5].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[5].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[5].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[6].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[6].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[6].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[7].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[7].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[7].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[8].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[8].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[8].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[9].conv_gen /h_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[9].conv_gen /o_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_layer/\generate_conv[9].conv_gen /x_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fc_layer/act_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fc_layer/fc1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for s_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1723.035 ; gain = 580.359 ; free physical = 489 ; free virtual = 55045
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element prog_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:137]
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element prog_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
INFO: [Synth 8-5544] ROM "cc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ctr_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:46]
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'conv2_controller'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:101]
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "relu_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_fifo_wren_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mac_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "filter_input_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctr_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "h_fifo_rden_assert" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result_ready_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "relu_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter3_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element counter6_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element new_value_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/dot_n.vhd:45]
INFO: [Synth 8-5545] ROM "out_index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fin_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dot_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clken" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clken" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done_counting" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "switching" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "using_activations" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "just_finished" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "just_finished" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element out_index_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/matmul.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element max_count_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/matmul.vhd:213]
INFO: [Synth 8-5545] ROM "s_fifo_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element stage_2_output_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/maia.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:101]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE5 |                              101 |                             0110
                 iSTATE4 |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'conv2_controller'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1723.035 ; gain = 580.359 ; free physical = 457 ; free virtual = 55013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |conv_layer_2__GB0 |           1|     20362|
|2     |conv_layer_2__GB1 |           1|      7032|
|3     |conv_layer_2__GB2 |           1|      9934|
|4     |matmul__GB0       |           1|     28682|
|5     |matmul__GB1       |           1|      5735|
|6     |matmul__GB2       |           1|      6882|
|7     |matmul__GB3       |           1|      9176|
|8     |matmul__GB4       |           1|     12142|
|9     |matmul__GB5       |           1|     13764|
|10    |matmul__GB6       |           1|     17205|
|11    |maia__GC0         |           1|      7493|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 32    
	   2 Input     32 Bit       Adders := 229   
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 49    
	               43 Bit    Registers := 64    
	               32 Bit    Registers := 24    
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 34    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 153   
+---Multipliers : 
	                24x32  Multipliers := 16    
	                 8x13  Multipliers := 16    
	                 8x12  Multipliers := 128   
	                 8x11  Multipliers := 64    
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 64    
	   2 Input     43 Bit        Muxes := 64    
	   2 Input     32 Bit        Muxes := 116   
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 64    
	   4 Input     25 Bit        Muxes := 64    
	   2 Input     24 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 74    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maia 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module conv2_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 31    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module slope_bias_loader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x13  Multipliers := 1     
Module dot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Relu__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module downsample__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module conv_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module conv_layer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module mux_3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module mux_3__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__2 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__3 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__4 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__5 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__6 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__7 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__8 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__9 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__10 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__11 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__12 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__13 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__14 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__15 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__16 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__17 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__18 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__19 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__20 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__21 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__22 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__23 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__24 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__25 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__26 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__27 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__28 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__29 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__30 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__31 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__32 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__33 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__34 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__35 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__36 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__37 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__38 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__39 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__40 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__41 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__42 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__43 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__44 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__45 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__46 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__47 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__48 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__49 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__49 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__50 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__50 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__51 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__51 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__52 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__52 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__53 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__53 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__54 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__54 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__55 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__55 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__56 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__56 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__57 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__57 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__58 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__58 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__59 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__59 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__60 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__60 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__61 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__61 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__62 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__62 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2__63 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n__63 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module dot_n 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module Relu__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module mux_3__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module mux_3__parameterized4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized4__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module mux_3__parameterized4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized4__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module mux_3__parameterized4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized4__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module mux_3__parameterized4__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized4__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module mux_3__parameterized4__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_3__parameterized4__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized4__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized6__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized6__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__39 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__40 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__42 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__43 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__44 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__46 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__47 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__48 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__49 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__50 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__51 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__52 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__53 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__54 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__55 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__56 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__57 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__58 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__59 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__60 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__61 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__62 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4__63 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module slope_bias_loader__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x11  Multipliers := 1     
Module slope_bias_loader__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module slope_bias_loader__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 8x12  Multipliers := 1     
Module mux_3__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module matmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 1     
Module conv_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mux2_1_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module conv_layer_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module conv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2_1_8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module conv_layer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module downsample 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module conv_relu_pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'generate_conv[13].conv_gen/clk_enable_reg' into 'generate_conv[12].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[14].conv_gen/clk_enable_reg' into 'generate_conv[12].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[15].conv_gen/clk_enable_reg' into 'generate_conv[12].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[12].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[13].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[13].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[14].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[14].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[15].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[15].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element ans_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ctr_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:46]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element ans_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ctr_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:46]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element ans_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ctr_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:46]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element ans_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ctr_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:46]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg was removed.  [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1922]
WARNING: [Synth 8-6014] Unused sequential element controller/relu_ready_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element conv_0/inner_product/validsig_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:39]
INFO: [Synth 8-5545] ROM "controller/ctr_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/filter_input_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O890" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/o_fifo_wren_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/x_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/o_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/relu_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "controller/w_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element conv_0/inner_product/ans_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element controller/counter3_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element controller/counter6_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element conv_0/inner_product/ctr_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:46]
DSP Report: Generating DSP conv_0/inner_product/ans1, operation Mode is: A*B.
DSP Report: operator conv_0/inner_product/ans1 is absorbed into DSP conv_0/inner_product/ans1.
DSP Report: operator conv_0/inner_product/ans1 is absorbed into DSP conv_0/inner_product/ans1.
DSP Report: Generating DSP conv_0/inner_product/ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_0/inner_product/ans1 is absorbed into DSP conv_0/inner_product/ans1.
DSP Report: operator conv_0/inner_product/ans1 is absorbed into DSP conv_0/inner_product/ans1.
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/conv0/h0/j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/conv0/fifo_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/conv0/is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/conv1/h1/j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/conv1/fifo_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/conv1/is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_fifo_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element conv1/conv0/prog_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element conv1/conv1/prog_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element stage_2_output_counter_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/maia.vhd:210]
WARNING: [Synth 8-3917] design maia has port dout[7] driven by constant 0
WARNING: [Synth 8-3917] design maia has port dout[6] driven by constant 0
WARNING: [Synth 8-3917] design maia has port dout[5] driven by constant 0
WARNING: [Synth 8-3917] design maia has port dout[4] driven by constant 0
INFO: [Synth 8-3886] merging instance 'conv_layeri_1/generate_conv[15].conv_gen/mp/z_reg[63]' (FD) to 'conv_layeri_1/generate_conv[14].conv_gen/mp/z_reg[63]'
INFO: [Synth 8-3886] merging instance 'conv_layeri_1/generate_conv[14].conv_gen/mp/z_reg[63]' (FD) to 'conv_layeri_1/generate_conv[13].conv_gen/mp/z_reg[63]'
INFO: [Synth 8-3886] merging instance 'conv_layeri_1/generate_conv[13].conv_gen/mp/z_reg[63]' (FD) to 'conv_layeri_1/generate_conv[12].conv_gen/mp/z_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_layeri_2/\controller/prev_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[30]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[31]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[29]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[28]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[27]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[26]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[25]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[24]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[23]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[22]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[21]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[20]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[19]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[18]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[17]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[16]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[15]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[14]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[13]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[12]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[11]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[10]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[9]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[8]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[7]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[6]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[5]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[4]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[3]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[2]' (FD) to 'i_10/conv1/conv0/h0/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv0/h0/init_reg[1]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[30]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[31]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[29]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[28]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[27]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[26]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[25]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[24]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[23]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[22]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[21]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[20]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[19]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[18]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[17]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[16]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[15]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[14]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[13]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[12]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[11]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[10]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[9]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[8]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[7]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[6]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[5]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[4]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[3]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10/conv1/conv1/h1/init_reg[2]' (FD) to 'i_10/conv1/conv1/h1/init_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\conv1/conv1/h1/init_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\conv1/conv0/init_delay_reg )
INFO: [Synth 8-4471] merging register 'generate_conv[2].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[3].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[4].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[5].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[6].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[7].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[8].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[9].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[10].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Synth 8-4471] merging register 'generate_conv[11].conv_gen/clk_enable_reg' into 'generate_conv[1].conv_gen/clk_enable_reg' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[1].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[2].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[2].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[3].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[3].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[4].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[4].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[5].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[5].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[6].conv_gen/answer_ready_int_int_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element generate_conv[6].conv_gen/clk_enable_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd:260]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd:43]
DSP Report: Generating DSP ans1, operation Mode is: A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: Generating DSP ans1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ans1 is absorbed into DSP ans1.
DSP Report: operator ans1 is absorbed into DSP ans1.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__11.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__11.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__10.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__10.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__9.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__9.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__8.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__8.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__7.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__7.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__6.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__6.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__5.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__5.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__4.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__4.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__3.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__3.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__2.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (validsig_reg) is unused and will be removed from module dot__1.
WARNING: [Synth 8-3332] Sequential element (delay1_reg) is unused and will be removed from module maxpool2_1__parameterized1__1.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
DSP Report: Generating DSP new_value_reg, operation Mode is: (C+A*B)'.
DSP Report: register new_value_reg is absorbed into DSP new_value_reg.
DSP Report: operator new_value0 is absorbed into DSP new_value_reg.
DSP Report: operator new_value1 is absorbed into DSP new_value_reg.
INFO: [Synth 8-5545] ROM "output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clken" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clken" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "just_finished" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out_index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "just_finished" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "switching" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done_counting" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fin_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\activation_fifo_input_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 1723.035 ; gain = 580.359 ; free physical = 329 ; free virtual = 53146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-------------------------------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                                        | Depth x Width | Implemented As | 
+----------------+-------------------------------------------------------------------+---------------+----------------+
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
|xpm_memory_base | gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg | 512x8         | Block RAM      | 
+----------------+-------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maia        | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maia        | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot         | (PCIN>>17)+A*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dot_n       | (C+A*B)'       | 25     | 18     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |conv_layer_2__GB0 |           1|     19234|
|2     |conv_layer_2__GB1 |           1|      5980|
|3     |conv_layer_2__GB2 |           1|      2754|
|4     |matmul__GB0       |           1|     14959|
|5     |matmul__GB1       |           1|      2881|
|6     |matmul__GB2       |           1|      3457|
|7     |matmul__GB3       |           1|      4609|
|8     |matmul__GB4       |           1|      6433|
|9     |matmul__GB5       |           1|      6913|
|10    |matmul__GB6       |           1|      8641|
|11    |maia__GC0         |           1|      1980|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 1794.020 ; gain = 651.344 ; free physical = 227 ; free virtual = 52983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:41 . Memory (MB): peak = 2138.199 ; gain = 995.523 ; free physical = 291 ; free virtual = 52676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |matmul__GB0   |           1|     14957|
|2     |matmul__GB1   |           1|      2821|
|3     |matmul__GB2   |           1|      3385|
|4     |matmul__GB3   |           1|      4513|
|5     |matmul__GB4   |           1|      6278|
|6     |matmul__GB5   |           1|      6769|
|7     |matmul__GB6   |           1|      8461|
|8     |maia__GC0     |           1|      1978|
|9     |maia_GT0      |           1|     25904|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'conv_layeri_0/conv_layer/generate_conv[12].conv_gen/clk_enable_reg' (FD) to 'conv_layeri_0/conv_layer/conv_0/clk_enable_reg'
INFO: [Synth 8-3886] merging instance 'conv_layeri_0/conv_layer/generate_conv[1].conv_gen/clk_enable_reg' (FD) to 'conv_layeri_0/conv_layer/conv_0/clk_enable_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:09 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 584 ; free virtual = 52482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |matmul__GB0   |           1|      9377|
|2     |maia_GT0      |           1|     13723|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'conv1/conv1/h1/init_reg[0]' (FD) to 'conv1/conv1/h1/init_sig_reg'
INFO: [Synth 8-3886] merging instance 'conv1/conv0/h0/init_reg[0]' (FD) to 'conv1/conv0/h0/init_sig_reg'
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:15 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 625 ; free virtual = 52523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:15 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 625 ; free virtual = 52523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:21 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 607 ; free virtual = 52511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 611 ; free virtual = 52515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 610 ; free virtual = 52515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 611 ; free virtual = 52516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|maia        | fc_layer/x_reg[31]   | 5      | 25    | NO           | NO                 | YES               | 25     | 0       | 
|maia        | true_b_fifo_wren_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_7680        |         1|
|2     |fifo_generator_1 |         1|
|3     |fifo_generator_0 |         2|
|4     |fir128_0         |         1|
|5     |fir128_1         |         1|
|6     |fifo_16x24       |        16|
|7     |fifo_16          |        16|
|8     |fifo_45          |        16|
|9     |activation_fifo  |         1|
|10    |blk_mem_gen_0    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |activation_fifo_bbox    |     1|
|2     |blk_mem_gen_0_bbox      |     1|
|3     |fifo_16_bbox            |     1|
|4     |fifo_16_bbox_11         |     1|
|5     |fifo_16_bbox_14         |     1|
|6     |fifo_16_bbox_17         |     1|
|7     |fifo_16_bbox_2          |     1|
|8     |fifo_16_bbox_20         |     1|
|9     |fifo_16_bbox_23         |     1|
|10    |fifo_16_bbox_26         |     1|
|11    |fifo_16_bbox_29         |     1|
|12    |fifo_16_bbox_32         |     1|
|13    |fifo_16_bbox_35         |     1|
|14    |fifo_16_bbox_38         |     1|
|15    |fifo_16_bbox_41         |     1|
|16    |fifo_16_bbox_44         |     1|
|17    |fifo_16_bbox_5          |     1|
|18    |fifo_16_bbox_8          |     1|
|19    |fifo_16x24_bbox         |     1|
|20    |fifo_16x24_bbox_1       |     1|
|21    |fifo_16x24_bbox_10      |     1|
|22    |fifo_16x24_bbox_13      |     1|
|23    |fifo_16x24_bbox_16      |     1|
|24    |fifo_16x24_bbox_19      |     1|
|25    |fifo_16x24_bbox_22      |     1|
|26    |fifo_16x24_bbox_25      |     1|
|27    |fifo_16x24_bbox_28      |     1|
|28    |fifo_16x24_bbox_31      |     1|
|29    |fifo_16x24_bbox_34      |     1|
|30    |fifo_16x24_bbox_37      |     1|
|31    |fifo_16x24_bbox_4       |     1|
|32    |fifo_16x24_bbox_40      |     1|
|33    |fifo_16x24_bbox_43      |     1|
|34    |fifo_16x24_bbox_7       |     1|
|35    |fifo_45_bbox            |     1|
|36    |fifo_45_bbox_12         |     1|
|37    |fifo_45_bbox_15         |     1|
|38    |fifo_45_bbox_18         |     1|
|39    |fifo_45_bbox_21         |     1|
|40    |fifo_45_bbox_24         |     1|
|41    |fifo_45_bbox_27         |     1|
|42    |fifo_45_bbox_3          |     1|
|43    |fifo_45_bbox_30         |     1|
|44    |fifo_45_bbox_33         |     1|
|45    |fifo_45_bbox_36         |     1|
|46    |fifo_45_bbox_39         |     1|
|47    |fifo_45_bbox_42         |     1|
|48    |fifo_45_bbox_45         |     1|
|49    |fifo_45_bbox_6          |     1|
|50    |fifo_45_bbox_9          |     1|
|51    |fifo_7680_bbox          |     1|
|52    |fifo_generator_0_bbox   |     1|
|53    |fifo_generator_0_bbox_0 |     1|
|54    |fifo_generator_1_bbox   |     1|
|55    |fir128_0_bbox           |     1|
|56    |fir128_1_bbox           |     1|
|57    |BUFG                    |     5|
|58    |CARRY4                  |  4518|
|59    |DSP48E1                 |    32|
|60    |DSP48E1_1               |    64|
|61    |LUT1                    |  7667|
|62    |LUT2                    |  6410|
|63    |LUT3                    |  4728|
|64    |LUT4                    |  4455|
|65    |LUT5                    |  4191|
|66    |LUT6                    |  2560|
|67    |MUXF7                   |  1230|
|68    |MUXF8                   |   351|
|69    |RAMB18E1_16             |     1|
|70    |RAMB18E1_17             |     1|
|71    |RAMB18E1_18             |     1|
|72    |RAMB18E1_19             |     1|
|73    |RAMB18E1_20             |     1|
|74    |RAMB18E1_21             |     1|
|75    |RAMB18E1_22             |     1|
|76    |RAMB18E1_23             |     1|
|77    |RAMB18E1_24             |     1|
|78    |RAMB18E1_25             |     1|
|79    |RAMB18E1_26             |     1|
|80    |RAMB18E1_27             |     1|
|81    |RAMB18E1_28             |     1|
|82    |RAMB18E1_29             |     1|
|83    |RAMB18E1_30             |     1|
|84    |RAMB18E1_31             |     1|
|85    |SRL16E                  |    26|
|86    |FDRE                    |  4309|
|87    |FDSE                    |    17|
|88    |IBUF                    |    34|
|89    |OBUF                    |     8|
+------+------------------------+------+

Report Instance Areas: 
+------+---------------------------------+----------------------------------+------+
|      |Instance                         |Module                            |Cells |
+------+---------------------------------+----------------------------------+------+
|1     |top                              |                                  | 43442|
|2     |  conv1                          |conv_relu_pool                    |  1259|
|3     |    conv0                        |conv_layer_0                      |   590|
|4     |      h0                         |conv_0                            |   235|
|5     |    conv1                        |conv_layer_1                      |   566|
|6     |      h1                         |conv_1                            |   201|
|7     |    mp                           |maxpool2_1                        |   102|
|8     |      d2                         |downsample                        |    52|
|9     |  conv_layer                     |conv_layer_2                      | 15910|
|10    |    controller                   |conv2_controller                  |  1524|
|11    |    conv_0                       |conv_unit                         |   902|
|12    |      inner_product              |dot_182                           |   284|
|13    |      mp                         |maxpool2_1__parameterized1_183    |   330|
|14    |        d2                       |downsample__parameterized1_185    |   194|
|15    |      sbl                        |slope_bias_loader_184             |    38|
|16    |      xpm_memory_sprom_inst      |xpm_memory_sprom                  |    41|
|17    |        xpm_memory_base_inst     |xpm_memory_base                   |     1|
|18    |    \generate_conv[10].conv_gen  |conv_unit__parameterized19        |   830|
|19    |      inner_product              |dot_178                           |   284|
|20    |      mp                         |maxpool2_1__parameterized1_179    |   266|
|21    |        d2                       |downsample__parameterized1_181    |   201|
|22    |      sbl                        |slope_bias_loader_180             |    59|
|23    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized9  |    41|
|24    |        xpm_memory_base_inst     |xpm_memory_base__parameterized9   |     1|
|25    |    \generate_conv[11].conv_gen  |conv_unit__parameterized21        |   830|
|26    |      inner_product              |dot_174                           |   284|
|27    |      mp                         |maxpool2_1__parameterized1_175    |   266|
|28    |        d2                       |downsample__parameterized1_177    |   201|
|29    |      sbl                        |slope_bias_loader_176             |    59|
|30    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized10 |    41|
|31    |        xpm_memory_base_inst     |xpm_memory_base__parameterized10  |     1|
|32    |    \generate_conv[12].conv_gen  |conv_unit__parameterized23        |   896|
|33    |      inner_product              |dot_170                           |   284|
|34    |      mp                         |maxpool2_1__parameterized1_171    |   332|
|35    |        d2                       |downsample__parameterized1_173    |   197|
|36    |      sbl                        |slope_bias_loader_172             |    38|
|37    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized11 |    41|
|38    |        xpm_memory_base_inst     |xpm_memory_base__parameterized11  |     1|
|39    |    \generate_conv[13].conv_gen  |conv_unit__parameterized25        |   891|
|40    |      inner_product              |dot_166                           |   284|
|41    |      mp                         |maxpool2_1__parameterized1_167    |   327|
|42    |        d2                       |downsample__parameterized1_169    |   193|
|43    |      sbl                        |slope_bias_loader_168             |    38|
|44    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized12 |    41|
|45    |        xpm_memory_base_inst     |xpm_memory_base__parameterized12  |     1|
|46    |    \generate_conv[14].conv_gen  |conv_unit__parameterized27        |   891|
|47    |      inner_product              |dot_162                           |   284|
|48    |      mp                         |maxpool2_1__parameterized1_163    |   327|
|49    |        d2                       |downsample__parameterized1_165    |   193|
|50    |      sbl                        |slope_bias_loader_164             |    38|
|51    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized13 |    41|
|52    |        xpm_memory_base_inst     |xpm_memory_base__parameterized13  |     1|
|53    |    \generate_conv[15].conv_gen  |conv_unit__parameterized29        |   891|
|54    |      inner_product              |dot_158                           |   284|
|55    |      mp                         |maxpool2_1__parameterized1_159    |   327|
|56    |        d2                       |downsample__parameterized1_161    |   193|
|57    |      sbl                        |slope_bias_loader_160             |    38|
|58    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized14 |    41|
|59    |        xpm_memory_base_inst     |xpm_memory_base__parameterized14  |     1|
|60    |    \generate_conv[1].conv_gen   |conv_unit__parameterized1         |   830|
|61    |      inner_product              |dot_154                           |   284|
|62    |      mp                         |maxpool2_1__parameterized1_155    |   266|
|63    |        d2                       |downsample__parameterized1_157    |   201|
|64    |      sbl                        |slope_bias_loader_156             |    59|
|65    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized0  |    41|
|66    |        xpm_memory_base_inst     |xpm_memory_base__parameterized0   |     1|
|67    |    \generate_conv[2].conv_gen   |conv_unit__parameterized3         |   830|
|68    |      inner_product              |dot_150                           |   284|
|69    |      mp                         |maxpool2_1__parameterized1_151    |   266|
|70    |        d2                       |downsample__parameterized1_153    |   201|
|71    |      sbl                        |slope_bias_loader_152             |    59|
|72    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized1  |    41|
|73    |        xpm_memory_base_inst     |xpm_memory_base__parameterized1   |     1|
|74    |    \generate_conv[3].conv_gen   |conv_unit__parameterized5         |   830|
|75    |      inner_product              |dot_146                           |   284|
|76    |      mp                         |maxpool2_1__parameterized1_147    |   266|
|77    |        d2                       |downsample__parameterized1_149    |   201|
|78    |      sbl                        |slope_bias_loader_148             |    59|
|79    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized2  |    41|
|80    |        xpm_memory_base_inst     |xpm_memory_base__parameterized2   |     1|
|81    |    \generate_conv[4].conv_gen   |conv_unit__parameterized7         |   830|
|82    |      inner_product              |dot_142                           |   284|
|83    |      mp                         |maxpool2_1__parameterized1_143    |   266|
|84    |        d2                       |downsample__parameterized1_145    |   201|
|85    |      sbl                        |slope_bias_loader_144             |    59|
|86    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized3  |    41|
|87    |        xpm_memory_base_inst     |xpm_memory_base__parameterized3   |     1|
|88    |    \generate_conv[5].conv_gen   |conv_unit__parameterized9         |   830|
|89    |      inner_product              |dot_138                           |   284|
|90    |      mp                         |maxpool2_1__parameterized1_139    |   266|
|91    |        d2                       |downsample__parameterized1_141    |   201|
|92    |      sbl                        |slope_bias_loader_140             |    59|
|93    |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized4  |    41|
|94    |        xpm_memory_base_inst     |xpm_memory_base__parameterized4   |     1|
|95    |    \generate_conv[6].conv_gen   |conv_unit__parameterized11        |   830|
|96    |      inner_product              |dot_134                           |   284|
|97    |      mp                         |maxpool2_1__parameterized1_135    |   266|
|98    |        d2                       |downsample__parameterized1_137    |   201|
|99    |      sbl                        |slope_bias_loader_136             |    59|
|100   |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized5  |    41|
|101   |        xpm_memory_base_inst     |xpm_memory_base__parameterized5   |     1|
|102   |    \generate_conv[7].conv_gen   |conv_unit__parameterized13        |   830|
|103   |      inner_product              |dot_130                           |   284|
|104   |      mp                         |maxpool2_1__parameterized1_131    |   266|
|105   |        d2                       |downsample__parameterized1_133    |   201|
|106   |      sbl                        |slope_bias_loader_132             |    59|
|107   |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized6  |    41|
|108   |        xpm_memory_base_inst     |xpm_memory_base__parameterized6   |     1|
|109   |    \generate_conv[8].conv_gen   |conv_unit__parameterized15        |   830|
|110   |      inner_product              |dot_126                           |   284|
|111   |      mp                         |maxpool2_1__parameterized1_127    |   266|
|112   |        d2                       |downsample__parameterized1_129    |   201|
|113   |      sbl                        |slope_bias_loader_128             |    59|
|114   |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized7  |    41|
|115   |        xpm_memory_base_inst     |xpm_memory_base__parameterized7   |     1|
|116   |    \generate_conv[9].conv_gen   |conv_unit__parameterized17        |   830|
|117   |      inner_product              |dot                               |   284|
|118   |      mp                         |maxpool2_1__parameterized1        |   266|
|119   |        d2                       |downsample__parameterized1        |   201|
|120   |      sbl                        |slope_bias_loader                 |    59|
|121   |      xpm_memory_sprom_inst      |xpm_memory_sprom__parameterized8  |    41|
|122   |        xpm_memory_base_inst     |xpm_memory_base__parameterized8   |     1|
|123   |  fc_layer                       |matmul                            | 22356|
|124   |    \generate_dots[0].dot_gen    |dot_n                             |    44|
|125   |    \generate_dots[10].dot_gen   |dot_n_0                           |    44|
|126   |    \generate_dots[11].dot_gen   |dot_n_1                           |   107|
|127   |    \generate_dots[12].dot_gen   |dot_n_2                           |    44|
|128   |    \generate_dots[13].dot_gen   |dot_n_3                           |   263|
|129   |    \generate_dots[14].dot_gen   |dot_n_4                           |    44|
|130   |    \generate_dots[15].dot_gen   |dot_n_5                           |   108|
|131   |    \generate_dots[16].dot_gen   |dot_n_6                           |    44|
|132   |    \generate_dots[17].dot_gen   |dot_n_7                           |   202|
|133   |    \generate_dots[18].dot_gen   |dot_n_8                           |    44|
|134   |    \generate_dots[19].dot_gen   |dot_n_9                           |   107|
|135   |    \generate_dots[1].dot_gen    |dot_n_10                          |   202|
|136   |    \generate_dots[20].dot_gen   |dot_n_11                          |    44|
|137   |    \generate_dots[21].dot_gen   |dot_n_12                          |   170|
|138   |    \generate_dots[22].dot_gen   |dot_n_13                          |    44|
|139   |    \generate_dots[23].dot_gen   |dot_n_14                          |   108|
|140   |    \generate_dots[24].dot_gen   |dot_n_15                          |    44|
|141   |    \generate_dots[25].dot_gen   |dot_n_16                          |   303|
|142   |    \generate_dots[26].dot_gen   |dot_n_17                          |    44|
|143   |    \generate_dots[27].dot_gen   |dot_n_18                          |   107|
|144   |    \generate_dots[28].dot_gen   |dot_n_19                          |    44|
|145   |    \generate_dots[29].dot_gen   |dot_n_20                          |   201|
|146   |    \generate_dots[2].dot_gen    |dot_n_21                          |    44|
|147   |    \generate_dots[30].dot_gen   |dot_n_22                          |    45|
|148   |    \generate_dots[31].dot_gen   |dot_n_23                          |   132|
|149   |    \generate_dots[32].dot_gen   |dot_n_24                          |    45|
|150   |    \generate_dots[33].dot_gen   |dot_n_25                          |   202|
|151   |    \generate_dots[34].dot_gen   |dot_n_26                          |    44|
|152   |    \generate_dots[35].dot_gen   |dot_n_27                          |   107|
|153   |    \generate_dots[36].dot_gen   |dot_n_28                          |    44|
|154   |    \generate_dots[37].dot_gen   |dot_n_29                          |   170|
|155   |    \generate_dots[38].dot_gen   |dot_n_30                          |    44|
|156   |    \generate_dots[39].dot_gen   |dot_n_31                          |   108|
|157   |    \generate_dots[3].dot_gen    |dot_n_32                          |   107|
|158   |    \generate_dots[40].dot_gen   |dot_n_33                          |    44|
|159   |    \generate_dots[41].dot_gen   |dot_n_34                          |   202|
|160   |    \generate_dots[42].dot_gen   |dot_n_35                          |    44|
|161   |    \generate_dots[43].dot_gen   |dot_n_36                          |   107|
|162   |    \generate_dots[44].dot_gen   |dot_n_37                          |    44|
|163   |    \generate_dots[45].dot_gen   |dot_n_38                          |   232|
|164   |    \generate_dots[46].dot_gen   |dot_n_39                          |    44|
|165   |    \generate_dots[47].dot_gen   |dot_n_40                          |   108|
|166   |    \generate_dots[48].dot_gen   |dot_n_41                          |    44|
|167   |    \generate_dots[49].dot_gen   |dot_n_42                          |   202|
|168   |    \generate_dots[4].dot_gen    |dot_n_43                          |    44|
|169   |    \generate_dots[50].dot_gen   |dot_n_44                          |    44|
|170   |    \generate_dots[51].dot_gen   |dot_n_45                          |   107|
|171   |    \generate_dots[52].dot_gen   |dot_n_46                          |    44|
|172   |    \generate_dots[53].dot_gen   |dot_n_47                          |   170|
|173   |    \generate_dots[54].dot_gen   |dot_n_48                          |   139|
|174   |    \generate_dots[55].dot_gen   |dot_n_49                          |   108|
|175   |    \generate_dots[56].dot_gen   |dot_n_50                          |    44|
|176   |    \generate_dots[57].dot_gen   |dot_n_51                          |   234|
|177   |    \generate_dots[58].dot_gen   |dot_n_52                          |    44|
|178   |    \generate_dots[59].dot_gen   |dot_n_53                          |   107|
|179   |    \generate_dots[5].dot_gen    |dot_n_54                          |   170|
|180   |    \generate_dots[60].dot_gen   |dot_n_55                          |    44|
|181   |    \generate_dots[61].dot_gen   |dot_n_56                          |   296|
|182   |    \generate_dots[62].dot_gen   |dot_n_57                          |   139|
|183   |    \generate_dots[63].dot_gen   |dot_n_58                          |   132|
|184   |    \generate_dots[6].dot_gen    |dot_n_59                          |    44|
|185   |    \generate_dots[7].dot_gen    |dot_n_60                          |   108|
|186   |    \generate_dots[8].dot_gen    |dot_n_61                          |    44|
|187   |    \generate_dots[9].dot_gen    |dot_n_62                          |   202|
|188   |    \generate_sbl[0].mux_gen     |mux_3__parameterized4             |    57|
|189   |    \generate_sbl[10].mux_gen    |mux_3__parameterized4_63          |    57|
|190   |    \generate_sbl[11].mux_gen    |mux_3__parameterized4_64          |    57|
|191   |    \generate_sbl[12].mux_gen    |mux_3__parameterized4_65          |    57|
|192   |    \generate_sbl[13].mux_gen    |mux_3__parameterized4_66          |    57|
|193   |    \generate_sbl[14].mux_gen    |mux_3__parameterized4_67          |    57|
|194   |    \generate_sbl[15].mux_gen    |mux_3__parameterized4_68          |    57|
|195   |    \generate_sbl[16].mux_gen    |mux_3__parameterized4_69          |    57|
|196   |    \generate_sbl[17].mux_gen    |mux_3__parameterized4_70          |    57|
|197   |    \generate_sbl[18].mux_gen    |mux_3__parameterized4_71          |    57|
|198   |    \generate_sbl[19].mux_gen    |mux_3__parameterized4_72          |    57|
|199   |    \generate_sbl[1].mux_gen     |mux_3__parameterized4_73          |    57|
|200   |    \generate_sbl[20].mux_gen    |mux_3__parameterized4_74          |    57|
|201   |    \generate_sbl[21].mux_gen    |mux_3__parameterized4_75          |    57|
|202   |    \generate_sbl[22].mux_gen    |mux_3__parameterized4_76          |    57|
|203   |    \generate_sbl[23].mux_gen    |mux_3__parameterized4_77          |    57|
|204   |    \generate_sbl[24].mux_gen    |mux_3__parameterized4_78          |    57|
|205   |    \generate_sbl[25].mux_gen    |mux_3__parameterized4_79          |    57|
|206   |    \generate_sbl[26].mux_gen    |mux_3__parameterized4_80          |    57|
|207   |    \generate_sbl[27].mux_gen    |mux_3__parameterized4_81          |    57|
|208   |    \generate_sbl[28].mux_gen    |mux_3__parameterized4_82          |    57|
|209   |    \generate_sbl[29].mux_gen    |mux_3__parameterized4_83          |    57|
|210   |    \generate_sbl[2].mux_gen     |mux_3__parameterized4_84          |    57|
|211   |    \generate_sbl[30].mux_gen    |mux_3__parameterized4_85          |    57|
|212   |    \generate_sbl[31].mux_gen    |mux_3__parameterized4_86          |    57|
|213   |    \generate_sbl[32].mux_gen    |mux_3__parameterized4_87          |    57|
|214   |    \generate_sbl[33].mux_gen    |mux_3__parameterized4_88          |    57|
|215   |    \generate_sbl[34].mux_gen    |mux_3__parameterized4_89          |    56|
|216   |    \generate_sbl[35].mux_gen    |mux_3__parameterized4_90          |    56|
|217   |    \generate_sbl[36].mux_gen    |mux_3__parameterized4_91          |    56|
|218   |    \generate_sbl[37].mux_gen    |mux_3__parameterized4_92          |    56|
|219   |    \generate_sbl[38].mux_gen    |mux_3__parameterized4_93          |    57|
|220   |    \generate_sbl[39].mux_gen    |mux_3__parameterized4_94          |    57|
|221   |    \generate_sbl[3].mux_gen     |mux_3__parameterized4_95          |    57|
|222   |    \generate_sbl[40].mux_gen    |mux_3__parameterized4_96          |    57|
|223   |    \generate_sbl[41].mux_gen    |mux_3__parameterized4_97          |    57|
|224   |    \generate_sbl[42].mux_gen    |mux_3__parameterized4_98          |    57|
|225   |    \generate_sbl[43].mux_gen    |mux_3__parameterized4_99          |    57|
|226   |    \generate_sbl[44].mux_gen    |mux_3__parameterized4_100         |    57|
|227   |    \generate_sbl[45].mux_gen    |mux_3__parameterized4_101         |    57|
|228   |    \generate_sbl[46].mux_gen    |mux_3__parameterized4_102         |    57|
|229   |    \generate_sbl[47].mux_gen    |mux_3__parameterized4_103         |    57|
|230   |    \generate_sbl[48].mux_gen    |mux_3__parameterized4_104         |    60|
|231   |    \generate_sbl[49].mux_gen    |mux_3__parameterized4_105         |    60|
|232   |    \generate_sbl[4].mux_gen     |mux_3__parameterized4_106         |    57|
|233   |    \generate_sbl[50].mux_gen    |mux_3__parameterized4_107         |    60|
|234   |    \generate_sbl[51].mux_gen    |mux_3__parameterized4_108         |    60|
|235   |    \generate_sbl[52].mux_gen    |mux_3__parameterized4_109         |    57|
|236   |    \generate_sbl[53].mux_gen    |mux_3__parameterized4_110         |    57|
|237   |    \generate_sbl[54].mux_gen    |mux_3__parameterized4_111         |    17|
|238   |    \generate_sbl[55].mux_gen    |mux_3__parameterized4_112         |    56|
|239   |    \generate_sbl[56].mux_gen    |mux_3__parameterized4_113         |    57|
|240   |    \generate_sbl[57].mux_gen    |mux_3__parameterized4_114         |    57|
|241   |    \generate_sbl[58].mux_gen    |mux_3__parameterized4_115         |    57|
|242   |    \generate_sbl[59].mux_gen    |mux_3__parameterized4_116         |    57|
|243   |    \generate_sbl[5].mux_gen     |mux_3__parameterized4_117         |    57|
|244   |    \generate_sbl[60].mux_gen    |mux_3__parameterized4_118         |    57|
|245   |    \generate_sbl[61].mux_gen    |mux_3__parameterized4_119         |    17|
|246   |    \generate_sbl[62].mux_gen    |mux_3__parameterized4_120         |    17|
|247   |    \generate_sbl[63].mux_gen    |mux_3__parameterized4_121         |    60|
|248   |    \generate_sbl[6].mux_gen     |mux_3__parameterized4_122         |    57|
|249   |    \generate_sbl[7].mux_gen     |mux_3__parameterized4_123         |    57|
|250   |    \generate_sbl[8].mux_gen     |mux_3__parameterized4_124         |    57|
|251   |    \generate_sbl[9].mux_gen     |mux_3__parameterized4_125         |    57|
+------+---------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 611 ; free virtual = 52516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 408 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:18 . Memory (MB): peak = 2150.125 ; gain = 563.590 ; free physical = 2948 ; free virtual = 54852
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:02:26 . Memory (MB): peak = 2150.125 ; gain = 1007.449 ; free physical = 2953 ; free virtual = 54852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4664 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

500 Infos, 227 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:35 . Memory (MB): peak = 2194.227 ; gain = 1072.133 ; free physical = 2839 ; free virtual = 54757
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/maia.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2218.238 ; gain = 24.012 ; free physical = 2864 ; free virtual = 54783
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2218.238 ; gain = 0.000 ; free physical = 2863 ; free virtual = 54782
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 10:22:57 2018...
