<sld_project_info>
  <project>
    <hash md5_digest_80b="66d04eb95316b1cf1ba5"/>
  </project>
  <file_info>
    <file device="EP4CE6E22C8" path="Verilog_watch_second.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
