
ubuntu-preinstalled/networkctl:     file format elf32-littlearm


Disassembly of section .init:

0000259c <.init>:
    259c:	push	{r3, lr}
    25a0:	bl	31cc <log_oom_internal@plt+0x3d0>
    25a4:	pop	{r3, pc}

Disassembly of section .plt:

000025a8 <sd_netlink_open@plt-0x14>:
    25a8:	push	{lr}		; (str lr, [sp, #-4]!)
    25ac:	ldr	lr, [pc, #4]	; 25b8 <sd_netlink_open@plt-0x4>
    25b0:	add	lr, pc, lr
    25b4:	ldr	pc, [lr, #8]!
    25b8:	andeq	r9, r1, r8, lsr r7

000025bc <sd_netlink_open@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #102400	; 0x19000
    25c4:	ldr	pc, [ip, #1848]!	; 0x738

000025c8 <sd_netlink_message_next@plt>:
    25c8:	add	ip, pc, #0, 12
    25cc:	add	ip, ip, #102400	; 0x19000
    25d0:	ldr	pc, [ip, #1840]!	; 0x730

000025d4 <sd_rtnl_message_link_get_type@plt>:
    25d4:	add	ip, pc, #0, 12
    25d8:	add	ip, ip, #102400	; 0x19000
    25dc:	ldr	pc, [ip, #1832]!	; 0x728

000025e0 <sd_netlink_message_enter_container@plt>:
    25e0:	add	ip, pc, #0, 12
    25e4:	add	ip, ip, #102400	; 0x19000
    25e8:	ldr	pc, [ip, #1824]!	; 0x720

000025ec <sd_hwdb_new@plt>:
    25ec:	add	ip, pc, #0, 12
    25f0:	add	ip, ip, #102400	; 0x19000
    25f4:	ldr	pc, [ip, #1816]!	; 0x718

000025f8 <strv_find@plt>:
    25f8:	add	ip, pc, #0, 12
    25fc:	add	ip, ip, #102400	; 0x19000
    2600:	ldr	pc, [ip, #1808]!	; 0x710

00002604 <sd_bus_error_has_name@plt>:
    2604:	add	ip, pc, #0, 12
    2608:	add	ip, ip, #102400	; 0x19000
    260c:	ldr	pc, [ip, #1800]!	; 0x708

00002610 <sd_journal_add_match@plt>:
    2610:	add	ip, pc, #0, 12
    2614:	add	ip, ip, #102400	; 0x19000
    2618:	ldr	pc, [ip, #1792]!	; 0x700

0000261c <sd_device_get_devtype@plt>:
    261c:	add	ip, pc, #0, 12
    2620:	add	ip, ip, #102400	; 0x19000
    2624:	ldr	pc, [ip, #1784]!	; 0x6f8

00002628 <resolve_interface_or_warn@plt>:
    2628:	add	ip, pc, #0, 12
    262c:	add	ip, ip, #102400	; 0x19000
    2630:	ldr	pc, [ip, #1776]!	; 0x6f0

00002634 <sd_network_link_get_network_file@plt>:
    2634:	add	ip, pc, #0, 12
    2638:	add	ip, ip, #102400	; 0x19000
    263c:	ldr	pc, [ip, #1768]!	; 0x6e8

00002640 <version@plt>:
    2640:	add	ip, pc, #0, 12
    2644:	add	ip, ip, #102400	; 0x19000
    2648:	ldr	pc, [ip, #1760]!	; 0x6e0

0000264c <table_add_cell_stringf@plt>:
    264c:	add	ip, pc, #0, 12
    2650:	add	ip, ip, #102400	; 0x19000
    2654:	ldr	pc, [ip, #1752]!	; 0x6d8

00002658 <free@plt>:
    2658:	add	ip, pc, #0, 12
    265c:	add	ip, ip, #102400	; 0x19000
    2660:	ldr	pc, [ip, #1744]!	; 0x6d0

00002664 <sd_rtnl_message_neigh_get_family@plt>:
    2664:	add	ip, pc, #0, 12
    2668:	add	ip, ip, #102400	; 0x19000
    266c:	ldr	pc, [ip, #1736]!	; 0x6c8

00002670 <sd_netlink_message_read_in_addr@plt>:
    2670:	add	ip, pc, #0, 12
    2674:	add	ip, ip, #102400	; 0x19000
    2678:	ldr	pc, [ip, #1728]!	; 0x6c0

0000267c <log_open@plt>:
    267c:	add	ip, pc, #0, 12
    2680:	add	ip, ip, #102400	; 0x19000
    2684:	ldr	pc, [ip, #1720]!	; 0x6b8

00002688 <log_show_color@plt>:
    2688:	add	ip, pc, #0, 12
    268c:	add	ip, ip, #102400	; 0x19000
    2690:	ldr	pc, [ip, #1712]!	; 0x6b0

00002694 <qsort@plt>:
    2694:	add	ip, pc, #0, 12
    2698:	add	ip, ip, #102400	; 0x19000
    269c:	ldr	pc, [ip, #1704]!	; 0x6a8

000026a0 <log_assert_failed_unreachable_realm@plt>:
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #102400	; 0x19000
    26a8:	ldr	pc, [ip, #1696]!	; 0x6a0

000026ac <table_add_cell_full@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #102400	; 0x19000
    26b4:	ldr	pc, [ip, #1688]!	; 0x698

000026b8 <sd_device_unref@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #102400	; 0x19000
    26c0:	ldr	pc, [ip, #1680]!	; 0x690

000026c4 <sd_netlink_inc_rcvbuf@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #102400	; 0x19000
    26cc:	ldr	pc, [ip, #1672]!	; 0x688

000026d0 <local_gateways@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #102400	; 0x19000
    26d8:	ldr	pc, [ip, #1664]!	; 0x680

000026dc <sd_netlink_message_read_in6_addr@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #102400	; 0x19000
    26e4:	ldr	pc, [ip, #1656]!	; 0x678

000026e8 <sd_netlink_message_read_strv@plt>:
    26e8:	add	ip, pc, #0, 12
    26ec:	add	ip, ip, #102400	; 0x19000
    26f0:	ldr	pc, [ip, #1648]!	; 0x670

000026f4 <strcmp_ptr@plt>:
    26f4:	add	ip, pc, #0, 12
    26f8:	add	ip, ip, #102400	; 0x19000
    26fc:	ldr	pc, [ip, #1640]!	; 0x668

00002700 <sd_genl_socket_open@plt>:
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #102400	; 0x19000
    2708:	ldr	pc, [ip, #1632]!	; 0x660

0000270c <ask_password_agent_close@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #102400	; 0x19000
    2714:	ldr	pc, [ip, #1624]!	; 0x658

00002718 <sd_journal_add_disjunction@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #102400	; 0x19000
    2720:	ldr	pc, [ip, #1616]!	; 0x650

00002724 <polkit_agent_close@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #102400	; 0x19000
    272c:	ldr	pc, [ip, #1608]!	; 0x648

00002730 <mac_selinux_finish@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #102400	; 0x19000
    2738:	ldr	pc, [ip, #1600]!	; 0x640

0000273c <ascii_strlower@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #102400	; 0x19000
    2744:	ldr	pc, [ip, #1592]!	; 0x638

00002748 <sd_journal_close@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #102400	; 0x19000
    2750:	ldr	pc, [ip, #1584]!	; 0x630

00002754 <sd_network_link_get_carrier_bound_to@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #102400	; 0x19000
    275c:	ldr	pc, [ip, #1576]!	; 0x628

00002760 <table_set_ellipsize_percent@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #102400	; 0x19000
    2768:	ldr	pc, [ip, #1568]!	; 0x620

0000276c <feof@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #102400	; 0x19000
    2774:	ldr	pc, [ip, #1560]!	; 0x618

00002778 <sd_notifyf@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #102400	; 0x19000
    2780:	ldr	pc, [ip, #1552]!	; 0x610

00002784 <puts@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #102400	; 0x19000
    278c:	ldr	pc, [ip, #1544]!	; 0x608

00002790 <internal_set_new@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #102400	; 0x19000
    2798:	ldr	pc, [ip, #1536]!	; 0x600

0000279c <ethtool_get_link_info@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #102400	; 0x19000
    27a4:	ldr	pc, [ip, #1528]!	; 0x5f8

000027a8 <sd_rtnl_message_new_addrlabel@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #102400	; 0x19000
    27b0:	ldr	pc, [ip, #1520]!	; 0x5f0

000027b4 <log_assert_failed_return_realm@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #102400	; 0x19000
    27bc:	ldr	pc, [ip, #1512]!	; 0x5e8

000027c0 <set_put@plt>:
    27c0:	add	ip, pc, #0, 12
    27c4:	add	ip, ip, #102400	; 0x19000
    27c8:	ldr	pc, [ip, #1504]!	; 0x5e0

000027cc <columns@plt>:
    27cc:	add	ip, pc, #0, 12
    27d0:	add	ip, ip, #102400	; 0x19000
    27d4:	ldr	pc, [ip, #1496]!	; 0x5d8

000027d8 <sd_netlink_message_read@plt>:
    27d8:	add	ip, pc, #0, 12
    27dc:	add	ip, ip, #102400	; 0x19000
    27e0:	ldr	pc, [ip, #1488]!	; 0x5d0

000027e4 <sd_netlink_message_read_string@plt>:
    27e4:	add	ip, pc, #0, 12
    27e8:	add	ip, ip, #102400	; 0x19000
    27ec:	ldr	pc, [ip, #1480]!	; 0x5c8

000027f0 <log_get_max_level_realm@plt>:
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #102400	; 0x19000
    27f8:	ldr	pc, [ip, #1472]!	; 0x5c0

000027fc <sd_netlink_message_read_ether_addr@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #102400	; 0x19000
    2804:	ldr	pc, [ip, #1464]!	; 0x5b8

00002808 <table_set_header@plt>:
    2808:	add	ip, pc, #0, 12
    280c:	add	ip, ip, #102400	; 0x19000
    2810:	ldr	pc, [ip, #1456]!	; 0x5b0

00002814 <sd_network_get_search_domains@plt>:
    2814:	add	ip, pc, #0, 12
    2818:	add	ip, ip, #102400	; 0x19000
    281c:	ldr	pc, [ip, #1448]!	; 0x5a8

00002820 <greedy_realloc0@plt>:
    2820:	add	ip, pc, #0, 12
    2824:	add	ip, ip, #102400	; 0x19000
    2828:	ldr	pc, [ip, #1440]!	; 0x5a0

0000282c <hexmem@plt>:
    282c:	add	ip, pc, #0, 12
    2830:	add	ip, ip, #102400	; 0x19000
    2834:	ldr	pc, [ip, #1432]!	; 0x598

00002838 <rtnl_log_create_error@plt>:
    2838:	add	ip, pc, #0, 12
    283c:	add	ip, ip, #102400	; 0x19000
    2840:	ldr	pc, [ip, #1424]!	; 0x590

00002844 <sd_network_get_operational_state@plt>:
    2844:	add	ip, pc, #0, 12
    2848:	add	ip, ip, #102400	; 0x19000
    284c:	ldr	pc, [ip, #1416]!	; 0x588

00002850 <abort@plt>:
    2850:	add	ip, pc, #0, 12
    2854:	add	ip, ip, #102400	; 0x19000
    2858:	ldr	pc, [ip, #1408]!	; 0x580

0000285c <sd_network_get_ntp@plt>:
    285c:	add	ip, pc, #0, 12
    2860:	add	ip, ip, #102400	; 0x19000
    2864:	ldr	pc, [ip, #1400]!	; 0x578

00002868 <sd_network_link_get_timezone@plt>:
    2868:	add	ip, pc, #0, 12
    286c:	add	ip, ip, #102400	; 0x19000
    2870:	ldr	pc, [ip, #1392]!	; 0x570

00002874 <dispatch_verb@plt>:
    2874:	add	ip, pc, #0, 12
    2878:	add	ip, ip, #102400	; 0x19000
    287c:	ldr	pc, [ip, #1384]!	; 0x568

00002880 <ethtool_get_permanent_macaddr@plt>:
    2880:	add	ip, pc, #0, 12
    2884:	add	ip, ip, #102400	; 0x19000
    2888:	ldr	pc, [ip, #1376]!	; 0x560

0000288c <sd_netlink_message_read_u32@plt>:
    288c:	add	ip, pc, #0, 12
    2890:	add	ip, ip, #102400	; 0x19000
    2894:	ldr	pc, [ip, #1368]!	; 0x558

00002898 <strpbrk@plt>:
    2898:	add	ip, pc, #0, 12
    289c:	add	ip, ip, #102400	; 0x19000
    28a0:	ldr	pc, [ip, #1360]!	; 0x550

000028a4 <wifi_get_interface@plt>:
    28a4:	add	ip, pc, #0, 12
    28a8:	add	ip, ip, #102400	; 0x19000
    28ac:	ldr	pc, [ip, #1352]!	; 0x548

000028b0 <sd_netlink_message_read_u8@plt>:
    28b0:	add	ip, pc, #0, 12
    28b4:	add	ip, ip, #102400	; 0x19000
    28b8:	ldr	pc, [ip, #1344]!	; 0x540

000028bc <sd_bus_open_system@plt>:
    28bc:	add	ip, pc, #0, 12
    28c0:	add	ip, ip, #102400	; 0x19000
    28c4:	ldr	pc, [ip, #1336]!	; 0x538

000028c8 <sd_rtnl_message_addrlabel_get_prefixlen@plt>:
    28c8:	add	ip, pc, #0, 12
    28cc:	add	ip, ip, #102400	; 0x19000
    28d0:	ldr	pc, [ip, #1328]!	; 0x530

000028d4 <in_addr_to_string@plt>:
    28d4:	add	ip, pc, #0, 12
    28d8:	add	ip, ip, #102400	; 0x19000
    28dc:	ldr	pc, [ip, #1320]!	; 0x528

000028e0 <sd_bus_error_free@plt>:
    28e0:	add	ip, pc, #0, 12
    28e4:	add	ip, ip, #102400	; 0x19000
    28e8:	ldr	pc, [ip, #1312]!	; 0x520

000028ec <strcpy@plt>:
    28ec:	add	ip, pc, #0, 12
    28f0:	add	ip, ip, #102400	; 0x19000
    28f4:	ldr	pc, [ip, #1304]!	; 0x518

000028f8 <ellipsize_mem@plt>:
    28f8:	add	ip, pc, #0, 12
    28fc:	add	ip, ip, #102400	; 0x19000
    2900:	ldr	pc, [ip, #1296]!	; 0x510

00002904 <sd_bus_flush_close_unref@plt>:
    2904:	add	ip, pc, #0, 12
    2908:	add	ip, ip, #102400	; 0x19000
    290c:	ldr	pc, [ip, #1288]!	; 0x508

00002910 <sd_network_link_get_dhcp4_address@plt>:
    2910:	add	ip, pc, #0, 12
    2914:	add	ip, ip, #102400	; 0x19000
    2918:	ldr	pc, [ip, #1280]!	; 0x500

0000291c <local_addresses@plt>:
    291c:	add	ip, pc, #0, 12
    2920:	add	ip, ip, #102400	; 0x19000
    2924:	ldr	pc, [ip, #1272]!	; 0x4f8

00002928 <sd_bus_message_exit_container@plt>:
    2928:	add	ip, pc, #0, 12
    292c:	add	ip, ip, #102400	; 0x19000
    2930:	ldr	pc, [ip, #1264]!	; 0x4f0

00002934 <table_new_internal@plt>:
    2934:	add	ip, pc, #0, 12
    2938:	add	ip, ip, #102400	; 0x19000
    293c:	ldr	pc, [ip, #1256]!	; 0x4e8

00002940 <sd_network_get_route_domains@plt>:
    2940:	add	ip, pc, #0, 12
    2944:	add	ip, ip, #102400	; 0x19000
    2948:	ldr	pc, [ip, #1248]!	; 0x4e0

0000294c <ether_addr_to_string@plt>:
    294c:	add	ip, pc, #0, 12
    2950:	add	ip, ip, #102400	; 0x19000
    2954:	ldr	pc, [ip, #1240]!	; 0x4d8

00002958 <add_matches_for_unit@plt>:
    2958:	add	ip, pc, #0, 12
    295c:	add	ip, ip, #102400	; 0x19000
    2960:	ldr	pc, [ip, #1232]!	; 0x4d0

00002964 <table_set_sort@plt>:
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #102400	; 0x19000
    296c:	ldr	pc, [ip, #1224]!	; 0x4c8

00002970 <sd_bus_message_enter_container@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #102400	; 0x19000
    2978:	ldr	pc, [ip, #1216]!	; 0x4c0

0000297c <sd_rtnl_message_neigh_get_ifindex@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #102400	; 0x19000
    2984:	ldr	pc, [ip, #1208]!	; 0x4b8

00002988 <safe_close@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #102400	; 0x19000
    2990:	ldr	pc, [ip, #1200]!	; 0x4b0

00002994 <sd_network_link_get_operational_state@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #102400	; 0x19000
    299c:	ldr	pc, [ip, #1192]!	; 0x4a8

000029a0 <fread@plt>:
    29a0:	add	ip, pc, #0, 12
    29a4:	add	ip, ip, #102400	; 0x19000
    29a8:	ldr	pc, [ip, #1184]!	; 0x4a0

000029ac <sd_rtnl_message_link_get_ifindex@plt>:
    29ac:	add	ip, pc, #0, 12
    29b0:	add	ip, ip, #102400	; 0x19000
    29b4:	ldr	pc, [ip, #1176]!	; 0x498

000029b8 <table_set_align_percent@plt>:
    29b8:	add	ip, pc, #0, 12
    29bc:	add	ip, ip, #102400	; 0x19000
    29c0:	ldr	pc, [ip, #1168]!	; 0x490

000029c4 <sd_netlink_message_exit_container@plt>:
    29c4:	add	ip, pc, #0, 12
    29c8:	add	ip, ip, #102400	; 0x19000
    29cc:	ldr	pc, [ip, #1160]!	; 0x488

000029d0 <table_add_many_internal@plt>:
    29d0:	add	ip, pc, #0, 12
    29d4:	add	ip, ip, #102400	; 0x19000
    29d8:	ldr	pc, [ip, #1152]!	; 0x480

000029dc <__stack_chk_fail@plt>:
    29dc:	add	ip, pc, #0, 12
    29e0:	add	ip, ip, #102400	; 0x19000
    29e4:	ldr	pc, [ip, #1144]!	; 0x478

000029e8 <terminal_urlify_man@plt>:
    29e8:	add	ip, pc, #0, 12
    29ec:	add	ip, ip, #102400	; 0x19000
    29f0:	ldr	pc, [ip, #1136]!	; 0x470

000029f4 <sd_hwdb_unref@plt>:
    29f4:	add	ip, pc, #0, 12
    29f8:	add	ip, ip, #102400	; 0x19000
    29fc:	ldr	pc, [ip, #1128]!	; 0x468

00002a00 <internal_hashmap_free@plt>:
    2a00:	add	ip, pc, #0, 12
    2a04:	add	ip, ip, #102400	; 0x19000
    2a08:	ldr	pc, [ip, #1120]!	; 0x460

00002a0c <sd_netlink_unref@plt>:
    2a0c:	add	ip, pc, #0, 12
    2a10:	add	ip, ip, #102400	; 0x19000
    2a14:	ldr	pc, [ip, #1112]!	; 0x458

00002a18 <access@plt>:
    2a18:	add	ip, pc, #0, 12
    2a1c:	add	ip, ip, #102400	; 0x19000
    2a20:	ldr	pc, [ip, #1104]!	; 0x450

00002a24 <table_set_minimum_width@plt>:
    2a24:	add	ip, pc, #0, 12
    2a28:	add	ip, ip, #102400	; 0x19000
    2a2c:	ldr	pc, [ip, #1096]!	; 0x448

00002a30 <strv_length@plt>:
    2a30:	add	ip, pc, #0, 12
    2a34:	add	ip, ip, #102400	; 0x19000
    2a38:	ldr	pc, [ip, #1088]!	; 0x440

00002a3c <set_iterate@plt>:
    2a3c:	add	ip, pc, #0, 12
    2a40:	add	ip, ip, #102400	; 0x19000
    2a44:	ldr	pc, [ip, #1080]!	; 0x438

00002a48 <special_glyph@plt>:
    2a48:	add	ip, pc, #0, 12
    2a4c:	add	ip, ip, #102400	; 0x19000
    2a50:	ldr	pc, [ip, #1072]!	; 0x430

00002a54 <sd_rtnl_message_new_link@plt>:
    2a54:	add	ip, pc, #0, 12
    2a58:	add	ip, ip, #102400	; 0x19000
    2a5c:	ldr	pc, [ip, #1064]!	; 0x428

00002a60 <port_to_string@plt>:
    2a60:	add	ip, pc, #0, 12
    2a64:	add	ip, ip, #102400	; 0x19000
    2a68:	ldr	pc, [ip, #1056]!	; 0x420

00002a6c <show_journal@plt>:
    2a6c:	add	ip, pc, #0, 12
    2a70:	add	ip, ip, #102400	; 0x19000
    2a74:	ldr	pc, [ip, #1048]!	; 0x418

00002a78 <sd_network_link_get_search_domains@plt>:
    2a78:	add	ip, pc, #0, 12
    2a7c:	add	ip, ip, #102400	; 0x19000
    2a80:	ldr	pc, [ip, #1040]!	; 0x410

00002a84 <sd_bus_path_encode@plt>:
    2a84:	add	ip, pc, #0, 12
    2a88:	add	ip, ip, #102400	; 0x19000
    2a8c:	ldr	pc, [ip, #1032]!	; 0x408

00002a90 <__asprintf_chk@plt>:
    2a90:	add	ip, pc, #0, 12
    2a94:	add	ip, ip, #102400	; 0x19000
    2a98:	ldr	pc, [ip, #1024]!	; 0x400

00002a9c <sd_network_link_get_carrier_bound_by@plt>:
    2a9c:	add	ip, pc, #0, 12
    2aa0:	add	ip, ip, #102400	; 0x19000
    2aa4:	ldr	pc, [ip, #1016]!	; 0x3f8

00002aa8 <table_set_weight@plt>:
    2aa8:	add	ip, pc, #0, 12
    2aac:	add	ip, ip, #102400	; 0x19000
    2ab0:	ldr	pc, [ip, #1008]!	; 0x3f0

00002ab4 <table_unref@plt>:
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #102400	; 0x19000
    2abc:	ldr	pc, [ip, #1000]!	; 0x3e8

00002ac0 <getopt_long@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #102400	; 0x19000
    2ac8:	ldr	pc, [ip, #992]!	; 0x3e0

00002acc <strv_extendf@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #102400	; 0x19000
    2ad4:	ldr	pc, [ip, #984]!	; 0x3d8

00002ad8 <arphrd_to_name@plt>:
    2ad8:	add	ip, pc, #0, 12
    2adc:	add	ip, ip, #102400	; 0x19000
    2ae0:	ldr	pc, [ip, #976]!	; 0x3d0

00002ae4 <strscpy@plt>:
    2ae4:	add	ip, pc, #0, 12
    2ae8:	add	ip, ip, #102400	; 0x19000
    2aec:	ldr	pc, [ip, #968]!	; 0x3c8

00002af0 <in_addr_is_multicast@plt>:
    2af0:	add	ip, pc, #0, 12
    2af4:	add	ip, ip, #102400	; 0x19000
    2af8:	ldr	pc, [ip, #960]!	; 0x3c0

00002afc <sd_bus_message_unref@plt>:
    2afc:	add	ip, pc, #0, 12
    2b00:	add	ip, ip, #102400	; 0x19000
    2b04:	ldr	pc, [ip, #952]!	; 0x3b8

00002b08 <strv_fnmatch_full@plt>:
    2b08:	add	ip, pc, #0, 12
    2b0c:	add	ip, ip, #102400	; 0x19000
    2b10:	ldr	pc, [ip, #944]!	; 0x3b0

00002b14 <pager_close@plt>:
    2b14:	add	ip, pc, #0, 12
    2b18:	add	ip, ip, #102400	; 0x19000
    2b1c:	ldr	pc, [ip, #936]!	; 0x3a8

00002b20 <cescape_length@plt>:
    2b20:	add	ip, pc, #0, 12
    2b24:	add	ip, ip, #102400	; 0x19000
    2b28:	ldr	pc, [ip, #928]!	; 0x3a0

00002b2c <table_set_width@plt>:
    2b2c:	add	ip, pc, #0, 12
    2b30:	add	ip, ip, #102400	; 0x19000
    2b34:	ldr	pc, [ip, #920]!	; 0x398

00002b38 <table_print@plt>:
    2b38:	add	ip, pc, #0, 12
    2b3c:	add	ip, ip, #102400	; 0x19000
    2b40:	ldr	pc, [ip, #912]!	; 0x390

00002b44 <calloc@plt>:
    2b44:	add	ip, pc, #0, 12
    2b48:	add	ip, ip, #102400	; 0x19000
    2b4c:	ldr	pc, [ip, #904]!	; 0x388

00002b50 <jiffies_to_usec@plt>:
    2b50:	add	ip, pc, #0, 12
    2b54:	add	ip, ip, #102400	; 0x19000
    2b58:	ldr	pc, [ip, #896]!	; 0x380

00002b5c <sd_bus_message_read@plt>:
    2b5c:	add	ip, pc, #0, 12
    2b60:	add	ip, ip, #102400	; 0x19000
    2b64:	ldr	pc, [ip, #888]!	; 0x378

00002b68 <strjoin_real@plt>:
    2b68:	add	ip, pc, #0, 12
    2b6c:	add	ip, ip, #102400	; 0x19000
    2b70:	ldr	pc, [ip, #880]!	; 0x370

00002b74 <fputc@plt>:
    2b74:	add	ip, pc, #0, 12
    2b78:	add	ip, ip, #102400	; 0x19000
    2b7c:	ldr	pc, [ip, #872]!	; 0x368

00002b80 <fwrite@plt>:
    2b80:	add	ip, pc, #0, 12
    2b84:	add	ip, ip, #102400	; 0x19000
    2b88:	ldr	pc, [ip, #864]!	; 0x360

00002b8c <add_match_this_boot@plt>:
    2b8c:	add	ip, pc, #0, 12
    2b90:	add	ip, ip, #102400	; 0x19000
    2b94:	ldr	pc, [ip, #856]!	; 0x358

00002b98 <sd_journal_open@plt>:
    2b98:	add	ip, pc, #0, 12
    2b9c:	add	ip, ip, #102400	; 0x19000
    2ba0:	ldr	pc, [ip, #848]!	; 0x350

00002ba4 <sd_netlink_message_unref@plt>:
    2ba4:	add	ip, pc, #0, 12
    2ba8:	add	ip, ip, #102400	; 0x19000
    2bac:	ldr	pc, [ip, #840]!	; 0x348

00002bb0 <safe_atou_full@plt>:
    2bb0:	add	ip, pc, #0, 12
    2bb4:	add	ip, ip, #102400	; 0x19000
    2bb8:	ldr	pc, [ip, #832]!	; 0x340

00002bbc <memcpy@plt>:
    2bbc:	add	ip, pc, #0, 12
    2bc0:	add	ip, ip, #102400	; 0x19000
    2bc4:	ldr	pc, [ip, #824]!	; 0x338

00002bc8 <on_tty@plt>:
    2bc8:	add	ip, pc, #0, 12
    2bcc:	add	ip, ip, #102400	; 0x19000
    2bd0:	ldr	pc, [ip, #816]!	; 0x330

00002bd4 <malloc@plt>:
    2bd4:	add	ip, pc, #0, 12
    2bd8:	add	ip, ip, #102400	; 0x19000
    2bdc:	ldr	pc, [ip, #808]!	; 0x328

00002be0 <safe_fclose@plt>:
    2be0:	add	ip, pc, #0, 12
    2be4:	add	ip, ip, #102400	; 0x19000
    2be8:	ldr	pc, [ip, #800]!	; 0x320

00002bec <strlen@plt>:
    2bec:	add	ip, pc, #0, 12
    2bf0:	add	ip, ip, #102400	; 0x19000
    2bf4:	ldr	pc, [ip, #792]!	; 0x318

00002bf8 <sd_network_link_get_setup_state@plt>:
    2bf8:	add	ip, pc, #0, 12
    2bfc:	add	ip, ip, #102400	; 0x19000
    2c00:	ldr	pc, [ip, #784]!	; 0x310

00002c04 <__snprintf_chk@plt>:
    2c04:	add	ip, pc, #0, 12
    2c08:	add	ip, ip, #102400	; 0x19000
    2c0c:	ldr	pc, [ip, #776]!	; 0x308

00002c10 <sd_netlink_message_read_u16@plt>:
    2c10:	add	ip, pc, #0, 12
    2c14:	add	ip, ip, #102400	; 0x19000
    2c18:	ldr	pc, [ip, #768]!	; 0x300

00002c1c <format_bytes_full@plt>:
    2c1c:	add	ip, pc, #0, 12
    2c20:	add	ip, ip, #102400	; 0x19000
    2c24:	ldr	pc, [ip, #760]!	; 0x2f8

00002c28 <sd_netlink_message_request_dump@plt>:
    2c28:	add	ip, pc, #0, 12
    2c2c:	add	ip, ip, #102400	; 0x19000
    2c30:	ldr	pc, [ip, #752]!	; 0x2f0

00002c34 <bus_error_message@plt>:
    2c34:	add	ip, pc, #0, 12
    2c38:	add	ip, ip, #102400	; 0x19000
    2c3c:	ldr	pc, [ip, #744]!	; 0x2e8

00002c40 <wifi_get_station@plt>:
    2c40:	add	ip, pc, #0, 12
    2c44:	add	ip, ip, #102400	; 0x19000
    2c48:	ldr	pc, [ip, #736]!	; 0x2e0

00002c4c <strcmp@plt>:
    2c4c:	add	ip, pc, #0, 12
    2c50:	add	ip, ip, #102400	; 0x19000
    2c54:	ldr	pc, [ip, #728]!	; 0x2d8

00002c58 <pager_have@plt>:
    2c58:	add	ip, pc, #0, 12
    2c5c:	add	ip, ip, #102400	; 0x19000
    2c60:	ldr	pc, [ip, #720]!	; 0x2d0

00002c64 <log_parse_environment_realm@plt>:
    2c64:	add	ip, pc, #0, 12
    2c68:	add	ip, ip, #102400	; 0x19000
    2c6c:	ldr	pc, [ip, #712]!	; 0x2c8

00002c70 <sd_rtnl_message_new_neigh@plt>:
    2c70:	add	ip, pc, #0, 12
    2c74:	add	ip, ip, #102400	; 0x19000
    2c78:	ldr	pc, [ip, #704]!	; 0x2c0

00002c7c <sd_bus_call_method@plt>:
    2c7c:	add	ip, pc, #0, 12
    2c80:	add	ip, ip, #102400	; 0x19000
    2c84:	ldr	pc, [ip, #696]!	; 0x2b8

00002c88 <sd_network_get_dns@plt>:
    2c88:	add	ip, pc, #0, 12
    2c8c:	add	ip, ip, #102400	; 0x19000
    2c90:	ldr	pc, [ip, #688]!	; 0x2b0

00002c94 <__errno_location@plt>:
    2c94:	add	ip, pc, #0, 12
    2c98:	add	ip, ip, #102400	; 0x19000
    2c9c:	ldr	pc, [ip, #680]!	; 0x2a8

00002ca0 <sd_device_get_property_value@plt>:
    2ca0:	add	ip, pc, #0, 12
    2ca4:	add	ip, ip, #102400	; 0x19000
    2ca8:	ldr	pc, [ip, #672]!	; 0x2a0

00002cac <duplex_to_string@plt>:
    2cac:	add	ip, pc, #0, 12
    2cb0:	add	ip, ip, #102400	; 0x19000
    2cb4:	ldr	pc, [ip, #664]!	; 0x298

00002cb8 <memchr@plt>:
    2cb8:	add	ip, pc, #0, 12
    2cbc:	add	ip, ip, #102400	; 0x19000
    2cc0:	ldr	pc, [ip, #656]!	; 0x290

00002cc4 <strncpy@plt>:
    2cc4:	add	ip, pc, #0, 12
    2cc8:	add	ip, ip, #102400	; 0x19000
    2ccc:	ldr	pc, [ip, #648]!	; 0x288

00002cd0 <sd_network_link_get_ntp@plt>:
    2cd0:	add	ip, pc, #0, 12
    2cd4:	add	ip, ip, #102400	; 0x19000
    2cd8:	ldr	pc, [ip, #640]!	; 0x280

00002cdc <fopen64@plt>:
    2cdc:	add	ip, pc, #0, 12
    2ce0:	add	ip, ip, #102400	; 0x19000
    2ce4:	ldr	pc, [ip, #632]!	; 0x278

00002ce8 <memcmp@plt>:
    2ce8:	add	ip, pc, #0, 12
    2cec:	add	ip, ip, #102400	; 0x19000
    2cf0:	ldr	pc, [ip, #624]!	; 0x270

00002cf4 <sd_network_link_get_dns@plt>:
    2cf4:	add	ip, pc, #0, 12
    2cf8:	add	ip, ip, #102400	; 0x19000
    2cfc:	ldr	pc, [ip, #616]!	; 0x268

00002d00 <sd_device_new_from_device_id@plt>:
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #102400	; 0x19000
    2d08:	ldr	pc, [ip, #608]!	; 0x260

00002d0c <log_assert_failed_realm@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #102400	; 0x19000
    2d14:	ldr	pc, [ip, #600]!	; 0x258

00002d18 <log_internal_realm@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #102400	; 0x19000
    2d20:	ldr	pc, [ip, #592]!	; 0x250

00002d24 <sd_network_link_get_route_domains@plt>:
    2d24:	add	ip, pc, #0, 12
    2d28:	add	ip, ip, #102400	; 0x19000
    2d2c:	ldr	pc, [ip, #584]!	; 0x248

00002d30 <sd_netlink_call@plt>:
    2d30:	add	ip, pc, #0, 12
    2d34:	add	ip, ip, #102400	; 0x19000
    2d38:	ldr	pc, [ip, #576]!	; 0x240

00002d3c <strv_free@plt>:
    2d3c:	add	ip, pc, #0, 12
    2d40:	add	ip, ip, #102400	; 0x19000
    2d44:	ldr	pc, [ip, #568]!	; 0x238

00002d48 <pager_open@plt>:
    2d48:	add	ip, pc, #0, 12
    2d4c:	add	ip, ip, #102400	; 0x19000
    2d50:	ldr	pc, [ip, #560]!	; 0x230

00002d54 <__libc_start_main@plt>:
    2d54:	add	ip, pc, #0, 12
    2d58:	add	ip, ip, #102400	; 0x19000
    2d5c:	ldr	pc, [ip, #552]!	; 0x228

00002d60 <memdup@plt>:
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #102400	; 0x19000
    2d68:	ldr	pc, [ip, #544]!	; 0x220

00002d6c <in_addr_equal@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #102400	; 0x19000
    2d74:	ldr	pc, [ip, #536]!	; 0x218

00002d78 <colors_enabled@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #102400	; 0x19000
    2d80:	ldr	pc, [ip, #528]!	; 0x210

00002d84 <cescape@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #102400	; 0x19000
    2d8c:	ldr	pc, [ip, #520]!	; 0x208

00002d90 <format_ifname_full@plt>:
    2d90:	add	ip, pc, #0, 12
    2d94:	add	ip, ip, #102400	; 0x19000
    2d98:	ldr	pc, [ip, #512]!	; 0x200

00002d9c <__gmon_start__@plt>:
    2d9c:	add	ip, pc, #0, 12
    2da0:	add	ip, ip, #102400	; 0x19000
    2da4:	ldr	pc, [ip, #504]!	; 0x1f8

00002da8 <__cxa_finalize@plt>:
    2da8:	add	ip, pc, #0, 12
    2dac:	add	ip, ip, #102400	; 0x19000
    2db0:	ldr	pc, [ip, #496]!	; 0x1f0

00002db4 <sd_netlink_message_get_errno@plt>:
    2db4:	add	ip, pc, #0, 12
    2db8:	add	ip, ip, #102400	; 0x19000
    2dbc:	ldr	pc, [ip, #488]!	; 0x1e8

00002dc0 <strdup@plt>:
    2dc0:	add	ip, pc, #0, 12
    2dc4:	add	ip, ip, #102400	; 0x19000
    2dc8:	ldr	pc, [ip, #480]!	; 0x1e0

00002dcc <__printf_chk@plt>:
    2dcc:	add	ip, pc, #0, 12
    2dd0:	add	ip, ip, #102400	; 0x19000
    2dd4:	ldr	pc, [ip, #472]!	; 0x1d8

00002dd8 <sd_netlink_message_get_type@plt>:
    2dd8:	add	ip, pc, #0, 12
    2ddc:	add	ip, ip, #102400	; 0x19000
    2de0:	ldr	pc, [ip, #464]!	; 0x1d0

00002de4 <sd_hwdb_get@plt>:
    2de4:	add	ip, pc, #0, 12
    2de8:	add	ip, ip, #102400	; 0x19000
    2dec:	ldr	pc, [ip, #456]!	; 0x1c8

00002df0 <table_get_cell@plt>:
    2df0:	add	ip, pc, #0, 12
    2df4:	add	ip, ip, #102400	; 0x19000
    2df8:	ldr	pc, [ip, #448]!	; 0x1c0

00002dfc <log_oom_internal@plt>:
    2dfc:	add	ip, pc, #0, 12
    2e00:	add	ip, ip, #102400	; 0x19000
    2e04:	ldr	pc, [ip, #440]!	; 0x1b8

Disassembly of section .text:

00002e08 <.text>:
    2e08:	blmi	fecd58d8 <log_oom_internal@plt+0xfecd2adc>
    2e0c:	push	{r1, r3, r4, r5, r6, sl, lr}
    2e10:	strdlt	r4, [r8], r0
    2e14:			; <UNDEFINED> instruction: 0x460458d3
    2e18:			; <UNDEFINED> instruction: 0x20014eb0
    2e1c:	ldmdavs	fp, {r4, r5, r7, r9, fp, lr}
    2e20:			; <UNDEFINED> instruction: 0xf04f9307
    2e24:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    2e28:	strmi	r4, [sp], -lr, lsr #23
    2e2c:			; <UNDEFINED> instruction: 0x601458b2
    2e30:			; <UNDEFINED> instruction: 0x601958f3
    2e34:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    2e38:			; <UNDEFINED> instruction: 0xf7ff2000
    2e3c:			; <UNDEFINED> instruction: 0xf7ffef14
    2e40:	stccs	12, cr14, [r0], {30}
    2e44:	tsthi	r0, r0, asr #5	; <UNPREDICTABLE>
    2e48:			; <UNDEFINED> instruction: 0xf0002d00
    2e4c:			; <UNDEFINED> instruction: 0xf8df8122
    2e50:			; <UNDEFINED> instruction: 0xf8dfa298
    2e54:			; <UNDEFINED> instruction: 0xf8df8298
    2e58:	ldrbtmi	r9, [sl], #664	; 0x298
    2e5c:			; <UNDEFINED> instruction: 0xf10a44f8
    2e60:	ldrbtmi	r0, [r9], #2604	; 0xa2c
    2e64:	strcs	r4, [r0, -r2, asr #12]
    2e68:			; <UNDEFINED> instruction: 0x46294653
    2e6c:	strls	r4, [r0, -r0, lsr #12]
    2e70:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    2e74:	blle	1fca684 <log_oom_internal@plt+0x1fc7888>
    2e78:			; <UNDEFINED> instruction: 0xdc1a2a73
    2e7c:	vstmdble	r4!, {s4-s99}
    2e80:	bcs	49180c <log_oom_internal@plt+0x48ea10>
    2e84:	tsthi	r4, r0, lsl #4	; <UNPREDICTABLE>
    2e88:			; <UNDEFINED> instruction: 0xf012e8df
    2e8c:	ldrheq	r0, [r2, -fp]
    2e90:	tsteq	r2, r2, lsl r1
    2e94:	tsteq	r2, r2, lsl r1
    2e98:	subseq	r0, r9, r2, lsl r1
    2e9c:	tsteq	r2, r2, lsl r1
    2ea0:	adcseq	r0, r6, r2, lsl r1
    2ea4:	addeq	r0, lr, r2, lsl r1
    2ea8:	tsteq	r2, r2, lsl r1
    2eac:	tsteq	r2, r2, lsl r1
    2eb0:	vhadd.s8	d16, d16, d9
    2eb4:	addsmi	r1, sl, #67108864	; 0x4000000
    2eb8:	adchi	pc, r8, r0
    2ebc:	svcvc	0x0081f5b2
    2ec0:	blmi	fe33739c <log_oom_internal@plt+0xfe3345a0>
    2ec4:	tstvc	pc, fp, ror r4	; <UNPREDICTABLE>
    2ec8:	bcs	ffce00 <log_oom_internal@plt+0xffa004>
    2ecc:	rscshi	pc, r0, r0, asr #32
    2ed0:	ldreq	pc, [r5, -pc, rrx]
    2ed4:	rsbsmi	r4, sl, #136, 18	; 0x220000
    2ed8:	ldrbtmi	r2, [r9], #-0
    2edc:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    2ee0:	ldc	7, cr15, [r4], {255}	; 0xff
    2ee4:	ldc	7, cr15, [lr], {255}	; 0xff
    2ee8:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    2eec:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    2ef0:	ldmpl	r4!, {r1, r7, r8, r9, fp, lr}^
    2ef4:	blmi	fe0af48c <log_oom_internal@plt+0xfe0ac690>
    2ef8:			; <UNDEFINED> instruction: 0xf0243403
    2efc:	ldmpl	r5!, {r0, r1, sl}^
    2f00:	andle	r4, r5, #172, 4	; 0xc000000a
    2f04:	movweq	lr, #2516	; 0x9d4
    2f08:	ldrmi	r3, [r8, r8, lsl #8]
    2f0c:	mvnsle	r4, #172, 4	; 0xc000000a
    2f10:	svceq	0x00f84a7c
    2f14:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
    2f18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f1c:	subsmi	r9, sl, r7, lsl #22
    2f20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2f24:	sbcshi	pc, r4, r0, asr #32
    2f28:	pop	{r3, ip, sp, pc}
    2f2c:			; <UNDEFINED> instruction: 0xf5b287f0
    2f30:			; <UNDEFINED> instruction: 0xf0407f80
    2f34:			; <UNDEFINED> instruction: 0xf7ff80bd
    2f38:	strmi	lr, [r7], -r4, lsl #23
    2f3c:	ldmdbmi	r2!, {r1, r3, r4, sp, lr, pc}^
    2f40:	ldmdami	r2!, {r1, r2, r9, fp, sp, pc}^
    2f44:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    2f48:	ldrbtmi	r9, [r8], #-1798	; 0xfffff8fa
    2f4c:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    2f50:	ble	1b13a38 <log_oom_internal@plt+0x1b10c3c>
    2f54:	ldrtmi	r4, [r8], -lr, ror #22
    2f58:	vmla.i8	q10, q0, q15
    2f5c:	ldrbtmi	r7, [fp], #-749	; 0xfffffd13
    2f60:			; <UNDEFINED> instruction: 0xf5034479
    2f64:	tstcc	r3, r1, ror r3
    2f68:	svc	0x0048f7ff
    2f6c:	stmdals	r6, {r0, r1, r2, r9, sl, lr}
    2f70:	bl	1cc0f74 <log_oom_internal@plt+0x1cbe178>
    2f74:	stcle	15, cr2, [pc, #-0]	; 2f7c <log_oom_internal@plt+0x180>
    2f78:	tstcs	r0, r7, ror #16
    2f7c:			; <UNDEFINED> instruction: 0xf7ff4478
    2f80:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    2f84:	bmi	1979cb0 <log_oom_internal@plt+0x1976eb4>
    2f88:	strtmi	r4, [r0], -r9, lsr #12
    2f8c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    2f90:			; <UNDEFINED> instruction: 0xf7ff32bc
    2f94:			; <UNDEFINED> instruction: 0x4607ec70
    2f98:	ble	fe84eba0 <log_oom_internal@plt+0xfe84bda4>
    2f9c:	blmi	183ce0c <log_oom_internal@plt+0x183a010>
    2fa0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2fa4:	smmla	sp, sl, r2, r7
    2fa8:	tstcs	r0, lr, asr fp
    2fac:	ldmpl	r7!, {r1, r2, r3, r4, r6, r9, fp, lr}^
    2fb0:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    2fb4:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    2fb8:			; <UNDEFINED> instruction: 0xf6bf2800
    2fbc:	andcs	sl, r0, r3, asr pc
    2fc0:	ldc	7, cr15, [r6], {255}	; 0xff
    2fc4:	stcle	8, cr2, [r3, #8]
    2fc8:	tstcs	r6, r8, lsr r8
    2fcc:	vmov.f32	q10, #0.1796875	; 0x3e380000
    2fd0:	bmi	15c33d8 <log_oom_internal@plt+0x15c05dc>
    2fd4:	movteq	pc, #26176	; 0x6640	; <UNPREDICTABLE>
    2fd8:	smlsdxls	r1, pc, r4, r4	; <UNPREDICTABLE>
    2fdc:	ldrbtmi	r4, [sl], #-3925	; 0xfffff0ab
    2fe0:	rsbsvc	pc, r3, #8388608	; 0x800000
    2fe4:	ldrbtmi	r9, [pc], #-2	; 2fec <log_oom_internal@plt+0x1f0>
    2fe8:	andls	r2, r0, #3
    2fec:	strmi	r4, [r2], #-1594	; 0xfffff9c6
    2ff0:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
    2ff4:	ldr	r4, [sp, r7, lsl #12]!
    2ff8:	andcs	r4, r1, #80896	; 0x13c00
    2ffc:	subsvc	r4, sl, fp, ror r4
    3000:	blmi	13bccc8 <log_oom_internal@plt+0x13b9ecc>
    3004:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3008:			; <UNDEFINED> instruction: 0xe72b701a
    300c:	ldrdcc	pc, [r4], -r9
    3010:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3014:	andcc	pc, r4, r9, asr #17
    3018:	blmi	127ccb0 <log_oom_internal@plt+0x1279eb4>
    301c:	stmdami	r9, {r1, r2, r6, r9, sp}^
    3020:	ldmpl	r3!, {r0, r8, sp}^
    3024:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3028:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    302c:	blmi	11bcee0 <log_oom_internal@plt+0x11ba0e4>
    3030:	ldmdavs	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3034:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3038:	blmi	1131d40 <log_oom_internal@plt+0x112ef44>
    303c:	movwls	r4, #21627	; 0x547b
    3040:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
    3044:	ldmiblt	r0!, {r0, r2, r8, r9, fp, ip, pc}^
    3048:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
    304c:	andcs	r9, r1, r6, lsl #24
    3050:	strcs	r4, [r0, -r0, asr #18]
    3054:	strtmi	r9, [sl], -r0, lsl #4
    3058:	strls	r4, [r1], #-1145	; 0xfffffb87
    305c:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
    3060:			; <UNDEFINED> instruction: 0xf7ff9806
    3064:			; <UNDEFINED> instruction: 0xe73beafa
    3068:			; <UNDEFINED> instruction: 0xf6404c3b
    306c:	bmi	ec3d00 <log_oom_internal@plt+0xec0f04>
    3070:	ldmdbmi	fp!, {sp}
    3074:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3078:	strbtvc	pc, [lr], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    307c:	andcc	r4, r3, #2030043136	; 0x79000000
    3080:			; <UNDEFINED> instruction: 0xf7ff9400
    3084:	bmi	dfe99c <log_oom_internal@plt+0xdfbba0>
    3088:			; <UNDEFINED> instruction: 0xe7df447a
    308c:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
    3090:	ldcmi	7, cr14, [r6], #-852	; 0xfffffcac
    3094:	bmi	d9493c <log_oom_internal@plt+0xd91b40>
    3098:	msreq	CPSR_s, #64, 12	; 0x4000000
    309c:	ldrbtmi	r4, [ip], #-2357	; 0xfffff6cb
    30a0:			; <UNDEFINED> instruction: 0xf504447a
    30a4:	ldrbtmi	r7, [r9], #-1134	; 0xfffffb92
    30a8:	strls	r3, [r0], #-515	; 0xfffffdfd
    30ac:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    30b0:			; <UNDEFINED> instruction: 0xf6404c31
    30b4:	bmi	c43df4 <log_oom_internal@plt+0xc40ff8>
    30b8:	ldmdbmi	r1!, {sp}
    30bc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    30c0:	rsbvc	pc, lr, #8388608	; 0x800000
    30c4:	andls	r4, r0, #2030043136	; 0x79000000
    30c8:	andcc	r4, r3, #35651584	; 0x2200000
    30cc:	b	ffa410d0 <log_oom_internal@plt+0xffa3e2d4>
    30d0:	stc	7, cr15, [r4], {255}	; 0xff
    30d4:	andeq	r8, r1, r0, ror #29
    30d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    30dc:	andeq	r8, r1, r6, asr #29
    30e0:	andeq	r0, r0, r0, ror #5
    30e4:	ldrdeq	r0, [r0], -r4
    30e8:	andeq	r8, r1, r2, lsl ip
    30ec:	andeq	r7, r0, r8, lsr #20
    30f0:	andeq	r9, r1, r2, asr #3
    30f4:	andeq	r9, r1, ip, lsr r1
    30f8:	andeq	r7, r0, r6, lsl sl
    30fc:	andeq	r0, r0, r8, ror #5
    3100:	andeq	r0, r0, ip, ror #5
    3104:	ldrdeq	r8, [r1], -r6
    3108:	andeq	r6, r0, r6, lsl r8
    310c:	andeq	r7, r0, lr, asr #10
    3110:	andeq	r7, r0, r6, ror #21
    3114:	andeq	r6, r0, r4, lsr r4
    3118:	andeq	r7, r0, r0, lsl r9
    311c:	ldrdeq	r8, [r1], -lr
    3120:	andeq	r9, r1, r2, lsl #1
    3124:	ldrdeq	r0, [r0], -ip
    3128:	andeq	r9, r1, r0, asr r0
    312c:	andeq	r7, r0, ip, ror r8
    3130:	andeq	r7, r0, r6, ror #20
    3134:	andeq	r6, r0, lr, lsr #7
    3138:	andeq	r9, r1, r8, lsr #32
    313c:	andeq	r9, r1, lr, lsl r0
    3140:	andeq	r0, r0, r4, ror #5
    3144:	andeq	r7, r0, r4, lsl #17
    3148:	andeq	r0, r0, r0, lsl #6
    314c:	andeq	r7, r0, r4, lsl r8
    3150:	andeq	r7, r0, r6, lsl #16
    3154:	andeq	r7, r0, ip, asr #8
    3158:	ldrdeq	r7, [r0], -r0
    315c:	andeq	r6, r0, lr, lsl r3
    3160:	andeq	r7, r0, r8, lsl #8
    3164:	andeq	r6, r0, r0, ror pc
    3168:	andeq	r7, r0, sl, ror #7
    316c:	andeq	r7, r0, r6, lsr #19
    3170:	strdeq	r6, [r0], -r4
    3174:	andeq	r7, r0, sl, ror #7
    3178:	ldrdeq	r6, [r0], -r8
    317c:	andeq	r7, r0, r6, lsl #19
    3180:	andeq	r7, r0, ip, lsr #15
    3184:	bleq	3f2c8 <log_oom_internal@plt+0x3c4cc>
    3188:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    318c:	strbtmi	fp, [sl], -r2, lsl #24
    3190:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3194:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3198:	ldrmi	sl, [sl], #776	; 0x308
    319c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    31a0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    31a4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    31a8:			; <UNDEFINED> instruction: 0xf85a4b06
    31ac:	stmdami	r6, {r0, r1, ip, sp}
    31b0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    31b4:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    31b8:	bl	12c11bc <log_oom_internal@plt+0x12be3c0>
    31bc:	andeq	r8, r1, r4, lsr fp
    31c0:	strdeq	r0, [r0], -ip
    31c4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    31c8:	ldrdeq	r0, [r0], -r8
    31cc:	ldr	r3, [pc, #20]	; 31e8 <log_oom_internal@plt+0x3ec>
    31d0:	ldr	r2, [pc, #20]	; 31ec <log_oom_internal@plt+0x3f0>
    31d4:	add	r3, pc, r3
    31d8:	ldr	r2, [r3, r2]
    31dc:	cmp	r2, #0
    31e0:	bxeq	lr
    31e4:	b	2d9c <__gmon_start__@plt>
    31e8:	andeq	r8, r1, r4, lsl fp
    31ec:	andeq	r0, r0, r4, lsl #6
    31f0:	blmi	1d5210 <log_oom_internal@plt+0x1d2414>
    31f4:	bmi	1d43dc <log_oom_internal@plt+0x1d15e0>
    31f8:	addmi	r4, r3, #2063597568	; 0x7b000000
    31fc:	andle	r4, r3, sl, ror r4
    3200:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3204:	ldrmi	fp, [r8, -r3, lsl #2]
    3208:	svclt	0x00004770
    320c:	andeq	r8, r1, ip, lsr #28
    3210:	andeq	r8, r1, r8, lsr #28
    3214:	strdeq	r8, [r1], -r0
    3218:	strdeq	r0, [r0], -r8
    321c:	stmdbmi	r9, {r3, fp, lr}
    3220:	bmi	254408 <log_oom_internal@plt+0x25160c>
    3224:	bne	254410 <log_oom_internal@plt+0x251614>
    3228:	svceq	0x00cb447a
    322c:			; <UNDEFINED> instruction: 0x01a1eb03
    3230:	andle	r1, r3, r9, asr #32
    3234:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3238:	ldrmi	fp, [r8, -r3, lsl #2]
    323c:	svclt	0x00004770
    3240:	andeq	r8, r1, r0, lsl #28
    3244:	strdeq	r8, [r1], -ip
    3248:	andeq	r8, r1, r4, asr #21
    324c:	andeq	r0, r0, r8, lsl #6
    3250:	blmi	2b0678 <log_oom_internal@plt+0x2ad87c>
    3254:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3258:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    325c:	blmi	271810 <log_oom_internal@plt+0x26ea14>
    3260:	ldrdlt	r5, [r3, -r3]!
    3264:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3268:			; <UNDEFINED> instruction: 0xf7ff6818
    326c:			; <UNDEFINED> instruction: 0xf7ffed9e
    3270:	blmi	1c3174 <log_oom_internal@plt+0x1c0378>
    3274:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3278:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    327c:	andeq	r8, r1, sl, asr #27
    3280:	muleq	r1, r4, sl
    3284:	andeq	r0, r0, ip, lsl #6
    3288:	muleq	r1, r6, sp
    328c:	andeq	r8, r1, sl, lsr #27
    3290:	svclt	0x0000e7c4
    3294:	stcvs	13, cr6, [fp, #520]	; 0x208
    3298:	blle	d3d08 <log_oom_internal@plt+0xd0f0c>
    329c:	andcs	fp, r1, ip, asr #31
    32a0:	ldrbmi	r2, [r0, -r0]!
    32a4:	rscscc	pc, pc, pc, asr #32
    32a8:	svclt	0x00004770
    32ac:	ldrlt	fp, [r0, #-808]	; 0xfffffcd8
    32b0:	stmdavs	r0, {r2, r9, sl, lr}^
    32b4:	tstlt	r0, #130	; 0x82
    32b8:	rsbvs	r3, r0, r1, lsl #16
    32bc:	stmdavs	r3!, {r3, r8, fp, ip, sp, pc}
    32c0:	andcs	fp, r0, r3, lsl r1
    32c4:	ldclt	0, cr11, [r0, #-8]
    32c8:			; <UNDEFINED> instruction: 0xf7ff6c20
    32cc:	blvs	fe83d9ec <log_oom_internal@plt+0xfe83abf0>
    32d0:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32d4:			; <UNDEFINED> instruction: 0xf7ff6da0
    32d8:			; <UNDEFINED> instruction: 0x6de0e9c0
    32dc:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32e0:			; <UNDEFINED> instruction: 0xf7ff6e20
    32e4:			; <UNDEFINED> instruction: 0x6ea0e9ba
    32e8:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32ec:			; <UNDEFINED> instruction: 0xf7ff6ee0
    32f0:			; <UNDEFINED> instruction: 0x4620e9b4
    32f4:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32f8:	andcs	lr, r0, r3, ror #15
    32fc:	bmi	1550c4 <log_oom_internal@plt+0x1522c8>
    3300:	stcmi	3, cr2, [r5], {66}	; 0x42
    3304:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    3308:	andcc	r4, r3, #124, 8	; 0x7c000000
    330c:	strls	r4, [r0], #-1145	; 0xfffffb87
    3310:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    3314:	andeq	r5, r0, r6, asr #31
    3318:	andeq	r7, r0, ip, lsr r7
    331c:	andeq	r5, r0, ip, ror #31
    3320:	stfvsd	f3, [r3, #128]	; 0x80
    3324:	andcs	fp, r0, fp, lsr #3
    3328:	ldrbmi	r6, [r0, -fp]!
    332c:	addlt	fp, r2, r0, lsl r5
    3330:			; <UNDEFINED> instruction: 0xf2404c09
    3334:	bmi	24c064 <log_oom_internal@plt+0x249268>
    3338:	ldrbtmi	r4, [ip], #-2313	; 0xfffff6f7
    333c:	ldrcc	r4, [r8], #-1146	; 0xfffffb86
    3340:	andcc	r4, r3, #2030043136	; 0x79000000
    3344:			; <UNDEFINED> instruction: 0xf7ff9400
    3348:			; <UNDEFINED> instruction: 0xf06fea36
    334c:	andlt	r0, r2, r5, lsl r0
    3350:			; <UNDEFINED> instruction: 0xf06fbd10
    3354:			; <UNDEFINED> instruction: 0x4770003c
    3358:	andeq	r7, r0, sl, lsl #14
    335c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    3360:	andeq	r6, r0, ip, lsl #18
    3364:	stfvsp	f3, [r3, #128]	; 0x80
    3368:	andcs	fp, r0, fp, lsr #3
    336c:	ldrbmi	r6, [r0, -fp]!
    3370:	addlt	fp, r2, r0, lsl r5
    3374:			; <UNDEFINED> instruction: 0xf44f4c09
    3378:	bmi	25ffb4 <log_oom_internal@plt+0x25d1b8>
    337c:	ldrbtmi	r4, [ip], #-2313	; 0xfffff6f7
    3380:	strbcc	r4, [r0], #-1146	; 0xfffffb86
    3384:	andcc	r4, r3, #2030043136	; 0x79000000
    3388:			; <UNDEFINED> instruction: 0xf7ff9400
    338c:			; <UNDEFINED> instruction: 0xf06fea14
    3390:	andlt	r0, r2, r5, lsl r0
    3394:			; <UNDEFINED> instruction: 0xf06fbd10
    3398:			; <UNDEFINED> instruction: 0x4770003c
    339c:	andeq	r7, r0, r6, asr #13
    33a0:	andeq	r5, r0, ip, asr #30
    33a4:	andeq	r6, r0, r8, asr #17
    33a8:			; <UNDEFINED> instruction: 0x4614b5f0
    33ac:	stmdbcs	r6, {r0, r2, r3, r4, r9, fp, lr}
    33b0:	addlt	r4, r7, sp, lsl fp
    33b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    33b8:	movwls	r6, #22555	; 0x581b
    33bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    33c0:	ldmdbcs	r2, {r0, r4, ip, lr, pc}
    33c4:	stmdavc	r3, {r1, r8, ip, lr, pc}^
    33c8:	andsle	r2, r5, r2, lsl #22
    33cc:	bmi	5cb3d4 <log_oom_internal@plt+0x5c85d8>
    33d0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    33d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33d8:	subsmi	r9, sl, r5, lsl #22
    33dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    33e0:	andlt	sp, r7, sp, lsl r1
    33e4:	stmdavc	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    33e8:	mvnle	r2, r1, lsl #22
    33ec:	ldrdcc	pc, [r2], -r0
    33f0:	strcs	sl, [r2, -r1, lsl #28]
    33f4:	and	r9, r9, r1, lsl #6
    33f8:	cfmadd32ge	mvax0, mvfx4, mvfx1, mvfx3
    33fc:	svceq	0x0002f853
    3400:	ldrtmi	r2, [r5], -sl, lsl #14
    3404:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    3408:	strgt	r6, [pc, #-2267]	; 2b35 <table_set_width@plt+0x9>
    340c:	ldrtmi	r4, [r1], -r2, lsr #12
    3410:			; <UNDEFINED> instruction: 0xf7ff4638
    3414:	stmdacs	r0, {r5, r6, r9, fp, sp, lr, pc}
    3418:	andcs	fp, r1, r8, lsr #31
    341c:			; <UNDEFINED> instruction: 0xf7ffe7d7
    3420:	svclt	0x0000eade
    3424:	andeq	r8, r1, r8, lsr r9
    3428:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    342c:	andeq	r8, r1, sl, lsl r9
    3430:	cfmv64hrne	mvdx11, fp
    3434:	addlt	r4, r7, r2, lsr #26
    3438:	svclt	0x00184c22
    343c:	ldrbtmi	r2, [sp], #-769	; 0xfffffcff
    3440:	svclt	0x00182800
    3444:	stmdbpl	ip!, {r8, r9, sp}
    3448:	strls	r6, [r5], #-2084	; 0xfffff7dc
    344c:	streq	pc, [r0], #-79	; 0xffffffb1
    3450:	stmdbcs	r7, {r0, r1, r4, r8, r9, fp, ip, sp, pc}
    3454:	ldmdbmi	ip, {r2, r3, ip, lr, pc}
    3458:	ldrbtmi	r4, [r9], #-2586	; 0xfffff5e6
    345c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3460:	subsmi	r9, r1, r5, lsl #20
    3464:	andeq	pc, r0, #79	; 0x4f
    3468:	ldrmi	sp, [r8], -r4, lsr #2
    346c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    3470:	ldrmi	r4, [r4], -r3, lsl #12
    3474:	svceq	0x0001f853
    3478:	ldmhi	fp, {r0, r1, r8, sl, fp, sp, pc}
    347c:	andscs	r9, r2, r3
    3480:	andscc	pc, r0, sp, lsr #17
    3484:	bl	fe9c1488 <log_oom_internal@plt+0xfe9be68c>
    3488:			; <UNDEFINED> instruction: 0xb1a84601
    348c:			; <UNDEFINED> instruction: 0xf7ff4628
    3490:	movwcs	lr, #6750	; 0x1a5e
    3494:	ldrb	r6, [lr, r0, lsr #32]
    3498:			; <UNDEFINED> instruction: 0xf2404c0c
    349c:	bmi	3082d0 <log_oom_internal@plt+0x3054d4>
    34a0:	stmdbmi	ip, {sp}
    34a4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    34a8:	ldrbtmi	r3, [r9], #-1124	; 0xfffffb9c
    34ac:	strls	r3, [r0], #-515	; 0xfffffdfd
    34b0:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    34b4:	b	fe4c14b8 <log_oom_internal@plt+0xfe4be6bc>
    34b8:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    34bc:	svclt	0x0000e7cb
    34c0:	andeq	r8, r1, lr, lsr #17
    34c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    34c8:	muleq	r1, r2, r8
    34cc:	andeq	r7, r0, r0, lsr #11
    34d0:	andeq	r5, r0, r6, lsr #28
    34d4:	andeq	r5, r0, lr, asr lr
    34d8:	blmi	dd5db8 <log_oom_internal@plt+0xdd2fbc>
    34dc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    34e0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    34e4:	movwls	r6, #14363	; 0x381b
    34e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34ec:	suble	r2, r1, r0, lsl #16
    34f0:	strmi	r6, [sp], -r3, asr #29
    34f4:	cmnlt	fp, r4, lsl #12
    34f8:	andvs	r2, fp, r0
    34fc:	blmi	b95dc0 <log_oom_internal@plt+0xb92fc4>
    3500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3504:	blls	dd574 <log_oom_internal@plt+0xda778>
    3508:			; <UNDEFINED> instruction: 0xf04f405a
    350c:	mrsle	r0, (UNDEF: 127)
    3510:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3514:	stmdbcs	r0, {r0, r6, sl, fp, sp, lr}
    3518:	stcvs	0, cr13, [r0], {60}	; 0x3c
    351c:	blcc	61530 <log_oom_internal@plt+0x5e734>
    3520:	ldmdale	r9, {r1, r2, r8, r9, fp, sp}
    3524:			; <UNDEFINED> instruction: 0xf003e8df
    3528:	cdpeq	4, 2, cr0, cr0, cr4, {0}
    352c:	andeq	r1, r4, r4, lsl #16
    3530:	andcc	r3, r1, r1, lsl #18
    3534:	b	ffd41538 <log_oom_internal@plt+0xffd3e73c>
    3538:	orrslt	r4, r0, r3, lsl #12
    353c:	andcs	r6, r0, r3, ror #13
    3540:	ldrb	r6, [fp, fp, lsr #32]
    3544:			; <UNDEFINED> instruction: 0xf7ffaa02
    3548:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    354c:	svclt	0x0018dbd6
    3550:	mvnsle	r9, r2, lsl #22
    3554:			; <UNDEFINED> instruction: 0x0110e9d4
    3558:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    355c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3560:			; <UNDEFINED> instruction: 0xf06fd1ec
    3564:	strb	r0, [r9, fp]
    3568:			; <UNDEFINED> instruction: 0xf7ffaa02
    356c:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3570:	strb	sp, [r3, sp, ror #21]
    3574:			; <UNDEFINED> instruction: 0xf44f4c12
    3578:	bmi	4a0570 <log_oom_internal@plt+0x49d774>
    357c:	ldrbtmi	r4, [ip], #-2322	; 0xfffff6ee
    3580:	ldrbtcc	r4, [r8], #-1146	; 0xfffffb86
    3584:	andcc	r4, r3, #2030043136	; 0x79000000
    3588:			; <UNDEFINED> instruction: 0xf7ff9400
    358c:			; <UNDEFINED> instruction: 0xf06fe914
    3590:			; <UNDEFINED> instruction: 0xe7b30015
    3594:	strmi	r4, [r8], -sp, lsl #24
    3598:	vst1.8	{d20-d21}, [pc]!
    359c:	stmdbmi	sp, {r8, r9, ip, sp, lr}
    35a0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    35a4:	ldrbtmi	r3, [r9], #-1144	; 0xfffffb88
    35a8:	strls	r3, [r0], #-515	; 0xfffffdfd
    35ac:	bl	febc15b0 <log_oom_internal@plt+0xfebbe7b4>
    35b0:	b	5415b4 <log_oom_internal@plt+0x53e7b8>
    35b4:	andeq	r8, r1, r0, lsl r8
    35b8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    35bc:	andeq	r8, r1, ip, ror #15
    35c0:	andeq	r7, r0, r6, asr #9
    35c4:	andeq	r5, r0, ip, asr #26
    35c8:	andeq	r6, r0, r8, asr #13
    35cc:	andeq	r7, r0, r4, lsr #9
    35d0:	andeq	r5, r0, sl, lsr #26
    35d4:	andeq	r5, r0, r2, ror sp
    35d8:	strdlt	fp, [r3], r0
    35dc:	stmiblt	fp!, {r0, r1, fp, sp, lr}^
    35e0:	stmne	fp, {r2, r4, r9, sl, lr}
    35e4:	strmi	r4, [pc], -r6, lsl #12
    35e8:			; <UNDEFINED> instruction: 0xf813b134
    35ec:	cdpne	13, 6, cr2, cr5, cr1, {0}
    35f0:	strtmi	fp, [ip], -sl, lsr #18
    35f4:	mvnsle	r2, r0, lsl #24
    35f8:	andlt	r2, r3, r0
    35fc:			; <UNDEFINED> instruction: 0x4622bdf0
    3600:	ldrtmi	r2, [r8], -r0, lsl #2
    3604:	bl	1641608 <log_oom_internal@plt+0x163e80c>
    3608:	ldfmid	f3, [r4, #-768]	; 0xfffffd00
    360c:	ldcmi	3, cr2, [r4], {135}	; 0x87
    3610:	bmi	50ba18 <log_oom_internal@plt+0x508c1c>
    3614:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    3618:	and	r4, r7, sl, ror r4
    361c:	cmncs	sl, #1152	; 0x480
    3620:	tstcs	r0, r2, lsl ip
    3624:	ldrbtmi	r4, [sp], #-2578	; 0xfffff5ee
    3628:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    362c:	andcc	r3, r3, #160, 8	; 0xa0000000
    3630:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3634:			; <UNDEFINED> instruction: 0xf7ff2007
    3638:			; <UNDEFINED> instruction: 0xe7ddeb70
    363c:	ldrtmi	r4, [r8], -r1, lsr #12
    3640:	b	1bc1644 <log_oom_internal@plt+0x1bbe848>
    3644:	teqlt	r0, r4, lsl #12
    3648:			; <UNDEFINED> instruction: 0xf7ff6830
    364c:	andcs	lr, r1, r6, lsl #16
    3650:	andlt	r6, r3, r4, lsr r0
    3654:			; <UNDEFINED> instruction: 0xf06fbdf0
    3658:	strb	r0, [lr, fp]
    365c:	andeq	r5, r0, ip, asr #26
    3660:	andeq	r7, r0, lr, lsr #8
    3664:			; <UNDEFINED> instruction: 0x00005cb4
    3668:	andeq	r5, r0, sl, lsl #26
    366c:	andeq	r7, r0, ip, lsl r4
    3670:	andeq	r5, r0, r2, lsr #25
    3674:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3678:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    367c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3680:	strdlt	r4, [pc], r0
    3684:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3688:			; <UNDEFINED> instruction: 0xf04f930d
    368c:	stmdacs	r0, {r8, r9}
    3690:	msrhi	SPSR_fsx, r0
    3694:	strmi	r4, [sl], r3, lsl #12
    3698:	andcs	r4, r8, #4, 12	; 0x400000
    369c:	tstcs	r1, r6, lsl #16
    36a0:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36a4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    36a8:	teqhi	r7, r0	; <UNPREDICTABLE>
    36ac:			; <UNDEFINED> instruction: 0xf0402808
    36b0:	ldmib	sp, {r3, r4, r5, r8, pc}^
    36b4:	bcs	7ed4 <log_oom_internal@plt+0x50d8>
    36b8:			; <UNDEFINED> instruction: 0xf5b1bf08
    36bc:			; <UNDEFINED> instruction: 0xf0805f80
    36c0:	stmdbcs	r1, {r4, r5, r8, pc}
    36c4:	stmib	sp, {r3, r9, sl, lr}^
    36c8:	svclt	0x00381202
    36cc:			; <UNDEFINED> instruction: 0xf7ff2001
    36d0:	strmi	lr, [r7], -r2, lsl #21
    36d4:			; <UNDEFINED> instruction: 0xf0002800
    36d8:	ldmib	sp, {r1, r2, r4, r5, r7, r8, pc}^
    36dc:	strtmi	r1, [r3], -r2, lsl #4
    36e0:	tstcs	r1, sl, lsl #12
    36e4:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36e8:	movwcs	lr, #27101	; 0x69dd
    36ec:	addsmi	r2, r9, #0, 2
    36f0:	addsmi	fp, r0, #8, 30
    36f4:			; <UNDEFINED> instruction: 0xf0404605
    36f8:			; <UNDEFINED> instruction: 0xf1008115
    36fc:	andcs	r0, r1, r0, ror r1
    3700:	b	841704 <log_oom_internal@plt+0x83e908>
    3704:	stmdacs	r0, {r2, r9, sl, lr}
    3708:	orrshi	pc, sp, r0
    370c:	cmneq	r0, #0, 2	; <UNPREDICTABLE>
    3710:	smlabbcs	r1, r5, r4, r6
    3714:	rsbvs	r4, r1, sl, lsr #12
    3718:			; <UNDEFINED> instruction: 0x46394618
    371c:	b	13c1720 <log_oom_internal@plt+0x13be924>
    3720:	vadd.f32	d18, d0, d13
    3724:	stmdagt	pc, {r0, r1, r2, r7, r8, pc}	; <UNPREDICTABLE>
    3728:			; <UNDEFINED> instruction: 0xf8b4ae09
    372c:			; <UNDEFINED> instruction: 0xf64ce07c
    3730:			; <UNDEFINED> instruction: 0xf8944c88
    3734:	strbmi	r8, [r6, #112]!	; 0x70
    3738:			; <UNDEFINED> instruction: 0x9071f894
    373c:			; <UNDEFINED> instruction: 0xf894c607
    3740:	eorshi	r2, r3, r2, ror r0
    3744:			; <UNDEFINED> instruction: 0x1075f894
    3748:			; <UNDEFINED> instruction: 0x3073f894
    374c:			; <UNDEFINED> instruction: 0x6074f894
    3750:	msrhi	CPSR_s, r0, asr #32
    3754:	svceq	0x0001f1b8
    3758:			; <UNDEFINED> instruction: 0xf1b9d10e
    375c:	smlabble	fp, r0, pc, r0	; <UNPREDICTABLE>
    3760:	smlabtle	r9, r2, sl, r2
    3764:	tstle	r7, lr, lsl r3
    3768:	stmdale	r5, {r1, r2, r3, r8, fp, sp}
    376c:	vcgt.s8	d18, d4, d1
    3770:	addmi	r0, fp, r9
    3774:	tstle	r8, r3, lsl #4
    3778:	movscs	r4, #13184	; 0x3380
    377c:	smlabtcs	r0, lr, r8, r4
    3780:	ldrbtmi	r4, [sp], #-2766	; 0xfffff532
    3784:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    3788:			; <UNDEFINED> instruction: 0xf8dde051
    378c:	stccc	0, cr0, [lr, #-168]	; 0xffffff58
    3790:	strhtgt	pc, [lr], -sp	; <UNPREDICTABLE>
    3794:	vadd.f32	d18, d8, d1
    3798:	strthi	r0, [r2], r1, lsl #6
    379c:	eorsvs	pc, r6, r4, lsl #17
    37a0:	rsbseq	pc, lr, #4, 2
    37a4:	eorsne	pc, r7, r4, lsl #17
    37a8:			; <UNDEFINED> instruction: 0xf8a462e0
    37ac:			; <UNDEFINED> instruction: 0x8663c030
    37b0:	blmi	ff0f9c8c <log_oom_internal@plt+0xff0f6e90>
    37b4:	movwlt	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    37b8:	stmibmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    37bc:	movwls	r3, #21444	; 0x53c4
    37c0:	ldrbtmi	r4, [fp], #3010	; 0xbc2
    37c4:	bleq	ffbf8 <log_oom_internal@plt+0xfcdfc>
    37c8:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    37cc:	ldrmi	r9, [r8], r2, lsl #2
    37d0:	stccc	8, cr7, [r2, #-76]	; 0xffffffb4
    37d4:			; <UNDEFINED> instruction: 0xf1027856
    37d8:	andseq	r0, r9, #32768	; 0x8000
    37dc:	vst2.16	{d0-d1}, [r1 :64], fp
    37e0:	strmi	r7, [lr], #-384	; 0xfffffe80
    37e4:			; <UNDEFINED> instruction: 0xf0c042b5
    37e8:	blcs	1e3b30 <log_oom_internal@plt+0x1e0d34>
    37ec:	addhi	pc, r5, r0, lsl #4
    37f0:	blcs	1923fc <log_oom_internal@plt+0x18f600>
    37f4:	msrhi	R12_fiq, r0
    37f8:			; <UNDEFINED> instruction: 0xf003e8df
    37fc:	eorscc	r4, sl, sp, asr fp
    3800:	rsbeq	r0, lr, r6, lsr #8
    3804:	rsbeq	pc, r0, r4, lsl #2
    3808:			; <UNDEFINED> instruction: 0x46494632
    380c:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3810:	blle	84d818 <log_oom_internal@plt+0x84aa1c>
    3814:	bl	24a6d0 <log_oom_internal@plt+0x2478d4>
    3818:	sfmcs	f0, 4, [r1, #-24]	; 0xffffffe8
    381c:	stcmi	8, cr13, [ip, #864]!	; 0x360
    3820:	stmiami	ip!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sp}
    3824:	bmi	feb0bc2c <log_oom_internal@plt+0xfeb08e30>
    3828:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    382c:	sbccc	r4, r4, sl, ror r4
    3830:	stmib	sp, {r0, r1, r9, ip, sp}^
    3834:	andcs	r0, r7, r0, lsl #10
    3838:	stmdaeq	r9, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
    383c:	b	1b41840 <log_oom_internal@plt+0x1b3ea44>
    3840:			; <UNDEFINED> instruction: 0xf7ff4620
    3844:	add	pc, r2, r3, lsr sp	; <UNPREDICTABLE>
    3848:	subseq	pc, ip, r4, lsl #2
    384c:			; <UNDEFINED> instruction: 0x46494632
    3850:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3854:	ble	ff74d85c <log_oom_internal@plt+0xff74aa60>
    3858:	ldrb	r4, [r1, r0, lsl #13]!
    385c:	subseq	pc, r8, r4, lsl #2
    3860:			; <UNDEFINED> instruction: 0x46494632
    3864:	mrc2	7, 5, pc, cr8, cr15, {7}
    3868:	ble	ff4cd870 <log_oom_internal@plt+0xff4caa74>
    386c:	strb	r4, [r7, r0, lsl #13]!
    3870:			; <UNDEFINED> instruction: 0xf0402e02
    3874:			; <UNDEFINED> instruction: 0xf89480a8
    3878:			; <UNDEFINED> instruction: 0x07d93050
    387c:	sbcshi	pc, r0, r0, lsl #2
    3880:			; <UNDEFINED> instruction: 0xf0438852
    3884:			; <UNDEFINED> instruction: 0xf8840301
    3888:	blt	14cf9d0 <log_oom_internal@plt+0x14ccbd4>
    388c:	subscc	pc, r2, r4, lsr #17
    3890:	cdpne	7, 11, cr14, cr3, cr0, {6}
    3894:	vpadd.i8	q1, q8, q15
    3898:	stcvs	0, cr8, [r3], #-636	; 0xfffffd84
    389c:			; <UNDEFINED> instruction: 0xf0402b00
    38a0:	ldrtmi	r8, [r1], -sp, lsr #1
    38a4:			; <UNDEFINED> instruction: 0xf7ff4648
    38a8:	strtvs	lr, [r0], #-2652	; 0xfffff5a4
    38ac:			; <UNDEFINED> instruction: 0xf0002800
    38b0:	strbtvs	r8, [r6], #-135	; 0xffffff79
    38b4:	cdpne	7, 11, cr14, cr3, cr14, {5}
    38b8:	vpadd.i8	q1, q8, q15
    38bc:	blvs	fe8e3b1c <log_oom_internal@plt+0xfe8e0d20>
    38c0:			; <UNDEFINED> instruction: 0xf0402b00
    38c4:	ldrtmi	r8, [r1], -r4, lsr #1
    38c8:			; <UNDEFINED> instruction: 0xf7ff4648
    38cc:	movvs	lr, #303104	; 0x4a000
    38d0:	rsbsle	r2, r5, r0, lsl #16
    38d4:	ldr	r6, [sp, r6, ror #7]
    38d8:			; <UNDEFINED> instruction: 0xd1262e04
    38dc:			; <UNDEFINED> instruction: 0xf8948853
    38e0:	blt	16c7a28 <log_oom_internal@plt+0x16c4c2c>
    38e4:	subscc	pc, r4, r4, lsr #17
    38e8:			; <UNDEFINED> instruction: 0xf0418893
    38ec:			; <UNDEFINED> instruction: 0xf8840202
    38f0:	blt	16cba38 <log_oom_internal@plt+0x16c8c3c>
    38f4:	subscc	pc, r6, r4, lsr #17
    38f8:	blcs	1ffd730 <log_oom_internal@plt+0x1ffa934>
    38fc:	mvfcsd	f5, #2.0
    3900:	blls	b9b28 <log_oom_internal@plt+0xb6d2c>
    3904:	bls	14bd0c <log_oom_internal@plt+0x148f10>
    3908:	movwls	r2, #4103	; 0x1007
    390c:	msrne	CPSR_fc, #64, 4
    3910:	ldrbmi	r9, [sl], -r0, lsl #4
    3914:	b	41918 <log_oom_internal@plt+0x3eb1c>
    3918:			; <UNDEFINED> instruction: 0x4620e77c
    391c:	svc	0x0026f7fe
    3920:	strcs	fp, [r0, -r0, lsr #19]
    3924:	stmdaeq	r9, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
    3928:	stmdami	ip!, {r0, r4, sp, lr, pc}^
    392c:			; <UNDEFINED> instruction: 0xf8df4642
    3930:	andcc	ip, r3, #176, 2	; 0x2c
    3934:	vst3.16	{d20-d22}, [pc :256], r8
    3938:	ldrbtmi	r7, [ip], #911	; 0x38f
    393c:	smlabtcs	r0, r4, r0, r3
    3940:			; <UNDEFINED> instruction: 0x0c00e9cd
    3944:			; <UNDEFINED> instruction: 0xf7ff2007
    3948:	strb	lr, [r3, -r8, ror #19]!
    394c:			; <UNDEFINED> instruction: 0x463846b8
    3950:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3954:	blmi	15962e8 <log_oom_internal@plt+0x15934ec>
    3958:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    395c:	blls	35d9cc <log_oom_internal@plt+0x35abd0>
    3960:			; <UNDEFINED> instruction: 0xf04f405a
    3964:	cmnle	r1, r0, lsl #6
    3968:	andlt	r4, pc, r0, asr #12
    396c:	svchi	0x00f0e8bd
    3970:			; <UNDEFINED> instruction: 0xf44f4c5d
    3974:	bmi	1760734 <log_oom_internal@plt+0x175d938>
    3978:	ldrbtmi	r4, [ip], #-2397	; 0xfffff6a3
    397c:	ldrtcc	r4, [r0], #1146	; 0x47a
    3980:	andcc	r4, r3, #2030043136	; 0x79000000
    3984:			; <UNDEFINED> instruction: 0xf7ff9400
    3988:	vldrmi.16	s29, [sl, #-388]	; 0xfffffe7c	; <UNPREDICTABLE>
    398c:	ldmdami	sl, {r3, r6, r7, r8, r9, sp}^
    3990:	bmi	168bd98 <log_oom_internal@plt+0x1688f9c>
    3994:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    3998:	smlsldx	r4, r8, sl, r4
    399c:			; <UNDEFINED> instruction: 0x23a64d58
    39a0:	tstcs	r0, r8, asr sl
    39a4:	ldrbtmi	r4, [sp], #-2136	; 0xfffff7a8
    39a8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    39ac:	stmib	sp, {r2, r6, r7, r9, ip, sp}^
    39b0:	cfstr64ne	mvdx2, [r2], {0}
    39b4:			; <UNDEFINED> instruction: 0xf06f2007
    39b8:			; <UNDEFINED> instruction: 0xf7ff0849
    39bc:	ldr	lr, [pc, -lr, lsr #19]!
    39c0:	stmdaeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    39c4:	ldclmi	7, cr14, [r1, #-240]	; 0xffffff10
    39c8:	bmi	144c9c4 <log_oom_internal@plt+0x1449bc8>
    39cc:	ldmdami	r1, {r8, sp}^
    39d0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    39d4:			; <UNDEFINED> instruction: 0xe7e94478
    39d8:	mvncs	r4, #5056	; 0x13c0
    39dc:	tstcs	r0, pc, asr #20
    39e0:	ldrbtmi	r4, [sp], #-2127	; 0xfffff7b1
    39e4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    39e8:	stclmi	7, cr14, [lr, #-896]	; 0xfffffc80
    39ec:	bmi	138c960 <log_oom_internal@plt+0x1389b64>
    39f0:	stmdami	lr, {r8, sp}^
    39f4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    39f8:			; <UNDEFINED> instruction: 0xe7d74478
    39fc:	mvnscs	r4, #76, 26	; 0x1300
    3a00:	tstcs	r0, ip, asr #20
    3a04:	ldrbtmi	r4, [sp], #-2124	; 0xfffff7b4
    3a08:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3a0c:	stclmi	7, cr14, [fp, #-824]	; 0xfffffcc8
    3a10:	bmi	12cc994 <log_oom_internal@plt+0x12c9b98>
    3a14:	stmdami	fp, {r8, sp}^
    3a18:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3a1c:			; <UNDEFINED> instruction: 0xe7c54478
    3a20:			; <UNDEFINED> instruction: 0xf44f4d49
    3a24:	bmi	1260830 <log_oom_internal@plt+0x125da34>
    3a28:	stmdami	r9, {r8, sp}^
    3a2c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3a30:			; <UNDEFINED> instruction: 0xe7bb4478
    3a34:	orrscs	r4, pc, #4544	; 0x11c0
    3a38:	tstcs	r0, r7, asr #20
    3a3c:	ldrbtmi	r4, [sp], #-2119	; 0xfffff7b9
    3a40:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3a44:			; <UNDEFINED> instruction: 0xf06fe7b2
    3a48:	str	r0, [r0, fp, lsl #16]
    3a4c:	svc	0x00c6f7fe
    3a50:	blvs	fe8f2030 <log_oom_internal@plt+0xfe8ef234>
    3a54:	stfvsd	f3, [r3], #-1004	; 0xfffffc14
    3a58:			; <UNDEFINED> instruction: 0xf894b1eb
    3a5c:			; <UNDEFINED> instruction: 0x07db3050
    3a60:	movwcs	sp, #58649	; 0xe519
    3a64:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3a68:	andmi	pc, r0, sl, asr #17
    3a6c:	strb	r6, [lr, -r3, ror #9]!
    3a70:	bicscs	r4, r0, #3776	; 0xec0
    3a74:	tstcs	r0, fp, lsr sl
    3a78:	ldrbtmi	r4, [sp], #-2107	; 0xfffff7c5
    3a7c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3a80:	stmib	sp, {r2, r6, r7, r9, ip, sp}^
    3a84:	strmi	r2, [r2], -r0, lsl #10
    3a88:	andcc	r2, r3, #7
    3a8c:	stmdaeq	r9, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
    3a90:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a94:	ldcmi	6, cr14, [r5, #-848]!	; 0xfffffcb0
    3a98:	teqne	r3, #64, 4	; <UNPREDICTABLE>
    3a9c:	tstcs	r0, r4, lsr sl
    3aa0:	ldrbtmi	r4, [sp], #-2100	; 0xfffff7cc
    3aa4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3aa8:	svclt	0x0000e7ea
    3aac:	andeq	r8, r1, r0, ror r6
    3ab0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ab4:	muleq	r0, r2, ip
    3ab8:	andeq	r7, r0, r0, asr #5
    3abc:	andeq	r5, r0, r6, asr #22
    3ac0:	andeq	r7, r0, ip, lsl #5
    3ac4:	andeq	r5, r0, sl, lsl #22
    3ac8:	muleq	r0, r8, lr
    3acc:	andeq	r5, r0, r2, lsl #22
    3ad0:	andeq	r5, r0, ip, lsr #24
    3ad4:	andeq	r7, r0, sl, lsl r2
    3ad8:	andeq	r5, r0, r0, lsr #21
    3adc:	andeq	r7, r0, r0, lsl r1
    3ae0:	andeq	r5, r0, sl, ror #25
    3ae4:	muleq	r1, r4, r3
    3ae8:	andeq	r7, r0, sl, asr #1
    3aec:	andeq	r5, r0, r8, lsl sl
    3af0:	andeq	r5, r0, r0, lsr sl
    3af4:	andeq	r5, r0, r4, ror #21
    3af8:	andeq	r7, r0, lr, lsr #1
    3afc:	andeq	r5, r0, r4, lsr r9
    3b00:	andeq	r5, r0, sl, lsr sl
    3b04:	muleq	r0, ip, r0
    3b08:	andeq	r5, r0, r2, lsr #18
    3b0c:	strdeq	r5, [r0], -r0
    3b10:	andeq	r7, r0, r2, ror r0
    3b14:	strdeq	r5, [r0], -r8
    3b18:	andeq	r5, r0, lr, ror #22
    3b1c:	andeq	r7, r0, r0, rrx
    3b20:	andeq	r5, r0, r6, ror #17
    3b24:	andeq	r5, r0, r4, ror #21
    3b28:	andeq	r7, r0, lr, asr #32
    3b2c:	ldrdeq	r5, [r0], -r4
    3b30:	andeq	r5, r0, r6, lsl #23
    3b34:	andeq	r7, r0, ip, lsr r0
    3b38:	andeq	r5, r0, r2, asr #17
    3b3c:	andeq	r5, r0, r0, lsl #22
    3b40:	andeq	r7, r0, sl, lsr #32
    3b44:			; <UNDEFINED> instruction: 0x000058b0
    3b48:	andeq	r5, r0, r8, asr #23
    3b4c:	andeq	r7, r0, r6, lsl r0
    3b50:	muleq	r0, ip, r8
    3b54:	andeq	r5, r0, r6, ror r9
    3b58:	andeq	r7, r0, r4
    3b5c:	andeq	r5, r0, sl, lsl #17
    3b60:	andeq	r5, r0, r6, lsr #20
    3b64:	andeq	r6, r0, r8, asr #31
    3b68:	andeq	r5, r0, lr, asr #16
    3b6c:	strdeq	r5, [r0], -r6
    3b70:	andeq	r6, r0, r0, lsr #31
    3b74:	andeq	r5, r0, r6, lsr #16
    3b78:	blmi	6963e4 <log_oom_internal@plt+0x6935e8>
    3b7c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    3b80:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    3b84:	ldmdavs	fp, {r2, r9, sl, lr}
    3b88:			; <UNDEFINED> instruction: 0xf04f9301
    3b8c:	mrslt	r0, (UNDEF: 121)
    3b90:	strbtmi	r4, [r9], -r8, lsl #12
    3b94:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    3b98:	blle	cdba0 <log_oom_internal@plt+0xcada4>
    3b9c:	tstlt	r8, r0, lsl #16
    3ba0:	ldmiblt	fp!, {r0, r1, fp, ip, sp, lr}
    3ba4:			; <UNDEFINED> instruction: 0xf7fe4620
    3ba8:			; <UNDEFINED> instruction: 0x4604ef98
    3bac:			; <UNDEFINED> instruction: 0xf7ffb128
    3bb0:	strmi	lr, [r4], -r8, lsl #18
    3bb4:			; <UNDEFINED> instruction: 0xf7feb108
    3bb8:	bmi	2ff2c8 <log_oom_internal@plt+0x2fc4cc>
    3bbc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    3bc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bc4:	subsmi	r9, sl, r1, lsl #22
    3bc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3bcc:	strtmi	sp, [r0], -r6, lsl #2
    3bd0:	ldclt	0, cr11, [r0, #-8]
    3bd4:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bd8:	strb	r4, [lr, r4, lsl #12]!
    3bdc:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    3be0:	andeq	r8, r1, r0, ror r1
    3be4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3be8:	andeq	r8, r1, lr, lsr #2
    3bec:	addlt	fp, r5, r0, lsr r5
    3bf0:	tstcs	r2, fp, lsl #12
    3bf4:	andscs	r9, ip, #268435456	; 0x10000000
    3bf8:	mrscs	r9, (UNDEF: 16)
    3bfc:	andcs	r9, r1, #536870912	; 0x20000000
    3c00:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3c04:			; <UNDEFINED> instruction: 0xf04f1e04
    3c08:	blle	43c10 <log_oom_internal@plt+0x40e14>
    3c0c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3c10:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    3c14:	svclt	0x00de2802
    3c18:	sbclt	r4, r0, #96, 4
    3c1c:	lfmle	f4, 2, [r5, #256]!	; 0x100
    3c20:	bmi	2154ac <log_oom_internal@plt+0x2126b0>
    3c24:			; <UNDEFINED> instruction: 0xf2404c08
    3c28:	stcmi	3, cr2, [r8, #-892]	; 0xfffffc84
    3c2c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3c30:	ldrbtmi	r2, [sp], #-3
    3c34:	strmi	r3, [r2], #-1240	; 0xfffffb28
    3c38:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3c3c:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c40:	svclt	0x0000e7e4
    3c44:	andeq	r5, r0, r8, ror #14
    3c48:	andeq	r6, r0, r6, lsl lr
    3c4c:	andeq	r5, r0, r6, lsr #21
    3c50:	mvnsmi	lr, #737280	; 0xb4000
    3c54:	stmib	sp, {r0, r3, r7, ip, sp, pc}^
    3c58:	andls	r0, r7, #1073741825	; 0x40000001
    3c5c:	ldrmi	fp, [r5], -sl, lsr #7
    3c60:	bcs	1dcb0 <log_oom_internal@plt+0x1aeb4>
    3c64:			; <UNDEFINED> instruction: 0xf8dfdd31
    3c68:	strmi	r9, [r6], -ip, rrx
    3c6c:			; <UNDEFINED> instruction: 0xf04f460b
    3c70:	ldrbtmi	r0, [r9], #2076	; 0x81c
    3c74:	and	r2, r3, r7, lsl r7
    3c78:	svccs	0x0004f855
    3c7c:	vstmdble	r4!, {s4-s3}
    3c80:	stmdacs	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3c84:	andcs	r2, r1, #0, 2
    3c88:	smladxls	r0, r0, r6, r4
    3c8c:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3c90:	cfmadd32ne	mvax2, mvfx4, mvfx4, mvfx11
    3c94:	strdcs	sp, [r0], -r0
    3c98:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    3c9c:	svclt	0x00de2802
    3ca0:	sbclt	r4, r0, #96, 4
    3ca4:	lfmle	f4, 4, [r1, #-256]	; 0xffffff00
    3ca8:	bmi	2d5534 <log_oom_internal@plt+0x2d2738>
    3cac:			; <UNDEFINED> instruction: 0xf2404c0b
    3cb0:	stcmi	3, cr4, [fp, #-48]	; 0xffffffd0
    3cb4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3cb8:	ldrbtmi	r2, [sp], #-3
    3cbc:	strmi	r3, [r2], #-1252	; 0xfffffb1c
    3cc0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3cc4:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cc8:	andcs	lr, r0, r0
    3ccc:	pop	{r0, r3, ip, sp, pc}
    3cd0:	svclt	0x000083f0
    3cd4:	ldrdeq	r6, [r0], -lr
    3cd8:	andeq	r5, r0, r0, ror #13
    3cdc:	andeq	r6, r0, lr, lsl #27
    3ce0:	andeq	r5, r0, lr, lsl sl
    3ce4:	blmi	1d966c0 <log_oom_internal@plt+0x1d938c4>
    3ce8:	push	{r1, r3, r4, r5, r6, sl, lr}
    3cec:			; <UNDEFINED> instruction: 0xb0974ff0
    3cf0:	pkhtbmi	r5, r0, r3, asr #17
    3cf4:	strcs	sl, [r0, #-2058]	; 0xfffff7f6
    3cf8:	tstls	r5, #1769472	; 0x1b0000
    3cfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d00:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
    3d04:	strls	r5, [pc, #-1293]	; 37ff <log_oom_internal@plt+0xa03>
    3d08:	strpl	lr, [r9, #-2509]	; 0xfffff633
    3d0c:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    3d10:	strtmi	r1, [r8], -r4, lsl #28
    3d14:			; <UNDEFINED> instruction: 0xf7fedb24
    3d18:			; <UNDEFINED> instruction: 0x4604ed3c
    3d1c:			; <UNDEFINED> instruction: 0xf0002800
    3d20:			; <UNDEFINED> instruction: 0xf1b880bd
    3d24:	svclt	0x00c40f01
    3d28:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3d2c:	cfstr32le	mvfx2, [r8], {1}
    3d30:			; <UNDEFINED> instruction: 0x4620e038
    3d34:	stcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    3d38:	blle	19cdd40 <log_oom_internal@plt+0x19caf44>
    3d3c:	strmi	r3, [r8, #1281]!	; 0x501
    3d40:			; <UNDEFINED> instruction: 0xf857d030
    3d44:	strbmi	r1, [r8], -r4, lsl #30
    3d48:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3d4c:	ble	ffc0b558 <log_oom_internal@plt+0xffc0875c>
    3d50:	strmi	sl, [lr], -sp, lsl #26
    3d54:	strtmi	r2, [r0], -r0, lsl #4
    3d58:			; <UNDEFINED> instruction: 0xf7fe4611
    3d5c:	and	lr, r7, r2, asr lr
    3d60:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3d64:	mrrcle	8, 0, r2, pc, cr2	; <UNPREDICTABLE>
    3d68:	sfmge	f4, 4, [sp, #-384]	; 0xfffffe80
    3d6c:	submi	fp, r6, #192, 4
    3d70:	tstlt	r8, r9, lsl #16
    3d74:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3d78:	tstlt	r8, sl, lsl #16
    3d7c:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    3d80:			; <UNDEFINED> instruction: 0xf7fe4628
    3d84:	bmi	13ff444 <log_oom_internal@plt+0x13fc648>
    3d88:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    3d8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d90:	subsmi	r9, sl, r5, lsl fp
    3d94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d98:	addhi	pc, sp, r0, asr #32
    3d9c:	andslt	r4, r7, r0, lsr r6
    3da0:	svchi	0x00f0e8bd
    3da4:	movwls	r2, #49920	; 0xc300
    3da8:	vstrge	d4, [sp, #-284]	; 0xfffffee4
    3dac:			; <UNDEFINED> instruction: 0xb11cf8df
    3db0:	andeq	pc, r1, #111	; 0x6f
    3db4:			; <UNDEFINED> instruction: 0xa118f8df
    3db8:	strls	r4, [r6, #-1147]	; 0xfffffb85
    3dbc:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3dc0:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3dc4:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    3dc8:	andls	r4, fp, #30408704	; 0x1d00000
    3dcc:	stmdbls	r6, {r2, r4, sp, lr, pc}
    3dd0:	svcls	0x00082600
    3dd4:			; <UNDEFINED> instruction: 0xf8df465b
    3dd8:			; <UNDEFINED> instruction: 0x4652c0fc
    3ddc:	ldrbtmi	r4, [ip], #2110	; 0x83e
    3de0:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    3de4:	andls	r4, r0, r9, lsr #12
    3de8:	strgt	lr, [r3, -sp, asr #19]
    3dec:	strls	r9, [r2], -sl, lsl #16
    3df0:	svc	0x0044f7fe
    3df4:	blle	a8ddfc <log_oom_internal@plt+0xa8b000>
    3df8:	strbmi	r4, [r1], -sl, asr #12
    3dfc:			; <UNDEFINED> instruction: 0xf7fe4620
    3e00:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    3e04:	stflsd	f5, [r6, #-908]	; 0xfffffc74
    3e08:	str	r4, [r3, r6, lsl #12]!
    3e0c:			; <UNDEFINED> instruction: 0xf44f4b33
    3e10:	ldmdbmi	r3!, {r1, r3, r4, r5, r6, r7, r9, sp, lr}
    3e14:	ldrbtmi	r2, [fp], #-0
    3e18:	ldrbtmi	sl, [r9], #-3341	; 0xfffff2f3
    3e1c:	strdcc	r3, [r3, -r4]
    3e20:	svc	0x00ecf7fe
    3e24:	ldr	r4, [r5, r6, lsl #12]
    3e28:	bmi	b956b4 <log_oom_internal@plt+0xb928b8>
    3e2c:	andcs	r4, r3, lr, lsr #24
    3e30:	ldrbtmi	r4, [sl], #-3374	; 0xfffff2d2
    3e34:	strmi	r4, [r2], #-1148	; 0xfffffb84
    3e38:	ldrbtcc	r4, [r4], #1149	; 0x47d
    3e3c:	bicvc	pc, r3, #64, 4
    3e40:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3e44:	svc	0x0068f7fe
    3e48:	strmi	sl, [r6], -sp, lsl #26
    3e4c:	mulls	r7, r0, r7
    3e50:			; <UNDEFINED> instruction: 0xf7fe4630
    3e54:	blls	1ff194 <log_oom_internal@plt+0x1fc398>
    3e58:	stmdacs	r2, {r1, r2, r8, sl, fp, ip, pc}
    3e5c:	subsmi	fp, r8, #888	; 0x378
    3e60:	submi	fp, r6, #192, 4
    3e64:	svcge	0x0076f77f
    3e68:	andcs	sl, r1, #16, 18	; 0x40000
    3e6c:	movwls	r4, #26168	; 0x6638
    3e70:	svc	0x008ef7fe
    3e74:	blls	1976f4 <log_oom_internal@plt+0x1948f8>
    3e78:	bmi	795078 <log_oom_internal@plt+0x79227c>
    3e7c:	cfmsub32mi	mvax0, mvfx9, mvfx14, mvfx1
    3e80:	rscscc	r4, r4, #2046820352	; 0x7a000000
    3e84:	ldrbtmi	r4, [lr], #-1561	; 0xfffff9e7
    3e88:	vhsub.s8	d25, d0, d0
    3e8c:	ldrdls	r7, [r2], -pc	; <UNPREDICTABLE>
    3e90:	ldmdane	r2!, {r0, r1, sp}
    3e94:	svc	0x0040f7fe
    3e98:	ldrb	r4, [fp, -r6, lsl #12]
    3e9c:	vpadd.i8	d20, d0, d7
    3ea0:	ldmdbmi	r7, {r0, r1, r2, r6, r7, r9, ip, sp, lr}
    3ea4:	ldrbtmi	sl, [fp], #-3341	; 0xfffff2f3
    3ea8:	mvnscc	r4, #2030043136	; 0x79000000
    3eac:			; <UNDEFINED> instruction: 0xf7fe3103
    3eb0:	strmi	lr, [r6], -r6, lsr #31
    3eb4:			; <UNDEFINED> instruction: 0xf7fee75c
    3eb8:	svclt	0x0000ed92
    3ebc:	andeq	r8, r1, r4
    3ec0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ec4:	andeq	r7, r1, r2, ror #30
    3ec8:	andeq	r5, r0, r8, lsr #19
    3ecc:	andeq	r5, r0, ip, asr r9
    3ed0:	andeq	r5, r0, lr, ror r9
    3ed4:	muleq	r0, lr, r9
    3ed8:	muleq	r0, lr, r9
    3edc:	andeq	r6, r0, lr, lsr #24
    3ee0:	andeq	r5, r0, sl, ror r5
    3ee4:	andeq	r5, r0, r2, ror #10
    3ee8:	andeq	r6, r0, r0, lsl ip
    3eec:	andeq	r5, r0, r4, asr #17
    3ef0:	andeq	r5, r0, r8, lsl r9
    3ef4:	andeq	r6, r0, r4, asr #23
    3ef8:	andeq	r5, r0, lr, lsl #10
    3efc:	muleq	r0, lr, fp
    3f00:	andeq	r5, r0, ip, ror #9
    3f04:	blmi	ed67f4 <log_oom_internal@plt+0xed39f8>
    3f08:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3f0c:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
    3f10:	strcs	sl, [r0], #-2053	; 0xfffff7fb
    3f14:	movwls	r6, #38939	; 0x981b
    3f18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f1c:	strmi	lr, [r6], #-2509	; 0xfffff633
    3f20:	strls	r9, [r5], #-1032	; 0xfffffbf8
    3f24:	stcl	7, cr15, [sl], {254}	; 0xfe
    3f28:	blle	94b744 <log_oom_internal@plt+0x948948>
    3f2c:	vmovge.16	d6[0], r4
    3f30:	ldrbtmi	r4, [fp], #-2610	; 0xfffff5ce
    3f34:	stmib	sp, {r1, r4, r5, r8, fp, lr}^
    3f38:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
    3f3c:	ldrbtmi	r4, [r9], #-2865	; 0xfffff4cf
    3f40:	ldrbtmi	r9, [fp], #-2053	; 0xfffff7fb
    3f44:	strmi	lr, [r2], #-2509	; 0xfffff633
    3f48:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    3f4c:	blle	74b768 <log_oom_internal@plt+0x74896c>
    3f50:	tstlt	r8, r5, lsl #16
    3f54:	ldcl	7, cr15, [r6], {254}	; 0xfe
    3f58:			; <UNDEFINED> instruction: 0xf7fe4630
    3f5c:	bmi	abf26c <log_oom_internal@plt+0xabc470>
    3f60:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    3f64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f68:	subsmi	r9, sl, r9, lsl #22
    3f6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f70:			; <UNDEFINED> instruction: 0x4620d13c
    3f74:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    3f78:			; <UNDEFINED> instruction: 0xf7fe4620
    3f7c:	stmdacs	r2, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    3f80:	rsbmi	sp, ip, #32, 24	; 0x2000
    3f84:	rsclt	sl, r4, #6, 28	; 0x60
    3f88:	strb	r4, [r1, r4, ror #4]!
    3f8c:			; <UNDEFINED> instruction: 0xf7fe4620
    3f90:	stmdacs	r2, {r4, r5, sl, fp, sp, lr, pc}
    3f94:	rsbmi	fp, ip, #888	; 0x378
    3f98:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3f9c:	ldmdami	fp, {r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    3fa0:	bmi	6d584c <log_oom_internal@plt+0x6d2a50>
    3fa4:			; <UNDEFINED> instruction: 0x73b3f240
    3fa8:	ldrbtmi	r4, [r8], #-3098	; 0xfffff3e6
    3fac:			; <UNDEFINED> instruction: 0xf500447a
    3fb0:	ldrbtmi	r7, [ip], #-132	; 0xffffff7c
    3fb4:	stmib	sp, {r0, r1, r9, ip, sp}^
    3fb8:	andcs	r0, r3, r0, lsl #8
    3fbc:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3fc0:	strb	r4, [r5, r4, lsl #12]
    3fc4:	andcs	r4, r3, r4, lsl ip
    3fc8:			; <UNDEFINED> instruction: 0x46294a14
    3fcc:	ldrbtmi	r4, [ip], #-3604	; 0xfffff1ec
    3fd0:			; <UNDEFINED> instruction: 0xf504447a
    3fd4:	ldrbtmi	r7, [lr], #-1156	; 0xfffffb7c
    3fd8:	stmib	sp, {r1, sl, lr}^
    3fdc:	vmax.s8	d20, d0, d0
    3fe0:			; <UNDEFINED> instruction: 0xf7fe73a9
    3fe4:	mcrge	14, 0, lr, cr6, cr10, {4}
    3fe8:	ldr	r4, [r1, r4, lsl #12]!
    3fec:	ldcl	7, cr15, [r6], #1016	; 0x3f8
    3ff0:	andeq	r7, r1, r4, ror #27
    3ff4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ff8:	andeq	r5, r0, lr, lsl #17
    3ffc:	andeq	r5, r0, sl, lsl #16
    4000:	andeq	r5, r0, r2, lsr #16
    4004:	ldrdeq	r5, [r0], -lr
    4008:	andeq	r7, r1, sl, lsl #27
    400c:	muleq	r0, sl, sl
    4010:	andeq	r5, r0, r8, ror #7
    4014:	andeq	r5, r0, r6, lsl r8
    4018:	andeq	r6, r0, r6, ror sl
    401c:	andeq	r5, r0, r4, asr #7
    4020:	andeq	r5, r0, r6, lsr #14
    4024:	svcmi	0x00f0e92d
    4028:			; <UNDEFINED> instruction: 0x4603b093
    402c:	movwls	r4, #35415	; 0x8a57
    4030:	blmi	15d58b4 <log_oom_internal@plt+0x15d2ab8>
    4034:	stmdage	sp, {r1, r3, r4, r5, r6, sl, lr}
    4038:	strcs	r4, [r0], -sp, lsl #12
    403c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4040:			; <UNDEFINED> instruction: 0xf04f9311
    4044:	stmib	sp, {r8, r9}^
    4048:			; <UNDEFINED> instruction: 0xf7fe660c
    404c:	mcrne	12, 0, lr, cr4, cr8, {1}
    4050:	svccs	0x0001db53
    4054:	ssatmi	fp, #20, r8, asr #31
    4058:	bmi	13bb60c <log_oom_internal@plt+0x13b8810>
    405c:	blmi	1395b30 <log_oom_internal@plt+0x1392d34>
    4060:			; <UNDEFINED> instruction: 0xf8df2601
    4064:	ldrbtmi	sl, [sl], #-312	; 0xfffffec8
    4068:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    406c:	andcc	r4, r3, #2063597568	; 0x7b000000
    4070:	orrsvc	pc, r0, #12582912	; 0xc00000
    4074:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4078:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    407c:	movwls	r9, #45578	; 0xb20a
    4080:	and	r9, r8, r7, lsl #12
    4084:			; <UNDEFINED> instruction: 0xf7fe4638
    4088:	bls	1ff140 <log_oom_internal@plt+0x1fc344>
    408c:	andcc	r9, r1, #8, 22	; 0x2000
    4090:	addsmi	r9, r3, #1879048192	; 0x70000000
    4094:			; <UNDEFINED> instruction: 0xf855d04d
    4098:	strbmi	r1, [r0], -r4, lsl #30
    409c:	b	ff14209c <log_oom_internal@plt+0xff13f2a0>
    40a0:	blle	1bce0a8 <log_oom_internal@plt+0x1bcb2ac>
    40a4:	strcs	r4, [r0], #-2367	; 0xfffff6c1
    40a8:	svcge	0x000e4a3f
    40ac:	tstls	r0, r9, ror r4
    40b0:	ldrbtmi	r4, [sl], #-2366	; 0xfffff6c2
    40b4:	ldrbmi	r9, [r3], -r4
    40b8:	ldrbtmi	r9, [r9], #-515	; 0xfffffdfd
    40bc:	strvc	lr, [r1], #-2509	; 0xfffff633
    40c0:	stmdals	sp, {r1, r3, r6, r9, sl, lr}
    40c4:	stmib	sp, {r1, r2, r3, r5, fp, sp, lr}^
    40c8:	ldrls	r4, [r0], #-1038	; 0xfffffbf2
    40cc:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    40d0:	ble	ff5cb8dc <log_oom_internal@plt+0xff5c8ae0>
    40d4:	tstls	r9, r0, lsr #12
    40d8:	bl	fe2c20d8 <log_oom_internal@plt+0xfe2bf2dc>
    40dc:	stmdacs	r2, {r0, r3, r8, fp, ip, pc}
    40e0:	submi	fp, ip, #888	; 0x378
    40e4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    40e8:			; <UNDEFINED> instruction: 0x4638dc39
    40ec:	bl	ffe420ec <log_oom_internal@plt+0xffe3f2f0>
    40f0:	movweq	lr, #47668	; 0xba34
    40f4:	strtmi	fp, [r3], r8, asr #30
    40f8:	ldrtmi	lr, [r0], -r7, asr #15
    40fc:	bl	1e420fc <log_oom_internal@plt+0x1e3f300>
    4100:	svclt	0x00de2802
    4104:	sbclt	r4, r0, #96, 4
    4108:	bleq	40810 <log_oom_internal@plt+0x3da14>
    410c:			; <UNDEFINED> instruction: 0x4621dd11
    4110:			; <UNDEFINED> instruction: 0x4c284a27
    4114:	stcmi	0, cr2, [r8, #-12]!
    4118:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    411c:	ldrbtmi	r4, [sp], #-1026	; 0xfffffbfe
    4120:	strvc	pc, [sl], #1284	; 0x504
    4124:	orrsvc	pc, r3, #64, 4
    4128:	strmi	lr, [r0, #-2509]	; 0xfffff633
    412c:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    4130:	stmdals	ip, {r0, r1, r7, r9, sl, lr}
    4134:			; <UNDEFINED> instruction: 0xf7feb108
    4138:	stmdals	sp, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    413c:			; <UNDEFINED> instruction: 0xf7feb108
    4140:	bmi	7bf0d0 <log_oom_internal@plt+0x7bc2d4>
    4144:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    4148:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    414c:	subsmi	r9, sl, r1, lsl fp
    4150:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4154:			; <UNDEFINED> instruction: 0x4658d118
    4158:	pop	{r0, r1, r4, ip, sp, pc}
    415c:	shsub8mi	r8, r8, r0
    4160:			; <UNDEFINED> instruction: 0xf7fe4c17
    4164:	stmdbls	r9, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    4168:	vqshl.s8	q10, q14, q0
    416c:	strls	r7, [r1], #-902	; 0xfffffc7a
    4170:	andls	r9, r3, r2, lsl #12
    4174:	ldrdcs	lr, [sl], -sp
    4178:	andcs	r9, r3, r0
    417c:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    4180:	ldr	r4, [r2, r4, lsl #12]!
    4184:	ldrb	r4, [r4, r3, lsl #13]
    4188:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    418c:			; <UNDEFINED> instruction: 0x00017cb8
    4190:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4194:	andeq	r5, r0, lr, lsr #6
    4198:	ldrdeq	r6, [r0], -r8
    419c:	andeq	r5, r0, r8, lsr #13
    41a0:	andeq	r5, r0, sl, asr #13
    41a4:	andeq	r5, r0, r4, asr #14
    41a8:	andeq	r5, r0, sl, asr #13
    41ac:	andeq	r5, r0, r6, lsr #13
    41b0:	andeq	r5, r0, ip, ror r2
    41b4:	andeq	r6, r0, sl, lsr #18
    41b8:	ldrdeq	r5, [r0], -lr
    41bc:	andeq	r7, r1, r6, lsr #23
    41c0:	muleq	r0, r4, r6
    41c4:	blmi	1cd6b94 <log_oom_internal@plt+0x1cd3d98>
    41c8:	ldrbmi	lr, [r0, sp, lsr #18]!
    41cc:	addslt	r4, r2, sl, ror r4
    41d0:			; <UNDEFINED> instruction: 0xf10d4607
    41d4:	ldmpl	r3, {r5, fp}^
    41d8:	strmi	r2, [lr], -r0, lsl #10
    41dc:	ldmdavs	fp, {r6, r9, sl, lr}
    41e0:			; <UNDEFINED> instruction: 0xf04f9311
    41e4:	strls	r0, [r8, #-768]	; 0xfffffd00
    41e8:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41ec:	strtmi	r1, [r8], -r4, lsl #28
    41f0:			; <UNDEFINED> instruction: 0xf7fedb32
    41f4:	strmi	lr, [r1], lr, asr #21
    41f8:			; <UNDEFINED> instruction: 0xf0002800
    41fc:	svccs	0x00018096
    4200:	strcs	fp, [r1, #-4040]	; 0xfffff038
    4204:	sub	sp, r2, r9, lsl #24
    4208:	strbmi	r4, [r8], -r1, lsr #12
    420c:	b	ff64220c <log_oom_internal@plt+0xff63f410>
    4210:	blle	1b4ba28 <log_oom_internal@plt+0x1b48c2c>
    4214:	adcmi	r3, pc, #4194304	; 0x400000
    4218:			; <UNDEFINED> instruction: 0xf856d039
    421c:	strbmi	r1, [r0], -r4, lsl #30
    4220:	b	c2220 <log_oom_internal@plt+0xbf424>
    4224:	ble	ffbcba3c <log_oom_internal@plt+0xffbc8c40>
    4228:	strbmi	r2, [r8], -r0, lsl #4
    422c:			; <UNDEFINED> instruction: 0xf7fe4611
    4230:	stmdals	r8, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4234:			; <UNDEFINED> instruction: 0xf7feb108
    4238:	bmi	15ff1e8 <log_oom_internal@plt+0x15fc3ec>
    423c:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
    4240:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4244:	subsmi	r9, sl, r1, lsl fp
    4248:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    424c:	addshi	pc, lr, r0, asr #32
    4250:	andslt	r4, r2, r0, lsr #12
    4254:			; <UNDEFINED> instruction: 0x87f0e8bd
    4258:	b	ff2c2258 <log_oom_internal@plt+0xff2bf45c>
    425c:	svclt	0x00de2802
    4260:	sbclt	r4, r0, #96, 4
    4264:	sfmle	f4, 2, [r4, #272]!	; 0x110
    4268:	bmi	1315af4 <log_oom_internal@plt+0x1312cf8>
    426c:	andcs	r4, r3, ip, asr #24
    4270:	ldrbtmi	r4, [sl], #-3404	; 0xfffff2b4
    4274:	strmi	r4, [r2], #-1148	; 0xfffffb84
    4278:	ldrvc	pc, [r8], #1284	; 0x504
    427c:	vqshl.s8	q10, <illegal reg q14.5>, q0
    4280:	stmib	sp, {r1, r3, r4, r6, r8, r9, ip, sp, lr}^
    4284:			; <UNDEFINED> instruction: 0xf7fe4500
    4288:	strmi	lr, [r4], -r8, asr #26
    428c:			; <UNDEFINED> instruction: 0xf06fe7d1
    4290:	strcs	r0, [r0, #-769]	; 0xfffffcff
    4294:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    4298:			; <UNDEFINED> instruction: 0xf10daf0a
    429c:	stmib	sp, {r2, r5, r9, fp}^
    42a0:	and	r3, lr, sl, lsl #10
    42a4:	stmdbls	r9, {r5, r9, sl, lr}
    42a8:	movwcs	r2, #512	; 0x200
    42ac:			; <UNDEFINED> instruction: 0xf7fe9500
    42b0:	b	3f7b8 <log_oom_internal@plt+0x3c9bc>
    42b4:	stmdals	r9, {r5, r6, r7, sl, ip, sp, lr}
    42b8:			; <UNDEFINED> instruction: 0xf7feb108
    42bc:	stccs	12, cr14, [r0], {116}	; 0x74
    42c0:	strbmi	sp, [r2], -r0, asr #22
    42c4:			; <UNDEFINED> instruction: 0x46484639
    42c8:	bl	fee422c8 <log_oom_internal@plt+0xfee3f4cc>
    42cc:	adcle	r2, fp, r0, lsl #16
    42d0:	cdpls	12, 0, cr9, cr7, cr8, {0}
    42d4:	biclt	r9, ip, r9, lsl #10
    42d8:	andscs	r4, r1, #53477376	; 0x3300000
    42dc:			; <UNDEFINED> instruction: 0x46204651
    42e0:	bl	fee422e0 <log_oom_internal@plt+0xfee3f4e4>
    42e4:	ble	ff74e2ec <log_oom_internal@plt+0xff74b4f0>
    42e8:	b	fe9c22e8 <log_oom_internal@plt+0xfe9bf4ec>
    42ec:	strb	r4, [r2, r4, lsl #12]!
    42f0:	vqdmulh.s<illegal width 8>	d20, d0, d29
    42f4:	pushmi	{r0, r1, r2, r5, r6, r9, ip, sp, lr}
    42f8:	ldrbtmi	r2, [fp], #-0
    42fc:			; <UNDEFINED> instruction: 0xf5034479
    4300:			; <UNDEFINED> instruction: 0x31037398
    4304:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    4308:	str	r4, [sp, r4, lsl #12]
    430c:	strtmi	r4, [r0], -r8, lsr #18
    4310:	vpmax.s8	d20, d0, d24
    4314:	ldrbtmi	r7, [r9], #-836	; 0xfffffcbc
    4318:	ldrvc	pc, [lr], #1281	; 0x501
    431c:	ldrbtmi	r4, [sl], #-2342	; 0xfffff6da
    4320:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    4324:			; <UNDEFINED> instruction: 0xf7fe3203
    4328:	blmi	93f6f8 <log_oom_internal@plt+0x93c8fc>
    432c:	subsvc	pc, lr, #64, 4
    4330:	ldrbtmi	r4, [fp], #-2339	; 0xfffff6dd
    4334:			; <UNDEFINED> instruction: 0xf5034479
    4338:			; <UNDEFINED> instruction: 0x31037398
    433c:	ldcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    4340:	ldrb	r4, [r6, -r4, lsl #12]!
    4344:			; <UNDEFINED> instruction: 0xf7fe2000
    4348:	stmdacs	r2, {r2, r4, r6, r9, fp, sp, lr, pc}
    434c:	rsbmi	fp, r4, #888	; 0x378
    4350:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    4354:	svcge	0x0068f77f
    4358:	andcs	sl, r1, #12, 18	; 0x30000
    435c:	ldcmi	6, cr4, [r9, #-192]	; 0xffffff40
    4360:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    4364:	bmi	615bf0 <log_oom_internal@plt+0x612df4>
    4368:	cfldrsmi	mvf4, [r8], {125}	; 0x7d
    436c:	mvnvs	pc, #1325400064	; 0x4f000000
    4370:	strls	r4, [r1, #-1146]	; 0xfffffb86
    4374:	andls	r4, r2, ip, ror r4
    4378:	addsvc	pc, r8, r2, lsl #10
    437c:	andls	r1, r0, r2, ror #25
    4380:			; <UNDEFINED> instruction: 0xf7fe2003
    4384:	strmi	lr, [r4], -sl, asr #25
    4388:	strb	r9, [sp, -r5]
    438c:	bl	9c238c <log_oom_internal@plt+0x9bf590>
    4390:	andeq	r7, r1, r0, lsr #22
    4394:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4398:	andeq	r7, r1, lr, lsr #21
    439c:	andeq	r5, r0, r2, lsr #2
    43a0:	ldrdeq	r6, [r0], -r0
    43a4:			; <UNDEFINED> instruction: 0x000055bc
    43a8:	andeq	r6, r0, sl, asr #14
    43ac:	muleq	r0, r8, r0
    43b0:	andeq	r6, r0, lr, lsr #14
    43b4:	andeq	r5, r0, r6, ror r0
    43b8:	andeq	r5, r0, sl, lsr r5
    43bc:	andeq	r6, r0, r2, lsl r7
    43c0:	andeq	r5, r0, r0, rrx
    43c4:	strdeq	r5, [r0], -ip
    43c8:	ldrdeq	r6, [r0], -r4
    43cc:	andeq	r5, r0, r0, lsr #32
    43d0:	ldmibmi	r0!, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}
    43d4:	ldrbtmi	r4, [fp], #-2736	; 0xfffff550
    43d8:	push	{r0, r3, r4, r5, r6, sl, lr}
    43dc:			; <UNDEFINED> instruction: 0xb0934ff0
    43e0:	svcge	0x0006681c
    43e4:			; <UNDEFINED> instruction: 0xf04f588a
    43e8:	cdpmi	8, 10, cr0, cr12, cr0, {0}
    43ec:	rscsvs	r6, sl, #1179648	; 0x120000
    43f0:	andeq	pc, r0, #79	; 0x4f
    43f4:	andhi	pc, ip, r7, asr #17
    43f8:	ldmdblt	ip!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    43fc:	blmi	fe996ea4 <log_oom_internal@plt+0xfe9940a8>
    4400:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4404:	bvs	ffede474 <log_oom_internal@plt+0xffedb678>
    4408:			; <UNDEFINED> instruction: 0xf04f405a
    440c:			; <UNDEFINED> instruction: 0xf0400300
    4410:			; <UNDEFINED> instruction: 0x4620813d
    4414:			; <UNDEFINED> instruction: 0x46bd3734
    4418:	svchi	0x00f0e8bd
    441c:	tstcs	r1, r5, lsl #12
    4420:	andeq	pc, ip, r7, lsl #2
    4424:	bl	fee42424 <log_oom_internal@plt+0xfee3f628>
    4428:	blle	1e0bc40 <log_oom_internal@plt+0x1e08e44>
    442c:			; <UNDEFINED> instruction: 0x464168f8
    4430:	bl	feb42430 <log_oom_internal@plt+0xfeb3f634>
    4434:	vmull.p8	<illegal reg q8.5>, d0, d4
    4438:	stccs	0, cr8, [r0, #-760]	; 0xfffffd08
    443c:	addshi	pc, r1, r0
    4440:			; <UNDEFINED> instruction: 0xf1076daa
    4444:	vldmiami	r7, {d0-d7}
    4448:			; <UNDEFINED> instruction: 0x4619231c
    444c:	ldrbtmi	r4, [ip], #-1624	; 0xfffff9a8
    4450:	strls	r9, [r0], #-513	; 0xfffffdff
    4454:			; <UNDEFINED> instruction: 0xf7fe2201
    4458:			; <UNDEFINED> instruction: 0x4628ebd6
    445c:	bl	ff1c245c <log_oom_internal@plt+0xff1bf660>
    4460:	movweq	pc, #45312	; 0xb100	; <UNPREDICTABLE>
    4464:			; <UNDEFINED> instruction: 0xf5b34604
    4468:	vmax.f32	d0, d16, d0
    446c:	blmi	fe3a4874 <log_oom_internal@plt+0xfe3a1a78>
    4470:	andseq	pc, r2, #0, 2
    4474:	andeq	pc, r7, #34	; 0x22
    4478:	ldrbtmi	r3, [fp], #-1039	; 0xfffffbf1
    447c:	vstreq	d14, [r2, #-692]	; 0xfffffd4c
    4480:	beq	6408bc <log_oom_internal@plt+0x63dac0>
    4484:	streq	pc, [r7], #-36	; 0xffffffdc
    4488:	muleq	r7, r3, r8
    448c:	movwgt	r4, #13907	; 0x3653
    4490:	andshi	r4, sl, r9, lsr #12
    4494:	andeq	pc, sl, sl, lsl #2
    4498:	b	a42498 <log_oom_internal@plt+0xa3f69c>
    449c:	bl	feb572b0 <log_oom_internal@plt+0xfeb544b4>
    44a0:	ldrbtmi	r0, [fp], #-3332	; 0xfffff2fc
    44a4:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    44a8:	muleq	r3, r3, r8
    44ac:	andeq	lr, r3, r9, lsl #17
    44b0:			; <UNDEFINED> instruction: 0xf1094629
    44b4:			; <UNDEFINED> instruction: 0xf7fe0007
    44b8:	ldmvs	r8!, {r1, r3, r4, r9, fp, sp, lr, pc}^
    44bc:	ldrbmi	r4, [r9], -r2, asr #12
    44c0:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44c4:	stmdacs	r0, {r2, r9, sl, lr}
    44c8:	addshi	pc, r3, r0
    44cc:	vmull.s8	q9, d0, d0
    44d0:	blmi	1de47c0 <log_oom_internal@plt+0x1de19c4>
    44d4:	ldrbtmi	r4, [fp], #-2423	; 0xfffff689
    44d8:	ldmdapl	r1!, {r0, r1, r2, r4, r5, r6, r9, fp, lr}^
    44dc:	ldmdavc	r8, {r1, r3, r4, r5, r6, sl, lr}^
    44e0:	stmdavs	sp, {r2, r3, r4, fp, ip, sp, lr}
    44e4:	ldmvs	r9!, {r1, r2, r4, fp, sp, lr}^
    44e8:			; <UNDEFINED> instruction: 0xf0002800
    44ec:	andcs	r8, r4, r0, lsr #1
    44f0:	rsbsvs	r4, r9, r4, lsl #6
    44f4:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    44f8:	ldmdavs	r9!, {r8, r9, sp}^
    44fc:			; <UNDEFINED> instruction: 0x9602461a
    4500:	b	1129118 <log_oom_internal@plt+0x112631c>
    4504:	strtmi	r0, [r8], -r0, asr #9
    4508:	strteq	pc, [r0], #-68	; 0xffffffbc
    450c:	strls	r2, [r3], #-1280	; 0xfffffb00
    4510:	stmib	sp, {sl, sp}^
    4514:			; <UNDEFINED> instruction: 0xf7fe4500
    4518:	strmi	lr, [r4], -sl, lsr #21
    451c:	strbmi	lr, [r0], -r7
    4520:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4524:	stcle	8, cr2, [r9], {2}
    4528:	sbclt	r4, r0, #96, 4
    452c:	ldmvs	r8!, {r2, r6, r9, lr}^
    4530:			; <UNDEFINED> instruction: 0xf43f2800
    4534:			; <UNDEFINED> instruction: 0xf7feaf63
    4538:	ldrb	lr, [pc, -r8, lsl #18]
    453c:			; <UNDEFINED> instruction: 0x46214d5f
    4540:	vpmin.s8	q10, q0, <illegal reg q7.5>
    4544:	mrrcmi	3, 4, r4, pc, cr5	; <UNPREDICTABLE>
    4548:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    454c:			; <UNDEFINED> instruction: 0xf504447c
    4550:	andcs	r7, r3, ip, lsr #9
    4554:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4558:			; <UNDEFINED> instruction: 0xf7fe4402
    455c:			; <UNDEFINED> instruction: 0x4604ebde
    4560:	ldmdbmi	r9, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4564:	ldrbtmi	r6, [r9], #-2296	; 0xfffff708
    4568:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    456c:	blle	c4bd84 <log_oom_internal@plt+0xc48f88>
    4570:	ldmvs	r8!, {r1, r2, r4, r6, r8, fp, lr}^
    4574:			; <UNDEFINED> instruction: 0xf7fe4479
    4578:			; <UNDEFINED> instruction: 0x1e04e9f0
    457c:	strtmi	sp, [r8], -r9, lsr #21
    4580:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4584:	svclt	0x00de2802
    4588:	rsclt	r4, r1, #100, 4	; 0x40000006
    458c:	sfmle	f4, 2, [lr, #304]	; 0x130
    4590:	bmi	13d5e1c <log_oom_internal@plt+0x13d3020>
    4594:	andcs	r4, r3, pc, asr #24
    4598:	ldrbtmi	r4, [sl], #-3407	; 0xfffff2b1
    459c:			; <UNDEFINED> instruction: 0xf502447c
    45a0:	ldrbtmi	r7, [sp], #-684	; 0xfffffd54
    45a4:	msrmi	SPSR_sx, #64, 4
    45a8:	strcs	lr, [r0, #-2509]	; 0xfffff633
    45ac:			; <UNDEFINED> instruction: 0xf7fe1822
    45b0:			; <UNDEFINED> instruction: 0x4604ebb4
    45b4:			; <UNDEFINED> instruction: 0x4640e7bb
    45b8:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45bc:	ldcle	8, cr2, [r3, #8]!
    45c0:	strtmi	r4, [r1], -r6, asr #26
    45c4:	vpmax.s8	q10, q0, q3
    45c8:	mcrrmi	3, 4, r4, r6, cr9
    45cc:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    45d0:			; <UNDEFINED> instruction: 0xe7bc447c
    45d4:			; <UNDEFINED> instruction: 0xf7fe4628
    45d8:	stmdacs	r2, {r2, r3, r8, fp, sp, lr, pc}
    45dc:	stclmi	13, cr13, [r2, #-656]	; 0xfffffd70
    45e0:	bmi	1095e6c <log_oom_internal@plt+0x1093070>
    45e4:	msrmi	SPSR_x, #64, 4
    45e8:	ldrbtmi	r4, [sp], #-3137	; 0xfffff3bf
    45ec:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    45f0:	ldmvs	r8!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    45f4:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45f8:	stmdacs	r0, {r2, r9, sl, lr}
    45fc:	svcge	0x0066f47f
    4600:	ldrbmi	r4, [r1], -r2, lsl #12
    4604:			; <UNDEFINED> instruction: 0xf7fe68f8
    4608:	strmi	lr, [r4], -r4, lsl #16
    460c:			; <UNDEFINED> instruction: 0xf47f2800
    4610:	ldmvs	r8!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    4614:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4618:	stmdacs	r0, {r2, r9, sl, lr}
    461c:	svcge	0x0056f47f
    4620:	strbmi	r4, [r9], -r2, lsl #12
    4624:			; <UNDEFINED> instruction: 0xf7fd68f8
    4628:			; <UNDEFINED> instruction: 0x4604eff4
    462c:	rsbsvs	lr, r9, lr, asr #14
    4630:	b	ff2c2630 <log_oom_internal@plt+0xff2bf834>
    4634:	stmdacs	r0, {r0, r3, r4, r5, r6, fp, sp, lr}
    4638:	svcge	0x0059f43f
    463c:	bl	34263c <log_oom_internal@plt+0x33f840>
    4640:	addeq	r6, r0, r9, ror r8
    4644:	andcs	lr, r0, r4, asr r7
    4648:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    464c:	svclt	0x00de2802
    4650:	rsclt	r4, r0, #100, 4	; 0x40000006
    4654:			; <UNDEFINED> instruction: 0xf77f4244
    4658:	stcmi	15, cr10, [r6, #-424]!	; 0xfffffe58
    465c:	bmi	995ee8 <log_oom_internal@plt+0x9930ec>
    4660:	cmpmi	lr, #64, 4	; <UNPREDICTABLE>
    4664:	ldrbtmi	r4, [sp], #-3109	; 0xfffff3db
    4668:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    466c:	stcmi	7, cr14, [r4], #-444	; 0xfffffe44
    4670:	bmi	915f78 <log_oom_internal@plt+0x91317c>
    4674:	cmpmi	r2, #64, 4	; <UNPREDICTABLE>
    4678:	ldrbtmi	r4, [ip], #-2339	; 0xfffff6dd
    467c:			; <UNDEFINED> instruction: 0xf504447a
    4680:	ldrbtmi	r7, [r9], #-1202	; 0xfffffb4e
    4684:	strls	r3, [r0], #-515	; 0xfffffdfd
    4688:	bl	1042688 <log_oom_internal@plt+0x103f88c>
    468c:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4690:	andeq	r7, r1, sl, lsr #24
    4694:	andeq	r7, r1, r4, lsl r9
    4698:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    469c:	strdeq	r7, [r1], -r4
    46a0:	andeq	r7, r1, ip, ror #17
    46a4:	andeq	r5, r0, r6, ror r4
    46a8:	andeq	r5, r0, r2, lsl #10
    46ac:	andeq	r5, r0, r6, ror #9
    46b0:	andeq	r7, r1, lr, asr #22
    46b4:	strdeq	r0, [r0], -r4
    46b8:	andeq	r7, r1, r4, lsr #22
    46bc:	andeq	r5, r0, r0, asr #6
    46c0:	andeq	r4, r0, sl, asr #28
    46c4:	strdeq	r6, [r0], -r8
    46c8:			; <UNDEFINED> instruction: 0x000053b2
    46cc:	andeq	r5, r0, r0, ror #7
    46d0:	andeq	r6, r0, sl, lsr #9
    46d4:	strdeq	r4, [r0], -r8
    46d8:	muleq	r0, r2, r3
    46dc:	ldrdeq	r5, [r0], -r8
    46e0:	andeq	r4, r0, r6, asr #27
    46e4:	andeq	r6, r0, r4, ror r4
    46e8:	andeq	r5, r0, sl, asr #6
    46ec:	andeq	r4, r0, r8, lsr #27
    46f0:	andeq	r6, r0, r6, asr r4
    46f4:	muleq	r0, r2, r2
    46f8:	andeq	r4, r0, ip, lsr #26
    46fc:	ldrdeq	r6, [r0], -sl
    4700:	andeq	r6, r0, sl, asr #7
    4704:	andeq	r4, r0, r8, lsl sp
    4708:	andeq	r5, r0, r6, asr r2
    470c:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4710:	ldrlt	r4, [r0, #-1539]!	; 0xfffff9fd
    4714:	cfldrsmi	mvf4, [fp], {252}	; 0xfc
    4718:	bmi	6f092c <log_oom_internal@plt+0x6edb30>
    471c:	strbtmi	r4, [r8], -sp, lsl #12
    4720:			; <UNDEFINED> instruction: 0xf85c2101
    4724:	ldrbtmi	r4, [sl], #-4
    4728:	strls	r6, [r1], #-2084	; 0xfffff7dc
    472c:	streq	pc, [r0], #-79	; 0xffffffb1
    4730:	strls	r2, [r0], #-1024	; 0xfffffc00
    4734:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4738:	blle	6d51c0 <log_oom_internal@plt+0x6d23c4>
    473c:	stmdals	r0, {r0, r1, r4, r8, fp, lr}
    4740:			; <UNDEFINED> instruction: 0xf7fe4479
    4744:	orrlt	lr, r0, ip, asr #21
    4748:	stmdals	r0, {r3, r5, sp, lr}
    474c:	svc	0x0084f7fd
    4750:	blmi	316f94 <log_oom_internal@plt+0x314198>
    4754:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4758:	blls	5e7c8 <log_oom_internal@plt+0x5b9cc>
    475c:			; <UNDEFINED> instruction: 0xf04f405a
    4760:	mrsle	r0, (UNDEF: 58)
    4764:	andlt	r4, r3, r0, lsr #12
    4768:			; <UNDEFINED> instruction: 0xf7febd30
    476c:	stmdavs	r4, {r2, r4, r7, r9, fp, sp, lr, pc}
    4770:	strb	r4, [sl, r4, ror #4]!
    4774:	streq	pc, [fp], #-111	; 0xffffff91
    4778:			; <UNDEFINED> instruction: 0xf7fee7e7
    477c:	svclt	0x0000e930
    4780:	ldrdeq	r7, [r1], -r8
    4784:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4788:	andeq	r5, r0, sl, ror #4
    478c:	andeq	r5, r0, ip, ror #4
    4790:	muleq	r1, r8, r5
    4794:	svcmi	0x00f0e92d
    4798:	cfstr32	mvfx2, [sp, #-0]
    479c:	bmi	ffc273ac <log_oom_internal@plt+0xffc245b0>
    47a0:	ldrbtmi	r4, [sl], #-3056	; 0xfffff410
    47a4:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
    47a8:	ldmdavs	fp, {r1, r3, fp, sp, pc}
    47ac:			; <UNDEFINED> instruction: 0xf04f9313
    47b0:	strls	r0, [sl, #-768]	; 0xfffffd00
    47b4:	svc	0x0002f7fd
    47b8:	vmull.p8	<illegal reg q8.5>, d0, d4
    47bc:	mcrls	0, 0, r8, cr10, cr10, {6}
    47c0:	strpl	lr, [fp, #-2509]	; 0xfffff633
    47c4:			; <UNDEFINED> instruction: 0xf0002e00
    47c8:	andcs	r8, sl, #-2147483648	; 0x80000000
    47cc:	andls	sl, r0, #180224	; 0x2c000
    47d0:	subcs	r4, sl, #45088768	; 0x2b00000
    47d4:			; <UNDEFINED> instruction: 0xf7fd4630
    47d8:	cdpne	15, 0, cr14, cr4, cr8, {7}
    47dc:	adchi	pc, r6, r0, asr #5
    47e0:	tstcs	r1, fp, lsl #16
    47e4:	b	8427e4 <log_oom_internal@plt+0x83f9e8>
    47e8:	vmlal.s8	q9, d0, d0
    47ec:	stmdbge	ip, {r2, r5, r7, pc}
    47f0:	tstls	r0, r0, lsr r6
    47f4:	stmdbls	fp, {r9, sp}
    47f8:			; <UNDEFINED> instruction: 0xf7fe2300
    47fc:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    4800:	addshi	pc, r9, r0, asr #5
    4804:			; <UNDEFINED> instruction: 0x462a49d8
    4808:	ldrbtmi	r4, [r9], #-2264	; 0xfffff728
    480c:			; <UNDEFINED> instruction: 0xf7fe4478
    4810:	pkhbtmi	lr, r0, r2, lsl #17
    4814:			; <UNDEFINED> instruction: 0xf0002800
    4818:	blmi	ff564db0 <log_oom_internal@plt+0xff561fb4>
    481c:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4820:			; <UNDEFINED> instruction: 0xf0402b00
    4824:			; <UNDEFINED> instruction: 0xf04f815a
    4828:	strdcs	r3, [r0, -pc]
    482c:			; <UNDEFINED> instruction: 0xf7fe4640
    4830:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
    4834:	smlawthi	r4, r0, r2, pc	; <UNPREDICTABLE>
    4838:	strbmi	r2, [r0], -r0, lsl #4
    483c:			; <UNDEFINED> instruction: 0xf7fe4611
    4840:			; <UNDEFINED> instruction: 0x4604ead8
    4844:			; <UNDEFINED> instruction: 0xf0002800
    4848:			; <UNDEFINED> instruction: 0x460180d1
    484c:	strbmi	r2, [r0], -r4, ror #4
    4850:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4854:	rsbcs	r4, r4, #34603008	; 0x2100000
    4858:			; <UNDEFINED> instruction: 0xf7fd4640
    485c:	smlabbcs	r0, r2, pc, lr	; <UNPREDICTABLE>
    4860:	strbmi	r2, [r0], -r1, lsl #4
    4864:	b	ff142864 <log_oom_internal@plt+0xff13fa68>
    4868:	stmdacs	r0, {r0, r9, sl, lr}
    486c:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    4870:	strbmi	r2, [r0], -r4, ror #4
    4874:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4878:	stccs	12, cr9, [r0], {12}
    487c:	tsthi	r0, r0	; <UNPREDICTABLE>
    4880:	vstrge	s8, [pc, #-752]	; 4598 <log_oom_internal@plt+0x179c>
    4884:	rscsls	pc, r0, #14614528	; 0xdf0000
    4888:	blmi	fef15a78 <log_oom_internal@plt+0xfef12c7c>
    488c:	mcr	4, 0, r4, cr8, cr9, {7}
    4890:	bmi	feecf0d8 <log_oom_internal@plt+0xfeecc2dc>
    4894:			; <UNDEFINED> instruction: 0xf109447b
    4898:	ldrbtmi	r0, [sl], #-2307	; 0xfffff6fd
    489c:	bicvc	pc, ip, #12582912	; 0xc00000
    48a0:	movwls	r9, #29190	; 0x7206
    48a4:	svcge	0x000ee01e
    48a8:	strtmi	r2, [r0], -r2, lsl #2
    48ac:			; <UNDEFINED> instruction: 0xf7fd463a
    48b0:			; <UNDEFINED> instruction: 0xf110efee
    48b4:			; <UNDEFINED> instruction: 0x4682063d
    48b8:			; <UNDEFINED> instruction: 0x2601bf18
    48bc:			; <UNDEFINED> instruction: 0x76d0ea16
    48c0:	adchi	pc, r2, r0
    48c4:			; <UNDEFINED> instruction: 0xf7fd4658
    48c8:	stmdacs	r2, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    48cc:	sbcshi	pc, ip, r0, lsl #6
    48d0:			; <UNDEFINED> instruction: 0xf7fd980d
    48d4:	strtmi	lr, [r0], -r2, asr #29
    48d8:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    48dc:	stmdacs	r0, {r2, r9, sl, lr}
    48e0:	sbcshi	pc, lr, r0
    48e4:			; <UNDEFINED> instruction: 0xf04f4620
    48e8:			; <UNDEFINED> instruction: 0xf8cd0b00
    48ec:	stmib	r5, {r2, r4, r5, ip, sp, pc}^
    48f0:	stmib	r5, {r8, r9, fp, ip, sp, pc}^
    48f4:			; <UNDEFINED> instruction: 0xf7febb02
    48f8:			; <UNDEFINED> instruction: 0x1e06ea5e
    48fc:			; <UNDEFINED> instruction: 0x4658dad3
    4900:	svc	0x0076f7fd
    4904:	stclle	8, cr2, [r3, #8]!
    4908:			; <UNDEFINED> instruction: 0x4631489e
    490c:	vst1.32	{d20-d21}, [pc :64], lr
    4910:	svcmi	0x009e735c
    4914:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    4918:	sbcvc	pc, ip, r0, lsl #10
    491c:	andcc	r4, r3, #2130706432	; 0x7f000000
    4920:	streq	lr, [r0, -sp, asr #19]
    4924:			; <UNDEFINED> instruction: 0xf7fe2003
    4928:			; <UNDEFINED> instruction: 0xe7d1e9f8
    492c:			; <UNDEFINED> instruction: 0xf7fd4628
    4930:	stmdacs	r2, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4934:	stmdals	ip, {r0, r3, r4, r5, sl, fp, ip, lr, pc}
    4938:			; <UNDEFINED> instruction: 0xf7feb108
    493c:	stmdals	fp, {r2, r4, r5, r8, fp, sp, lr, pc}
    4940:			; <UNDEFINED> instruction: 0xf7feb108
    4944:	strcs	lr, [r0], #-2352	; 0xfffff6d0
    4948:	tstlt	r8, sl, lsl #16
    494c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4950:	blmi	fe117394 <log_oom_internal@plt+0xfe114598>
    4954:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4958:	blls	4de9c8 <log_oom_internal@plt+0x4dbbcc>
    495c:			; <UNDEFINED> instruction: 0xf04f405a
    4960:			; <UNDEFINED> instruction: 0xf0400300
    4964:			; <UNDEFINED> instruction: 0x462080fa
    4968:	ldc	0, cr11, [sp], #84	; 0x54
    496c:	pop	{r1, r8, r9, fp, pc}
    4970:	qsub8mi	r8, r8, r0
    4974:	svc	0x003cf7fd
    4978:	svclt	0x00de2802
    497c:	rsclt	r4, r4, #100, 4	; 0x40000006
    4980:	sfmle	f4, 2, [r1, #400]!	; 0x190
    4984:	bmi	fe0d6210 <log_oom_internal@plt+0xfe0d3414>
    4988:	andcs	r4, r3, r3, lsl #25
    498c:	ldrbtmi	r4, [sl], #-3459	; 0xfffff27d
    4990:	strmi	r4, [r2], #-1148	; 0xfffffb84
    4994:	ldrtvc	pc, [r8], #1284	; 0x504	; <UNPREDICTABLE>
    4998:	vst3.16	{d20-d22}, [pc :256]!
    499c:	stmib	sp, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}^
    49a0:			; <UNDEFINED> instruction: 0xf7fe4500
    49a4:			; <UNDEFINED> instruction: 0x4604e9ba
    49a8:	strtmi	lr, [r1], -lr, asr #15
    49ac:			; <UNDEFINED> instruction: 0x4c7d4a7c
    49b0:	cmpvc	r3, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    49b4:	ldrbtmi	r4, [sl], #-3452	; 0xfffff284
    49b8:	andcs	r4, r3, ip, ror r4
    49bc:			; <UNDEFINED> instruction: 0xf504447d
    49c0:	strmi	r7, [r2], #-1228	; 0xfffffb34
    49c4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    49c8:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49cc:	ldclmi	7, cr14, [r7], #-716	; 0xfffffd34
    49d0:	bmi	1dd6298 <log_oom_internal@plt+0x1dd349c>
    49d4:	cmpvc	r2, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    49d8:	ldrbtmi	r4, [ip], #-2422	; 0xfffff68a
    49dc:			; <UNDEFINED> instruction: 0xf504447a
    49e0:	ldrbtmi	r7, [r9], #-1218	; 0xfffffb3e
    49e4:	strls	r3, [r0], #-515	; 0xfffffdfd
    49e8:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49ec:	vpmin.s8	q10, q0, q9
    49f0:	ldclmi	3, cr3, [r2], #-388	; 0xfffffe7c
    49f4:	ldrbtmi	r4, [sl], #-2418	; 0xfffff68e
    49f8:			; <UNDEFINED> instruction: 0xf502447c
    49fc:	ldrbtmi	r7, [r9], #-706	; 0xfffffd3e
    4a00:	sfmne	f1, 3, [r2]
    4a04:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a08:	tstcs	r1, sl, lsr #12
    4a0c:			; <UNDEFINED> instruction: 0xf7fd4620
    4a10:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    4a14:	svcge	0x005cf6ff
    4a18:	strtmi	sl, [r9], -sp, lsl #20
    4a1c:			; <UNDEFINED> instruction: 0xf7fd200a
    4a20:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4a24:	svcge	0x0054f6ff
    4a28:	msreq	CPSR_sxc, sp, lsl #2
    4a2c:			; <UNDEFINED> instruction: 0xf7fd4620
    4a30:	stmdacs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    4a34:	svcge	0x004cf6ff
    4a38:	andscs	r4, r4, #61865984	; 0x3b00000
    4a3c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4a40:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
    4a44:	strbmi	r7, [r0], -r3, lsl #14
    4a48:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    4a4c:			; <UNDEFINED> instruction: 0xf7fd7700
    4a50:	cdpne	14, 0, cr14, cr7, cr14, {1}
    4a54:			; <UNDEFINED> instruction: 0xf89ddb5f
    4a58:	ldrtmi	r7, [r1], -r7, lsr #32
    4a5c:	bcs	4402c4 <log_oom_internal@plt+0x43d4c8>
    4a60:	blls	356368 <log_oom_internal@plt+0x35356c>
    4a64:			; <UNDEFINED> instruction: 0xf7fd9700
    4a68:	mcrne	13, 0, lr, cr7, cr2, {7}
    4a6c:	svcge	0x0030f6bf
    4a70:			; <UNDEFINED> instruction: 0xf7fd4630
    4a74:	stmdacs	r2, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    4a78:	stmdals	sp, {r0, r2, r5, r6, sl, fp, ip, lr, pc}
    4a7c:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    4a80:			; <UNDEFINED> instruction: 0xf7fe4640
    4a84:	smmla	r6, r8, r8, lr
    4a88:	ldrbmi	r9, [r1], -r6, lsl #22
    4a8c:	andcs	r4, r3, sl, asr #12
    4a90:	blls	1e969c <log_oom_internal@plt+0x1e68a0>
    4a94:	vcgt.s8	d25, d0, d0
    4a98:			; <UNDEFINED> instruction: 0xf7fe3376
    4a9c:			; <UNDEFINED> instruction: 0xe717e93e
    4aa0:	strbmi	r2, [r0], -r0, lsl #2
    4aa4:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4aa8:	ble	ffa4c2c0 <log_oom_internal@plt+0xffa494c4>
    4aac:			; <UNDEFINED> instruction: 0xf7fd2000
    4ab0:	stmdacs	r2, {r5, r7, r9, sl, fp, sp, lr, pc}
    4ab4:	bmi	10fc24c <log_oom_internal@plt+0x10f9450>
    4ab8:	stmdami	r3, {r0, r5, r9, sl, lr}^
    4abc:	orrscc	pc, r1, #64, 4
    4ac0:	ldrbtmi	r4, [sl], #-3394	; 0xfffff2be
    4ac4:			; <UNDEFINED> instruction: 0xf5024478
    4ac8:	ldrbtmi	r7, [sp], #-716	; 0xfffffd34
    4acc:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4ad0:	andcs	r1, r3, r2, asr #25
    4ad4:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ad8:			; <UNDEFINED> instruction: 0x4629e7d2
    4adc:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ae0:	blmi	efe56c <log_oom_internal@plt+0xefb770>
    4ae4:	subsvc	pc, r6, #1325400064	; 0x4f000000
    4ae8:	ldrbtmi	r4, [fp], #-2362	; 0xfffff6c6
    4aec:			; <UNDEFINED> instruction: 0xf5034479
    4af0:	smlabtcc	r3, ip, r3, r7
    4af4:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4af8:	bmi	dfe774 <log_oom_internal@plt+0xdfb978>
    4afc:	msrcc	SPSR_sc, #64, 4
    4b00:	ldmdbmi	r7!, {r1, r2, r4, r5, sl, fp, lr}
    4b04:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4b08:	sbcvc	pc, r2, #8388608	; 0x800000
    4b0c:	andls	r4, r0, #2030043136	; 0x79000000
    4b10:			; <UNDEFINED> instruction: 0xf7fe1ce2
    4b14:			; <UNDEFINED> instruction: 0x4630e8fc
    4b18:	mcr	7, 3, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4b1c:	stcle	8, cr2, [ip, #8]!
    4b20:			; <UNDEFINED> instruction: 0x46394c30
    4b24:	vst1.8	{d20-d21}, [pc :256], r0
    4b28:	ldmdami	r0!, {r1, r5, r6, r8, r9, ip, sp, lr}
    4b2c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4b30:			; <UNDEFINED> instruction: 0xf5024478
    4b34:	stmib	sp, {r2, r3, r6, r7, r9, ip, sp, lr}^
    4b38:	strmi	r2, [r2], -r0, lsl #8
    4b3c:	andcc	r2, r3, #3
    4b40:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b44:	stcmi	7, cr14, [sl], #-612	; 0xfffffd9c
    4b48:	bmi	a96434 <log_oom_internal@plt+0xa93638>
    4b4c:	msrvc	SPSR_xc, #1325400064	; 0x4f000000
    4b50:	ldrbtmi	r4, [ip], #-2089	; 0xfffff7d7
    4b54:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    4b58:			; <UNDEFINED> instruction: 0xf7fde7eb
    4b5c:	svclt	0x0000ef40
    4b60:	andeq	r7, r1, sl, asr #10
    4b64:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b68:	ldrdeq	r5, [r0], -r6
    4b6c:	andeq	r5, r0, r8, ror #3
    4b70:	andeq	r7, r1, r8, lsl #16
    4b74:	strdeq	r5, [r0], -r4
    4b78:	andeq	r4, r0, r8, lsl #22
    4b7c:			; <UNDEFINED> instruction: 0x000061b0
    4b80:			; <UNDEFINED> instruction: 0x000051ba
    4b84:	andeq	r6, r0, r0, lsr r1
    4b88:	andeq	r4, r0, lr, ror sl
    4b8c:	andeq	r5, r0, r8, lsr #2
    4b90:	muleq	r1, r8, r3
    4b94:	andeq	r4, r0, r6, lsl #20
    4b98:	strheq	r6, [r0], -r4
    4b9c:	andeq	r4, r0, r0, lsr #29
    4ba0:	ldrdeq	r4, [r0], -lr
    4ba4:	andeq	r6, r0, ip, lsl #1
    4ba8:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    4bac:	andeq	r6, r0, sl, rrx
    4bb0:			; <UNDEFINED> instruction: 0x000049b8
    4bb4:	andeq	r4, r0, sl, ror lr
    4bb8:	andeq	r6, r0, lr, asr #32
    4bbc:	muleq	r0, ip, r9
    4bc0:	strdeq	r4, [r0], -lr
    4bc4:	andeq	r5, r0, r2, lsl #31
    4bc8:	ldrdeq	r4, [r0], -r0
    4bcc:			; <UNDEFINED> instruction: 0x00004fba
    4bd0:	andeq	r5, r0, sl, asr pc
    4bd4:	andeq	r4, r0, r8, lsr #17
    4bd8:	andeq	r5, r0, r0, asr #30
    4bdc:	andeq	r4, r0, lr, lsl #17
    4be0:	andeq	r4, r0, r4, lsl pc
    4be4:	andeq	r4, r0, ip, lsr #23
    4be8:	andeq	r5, r0, r6, lsl pc
    4bec:	andeq	r4, r0, r4, ror #16
    4bf0:	andeq	r4, r0, r6, lsl #23
    4bf4:	strdeq	r5, [r0], -r0
    4bf8:	andeq	r4, r0, lr, lsr r8
    4bfc:	svcmi	0x00f0e92d
    4c00:	bmi	1a16648 <log_oom_internal@plt+0x1a1384c>
    4c04:	blmi	1a30e48 <log_oom_internal@plt+0x1a2e04c>
    4c08:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    4c0c:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    4c10:	movwls	r6, #55323	; 0xd81b
    4c14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c18:	strmi	lr, [r5], #-2509	; 0xfffff633
    4c1c:	stmdacs	r0, {r2, sl, ip, pc}
    4c20:	addshi	pc, r1, r0
    4c24:	blcs	2b838 <log_oom_internal@plt+0x28a3c>
    4c28:	addshi	pc, fp, r0
    4c2c:	strtmi	sl, [r2], -r6, lsl #22
    4c30:			; <UNDEFINED> instruction: 0xf7fd4641
    4c34:	mcrne	14, 0, lr, cr7, cr4, {3}
    4c38:			; <UNDEFINED> instruction: 0xf8dfdd4a
    4c3c:	stmdbge	r5, {r4, r5, r6, r8, ip, sp, pc}
    4c40:	ldrdls	pc, [ip, #-143]!	; 0xffffff71
    4c44:			; <UNDEFINED> instruction: 0xf7fd4640
    4c48:	ldrbtmi	lr, [fp], #3684	; 0xe64
    4c4c:			; <UNDEFINED> instruction: 0xf10d44f9
    4c50:	ands	r0, r0, ip, lsl sl
    4c54:	strbmi	r4, [r8], -fp, asr #12
    4c58:			; <UNDEFINED> instruction: 0x462a4956
    4c5c:	stmdage	r4, {ip, pc}
    4c60:			; <UNDEFINED> instruction: 0xf7fd4479
    4c64:	stmdacs	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4c68:	stmdals	r7, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}
    4c6c:			; <UNDEFINED> instruction: 0xf7fd3401
    4c70:	adcmi	lr, r7, #244, 24	; 0xf400
    4c74:	blls	1b8cfc <log_oom_internal@plt+0x1b5f00>
    4c78:	andcs	r0, r0, r6, ror #2
    4c7c:	ldmibne	r9, {r1, r4, r6, r9, sl, lr}
    4c80:	tstcc	r0, r7
    4c84:			; <UNDEFINED> instruction: 0xf7fd5998
    4c88:	stmdacs	r0, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    4c8c:	stmdbls	r5, {r0, r2, r6, r8, r9, fp, ip, lr, pc}
    4c90:			; <UNDEFINED> instruction: 0xb1219d07
    4c94:			; <UNDEFINED> instruction: 0xf7fd4628
    4c98:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4c9c:			; <UNDEFINED> instruction: 0xf1b8d030
    4ca0:	ldclle	15, cr0, [r7], {0}
    4ca4:	stmdbge	r8, {r1, r2, r8, r9, fp, ip, pc}
    4ca8:	ldrmi	r2, [lr], #-515	; 0xfffffdfd
    4cac:			; <UNDEFINED> instruction: 0xf7fe6870
    4cb0:	blmi	107ee78 <log_oom_internal@plt+0x107c07c>
    4cb4:			; <UNDEFINED> instruction: 0xe7cf447b
    4cb8:	strmi	r9, [r7], -r4, lsl #16
    4cbc:	stmdavs	r7, {r5, r6, r8, ip, sp, pc}
    4cc0:	ldmdbmi	lr!, {r0, r1, r2, r6, r8, ip, sp, pc}
    4cc4:	stmdals	r3, {r1, r9, sl, lr}
    4cc8:			; <UNDEFINED> instruction: 0xf7fe4479
    4ccc:	strmi	pc, [r7], -pc, lsl #31
    4cd0:	tstlt	r8, r4, lsl #16
    4cd4:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cd8:			; <UNDEFINED> instruction: 0xf7fd9805
    4cdc:	stmdals	r6, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    4ce0:	ldc	7, cr15, [sl], #1012	; 0x3f4
    4ce4:	blmi	c175c4 <log_oom_internal@plt+0xc147c8>
    4ce8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4cec:	blls	35ed5c <log_oom_internal@plt+0x35bf60>
    4cf0:			; <UNDEFINED> instruction: 0xf04f405a
    4cf4:	cmple	r3, r0, lsl #6
    4cf8:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    4cfc:	svchi	0x00f0e8bd
    4d00:	ldrbmi	r4, [r9], -r2, lsl #12
    4d04:			; <UNDEFINED> instruction: 0xf7fd4628
    4d08:	andls	lr, r7, r0, lsr pc
    4d0c:	eorsle	r2, r7, r0, lsl #16
    4d10:			; <UNDEFINED> instruction: 0xf7fd4628
    4d14:	stcls	12, cr14, [r7, #-648]	; 0xfffffd78
    4d18:	strmi	lr, [r7], -r1, asr #15
    4d1c:			; <UNDEFINED> instruction: 0xf7fd9807
    4d20:	stmdals	r4, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    4d24:	bicsle	r2, r5, r0, lsl #16
    4d28:	blmi	9bec88 <log_oom_internal@plt+0x9bbe8c>
    4d2c:	eorscc	pc, fp, #64, 4
    4d30:	andcs	r4, r0, r5, lsr #18
    4d34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4d38:	bicsvc	pc, lr, #12582912	; 0xc00000
    4d3c:			; <UNDEFINED> instruction: 0xf7fe3103
    4d40:			; <UNDEFINED> instruction: 0x4607e85e
    4d44:	stcmi	7, cr14, [r1], #-936	; 0xfffffc58
    4d48:	movtvc	pc, #29775	; 0x744f	; <UNPREDICTABLE>
    4d4c:	stmdbmi	r1!, {r5, r9, fp, lr}
    4d50:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4d54:	ldrbvc	pc, [r6], #1284	; 0x504	; <UNPREDICTABLE>
    4d58:	andcc	r4, r3, #2030043136	; 0x79000000
    4d5c:			; <UNDEFINED> instruction: 0xf7fd9400
    4d60:	ldcmi	15, cr14, [sp], {214}	; 0xd6
    4d64:	bmi	7565cc <log_oom_internal@plt+0x7537d0>
    4d68:	tstcc	sp, #64, 4	; <UNPREDICTABLE>
    4d6c:	ldrbtmi	r4, [ip], #-2332	; 0xfffff6e4
    4d70:			; <UNDEFINED> instruction: 0xf504447a
    4d74:	ldrbtmi	r7, [r9], #-1238	; 0xfffffb2a
    4d78:	strls	r3, [r0], #-515	; 0xfffffdfd
    4d7c:	svc	0x00c6f7fd
    4d80:	vpadd.i8	d20, d0, d8
    4d84:	ldmdbmi	r8, {r0, r1, r4, r5, r9, ip, sp}
    4d88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4d8c:	bicsvc	pc, lr, #12582912	; 0xc00000
    4d90:			; <UNDEFINED> instruction: 0xf7fe3103
    4d94:			; <UNDEFINED> instruction: 0x4607e834
    4d98:			; <UNDEFINED> instruction: 0xf7fd4628
    4d9c:	sbfx	lr, lr, #24, #30
    4da0:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    4da4:	andeq	r7, r1, r2, ror #1
    4da8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4dac:	andeq	r4, r0, r6, ror #28
    4db0:	andeq	r5, r0, r4, lsl #24
    4db4:	andeq	r4, r0, ip, asr lr
    4db8:	andeq	r4, r0, ip, ror #27
    4dbc:	strdeq	r4, [r0], -ip
    4dc0:	andeq	r7, r1, r4
    4dc4:	andeq	r5, r0, r0, lsl sp
    4dc8:	andeq	r4, r0, lr, asr r6
    4dcc:	strdeq	r5, [r0], -r4
    4dd0:	andeq	r4, r0, r2, asr #12
    4dd4:	andeq	r4, r0, r4, lsl #22
    4dd8:	ldrdeq	r5, [r0], -r6
    4ddc:	andeq	r4, r0, r4, lsr #12
    4de0:	andeq	r4, r0, r2, lsr sp
    4de4:			; <UNDEFINED> instruction: 0x00005cbc
    4de8:	andeq	r4, r0, sl, lsl #12
    4dec:			; <UNDEFINED> instruction: 0x4615b5f0
    4df0:	addslt	r4, r1, fp, lsr #20
    4df4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    4df8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4dfc:			; <UNDEFINED> instruction: 0xf04f930f
    4e00:	stmdacs	r0, {r8, r9}
    4e04:	blmi	a38f1c <log_oom_internal@plt+0xa36120>
    4e08:	stmdavc	r8, {r0, r1, r2, r9, sl, lr}
    4e0c:			; <UNDEFINED> instruction: 0xf893447b
    4e10:	addsmi	r2, r0, #204, 2	; 0x33
    4e14:	stmdbvc	sl, {r1, r4, r5, ip, lr, pc}^
    4e18:	stmdbvc	lr, {r0, r4, r8, r9, sp}
    4e1c:	stmvc	r8, {r2, r3, r6, r7, fp, ip, sp, lr}
    4e20:			; <UNDEFINED> instruction: 0xf8919206
    4e24:	stmdavc	sl, {r0, lr, pc}
    4e28:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    4e2c:	cfstrsge	mvf0, [sl], {3}
    4e30:	cfmsub32mi	mvax0, mvfx9, mvfx14, mvfx5
    4e34:			; <UNDEFINED> instruction: 0xf8cd4620
    4e38:	andls	ip, r1, #8
    4e3c:	andcs	r4, r1, #2113929216	; 0x7e000000
    4e40:			; <UNDEFINED> instruction: 0xf7fd9600
    4e44:	bmi	6c09cc <log_oom_internal@plt+0x6bdbd0>
    4e48:	strtmi	sl, [r1], -r9, lsl #22
    4e4c:			; <UNDEFINED> instruction: 0x4638447a
    4e50:	svc	0x00c8f7fd
    4e54:	blle	14ee5c <log_oom_internal@plt+0x14c060>
    4e58:			; <UNDEFINED> instruction: 0xf7fd9809
    4e5c:	strhlt	lr, [r0, #242]!	; 0xf2
    4e60:	andcs	r6, r0, r8, lsr #32
    4e64:	blmi	3d76b8 <log_oom_internal@plt+0x3d48bc>
    4e68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e6c:	blls	3deedc <log_oom_internal@plt+0x3dc0e0>
    4e70:			; <UNDEFINED> instruction: 0xf04f405a
    4e74:	mrsle	r0, ELR_hyp
    4e78:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    4e7c:			; <UNDEFINED> instruction: 0xf8937848
    4e80:	addsmi	r2, r0, #1073741875	; 0x40000033
    4e84:	stmvc	sl, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
    4e88:			; <UNDEFINED> instruction: 0x31cef893
    4e8c:			; <UNDEFINED> instruction: 0xd1c2429a
    4e90:	andseq	pc, r5, pc, rrx
    4e94:			; <UNDEFINED> instruction: 0xf7fde7e6
    4e98:			; <UNDEFINED> instruction: 0xf06feda2
    4e9c:	strb	r0, [r1, fp]!
    4ea0:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    4ea4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4ea8:	andeq	r5, r0, r8, lsr ip
    4eac:	muleq	r0, r4, ip
    4eb0:	andeq	r4, r0, r4, lsr #25
    4eb4:	andeq	r6, r1, r4, lsl #29
    4eb8:	svcmi	0x00f0e92d
    4ebc:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
    4ec0:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    4ec4:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4ec8:	andls	fp, r3, #161	; 0xa1
    4ecc:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4ed0:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
    4ed4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ed8:			; <UNDEFINED> instruction: 0xf04f931f
    4edc:	stmib	sp, {r8, r9}^
    4ee0:	stmdacs	r0, {r4, sl, lr}
    4ee4:	mvnhi	pc, r0
    4ee8:	blcs	2bafc <log_oom_internal@plt+0x28d00>
    4eec:	mvnshi	pc, r0
    4ef0:			; <UNDEFINED> instruction: 0x4622ab11
    4ef4:	strmi	r4, [r2], r9, asr #12
    4ef8:	bl	ffac2ef4 <log_oom_internal@plt+0xffac00f8>
    4efc:	movwls	r1, #19971	; 0x4e03
    4f00:	rscshi	pc, sp, r0, asr #6
    4f04:			; <UNDEFINED> instruction: 0xf8dfab13
    4f08:	strtmi	r2, [r3], r4, lsl #9
    4f0c:	andsls	pc, r4, sp, asr #17
    4f10:	bcc	440738 <log_oom_internal@plt+0x43d93c>
    4f14:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4f18:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4f1c:			; <UNDEFINED> instruction: 0xf5033203
    4f20:	andls	r7, r7, #252, 6	; 0xf0000003
    4f24:	blls	469b4c <log_oom_internal@plt+0x466d50>
    4f28:	strbne	lr, [fp], -pc, asr #20
    4f2c:	cfmuls	mvf2, mvf8, mvf0
    4f30:	ldmibne	r9, {r4, r9, fp, sp}
    4f34:	ldrls	r9, [r2], #-1043	; 0xfffffbed
    4f38:	ldmibpl	r8, {r4, r8, ip, sp}
    4f3c:	stcl	7, cr15, [sl], {253}	; 0xfd
    4f40:	vmlal.s8	q9, d0, d0
    4f44:	blls	4656c4 <log_oom_internal@plt+0x4628c8>
    4f48:			; <UNDEFINED> instruction: 0xf853199d
    4f4c:	stmdavs	fp!, {r1, r2, pc}^
    4f50:	ldrmi	lr, [r4], #-2509	; 0xfffff633
    4f54:	movwls	r4, #8867	; 0x22a3
    4f58:	orrshi	pc, pc, r0, asr #5
    4f5c:	movweq	pc, #32808	; 0x8028	; <UNPREDICTABLE>
    4f60:	andsle	r2, r1, r2, lsl #22
    4f64:	strtne	pc, [ip], #-2271	; 0xfffff721
    4f68:			; <UNDEFINED> instruction: 0xf8df4620
    4f6c:	vshl.s8	d18, d28, d0
    4f70:	ldrbtmi	r2, [r9], #-887	; 0xfffffc89
    4f74:	ldrbtvc	pc, [r0], #1281	; 0x501	; <UNPREDICTABLE>
    4f78:	strtne	pc, [r0], #-2271	; 0xfffff721
    4f7c:	strls	r4, [r0], #-1146	; 0xfffffb86
    4f80:	andcc	r4, r3, #2030043136	; 0x79000000
    4f84:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4f88:	ldmdbge	r4, {r1, r8, r9, fp, ip, pc}
    4f8c:			; <UNDEFINED> instruction: 0x4650221e
    4f90:	andhi	pc, r0, sp, asr #17
    4f94:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4f98:	blle	198c7b0 <log_oom_internal@plt+0x19899b4>
    4f9c:	tstcs	r1, r4, lsl r8
    4fa0:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4fa4:	blle	180c7bc <log_oom_internal@plt+0x18099c0>
    4fa8:	andcs	sl, r0, #344064	; 0x54000
    4fac:	movwcs	r9, #256	; 0x100
    4fb0:			; <UNDEFINED> instruction: 0x46509914
    4fb4:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    4fb8:	blle	158c7d0 <log_oom_internal@plt+0x15899d4>
    4fbc:	stccs	12, cr9, [r0], {21}
    4fc0:	adcshi	pc, r5, r0
    4fc4:			; <UNDEFINED> instruction: 0xf10d4bf6
    4fc8:	strls	r0, [r9], -r0, ror #18
    4fcc:	movwls	r4, #54395	; 0xd47b
    4fd0:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    4fd4:	blmi	ffce9c0c <log_oom_internal@plt+0xffce6e10>
    4fd8:	ldrbtmi	sl, [fp], #-3354	; 0xfffff2e6
    4fdc:	ands	r9, r7, sl, lsl #6
    4fe0:	teqeq	lr, sp, lsl #2	; <UNPREDICTABLE>
    4fe4:			; <UNDEFINED> instruction: 0xf7fd4620
    4fe8:	mcrne	14, 0, lr, cr6, cr8, {7}
    4fec:	sbchi	pc, r6, r0, asr #5
    4ff0:	ldrhtcc	pc, [lr], -sp	; <UNPREDICTABLE>
    4ff4:			; <UNDEFINED> instruction: 0xf0002b1c
    4ff8:			; <UNDEFINED> instruction: 0x463880d1
    4ffc:	bl	ffe42ff8 <log_oom_internal@plt+0xffe401fc>
    5000:	vsub.i8	d2, d0, d2
    5004:	strtmi	r8, [r0], -ip, ror #1
    5008:	b	ff7c3004 <log_oom_internal@plt+0xff7c0208>
    500c:	movtlt	r4, #34308	; 0x8604
    5010:	strcs	r4, [r0, -r0, lsr #12]
    5014:	strvc	lr, [r0, -r5, asr #19]
    5018:	strvc	lr, [r2, -r5, asr #19]
    501c:	andvc	pc, r0, r9, asr #17
    5020:	andvc	pc, r4, r9, lsr #17
    5024:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    5028:	ble	ff64c848 <log_oom_internal@plt+0xff649a4c>
    502c:			; <UNDEFINED> instruction: 0xf7fd4638
    5030:	stmdacs	r2, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5034:	svcmi	0x00dcdde7
    5038:	ldmmi	ip, {r0, r4, r5, r9, sl, lr}^
    503c:	orrcs	pc, pc, #64, 4
    5040:	ldrbtmi	r4, [pc], #-2779	; 5048 <log_oom_internal@plt+0x224c>
    5044:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5048:	rscsvc	pc, ip, r0, lsl #10
    504c:	stmib	sp, {r0, r1, r9, ip, sp}^
    5050:	andcs	r0, r3, r0, lsl #14
    5054:	mcr	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    5058:			; <UNDEFINED> instruction: 0xf7fd4620
    505c:			; <UNDEFINED> instruction: 0x4604eab6
    5060:	bicsle	r2, r5, r0, lsl #16
    5064:			; <UNDEFINED> instruction: 0xf06f9e09
    5068:	ldmdals	r5, {r2, r3, r4, r5, sl}
    506c:			; <UNDEFINED> instruction: 0xf7fdb108
    5070:	ldmdals	r4, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    5074:			; <UNDEFINED> instruction: 0xf7fdb108
    5078:	stccs	13, cr14, [r0], {150}	; 0x96
    507c:	ldmib	sp, {r0, r2, r3, r4, r6, r8, ip, lr, pc}^
    5080:	cmnlt	r4, r2, lsl r5
    5084:	blmi	ff2cd48c <log_oom_internal@plt+0xff2ca690>
    5088:	strtmi	r9, [r8], -r0, lsl #2
    508c:	ldrbtmi	r4, [fp], #-2506	; 0xfffff636
    5090:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    5094:	stcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    5098:	stmdacs	r0, {r0, r2, r9, sl, lr}
    509c:	msrhi	SPSR_, r0
    50a0:	blls	1568b8 <log_oom_internal@plt+0x153abc>
    50a4:	vldrle	d18, [pc, #-0]	; 50ac <log_oom_internal@plt+0x22b0>
    50a8:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
    50ac:	stmibmi	r4, {r3, r4, r9, sl, lr}^
    50b0:	andls	r4, r0, sl, lsr #12
    50b4:	ldrbtmi	sl, [r9], #-2064	; 0xfffff7f0
    50b8:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    50bc:	vmlal.s8	q9, d0, d0
    50c0:			; <UNDEFINED> instruction: 0x4620813f
    50c4:	bleq	814f8 <log_oom_internal@plt+0x7e6fc>
    50c8:	b	ff1c30c4 <log_oom_internal@plt+0xff1c02c8>
    50cc:			; <UNDEFINED> instruction: 0xf7fd9812
    50d0:	ldmdals	r3, {r2, r6, r7, r9, fp, sp, lr, pc}
    50d4:	b	ff0430d0 <log_oom_internal@plt+0xff0402d4>
    50d8:	ldrbmi	r9, [fp, #-2820]	; 0xfffff4fc
    50dc:	svcge	0x0023f47f
    50e0:	stmdacs	r0, {r4, fp, ip, pc}
    50e4:	teqhi	sl, r0	; <UNPREDICTABLE>
    50e8:	blcs	1f0fc <log_oom_internal@plt+0x1c300>
    50ec:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    50f0:			; <UNDEFINED> instruction: 0x460249b4
    50f4:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    50f8:	ldc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    50fc:	ldmdals	r0, {r2, ip, pc}
    5100:			; <UNDEFINED> instruction: 0xf7fdb108
    5104:	ldmdals	r1, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    5108:	b	fe9c3104 <log_oom_internal@plt+0xfe9c0308>
    510c:	blmi	fe757bcc <log_oom_internal@plt+0xfe754dd0>
    5110:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5114:	blls	7df184 <log_oom_internal@plt+0x7dc388>
    5118:			; <UNDEFINED> instruction: 0xf04f405a
    511c:			; <UNDEFINED> instruction: 0xf0400300
    5120:	stmdals	r4, {r0, r1, r2, r3, r5, r8, pc}
    5124:	ldc	0, cr11, [sp], #132	; 0x84
    5128:	pop	{r1, r8, r9, fp, pc}
    512c:	ldmdals	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5130:	ldrteq	pc, [ip], #-111	; 0xffffff91	; <UNPREDICTABLE>
    5134:			; <UNDEFINED> instruction: 0xf7fdb108
    5138:	andcs	lr, r0, r6, lsr sp
    513c:	bl	1643138 <log_oom_internal@plt+0x164033c>
    5140:	ldcle	8, cr2, [ip, #24]
    5144:	strtmi	r4, [r1], -r1, lsr #17
    5148:	vpmax.s8	d20, d16, d17
    514c:	stcmi	3, cr2, [r1, #1016]!	; 0x3f8
    5150:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5154:	andvc	pc, r4, r0, lsl #10
    5158:	andcc	r4, r3, #2097152000	; 0x7d000000
    515c:	streq	lr, [r0, #-2509]	; 0xfffff633
    5160:			; <UNDEFINED> instruction: 0xf7fd2007
    5164:			; <UNDEFINED> instruction: 0xe78aedda
    5168:	ldmdbge	sl, {r0, r4, r8, r9, fp, ip, pc}
    516c:	ldrmi	r2, [lr], #-515	; 0xfffffdfd
    5170:			; <UNDEFINED> instruction: 0xf7fd6870
    5174:	blmi	fe6409b4 <log_oom_internal@plt+0xfe63dbb8>
    5178:			; <UNDEFINED> instruction: 0xe798447b
    517c:			; <UNDEFINED> instruction: 0xf7fd4638
    5180:	stmdacs	r2, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    5184:	svcge	0x003ff77f
    5188:	shadd8mi	r4, r1, r4
    518c:	vtst.8	d20, d16, d4
    5190:	bmi	fe50dfec <log_oom_internal@plt+0xfe50b1f0>
    5194:	ldrbtmi	r4, [r8], #-1151	; 0xfffffb81
    5198:			; <UNDEFINED> instruction: 0xe755447a
    519c:			; <UNDEFINED> instruction: 0x4620a917
    51a0:	b	184319c <log_oom_internal@plt+0x18403a0>
    51a4:	blle	a0c9b0 <log_oom_internal@plt+0xa09bb4>
    51a8:	ldrmi	r9, [r8, #2839]	; 0xb17
    51ac:			; <UNDEFINED> instruction: 0x4638d03e
    51b0:	bl	7c31ac <log_oom_internal@plt+0x7c03b0>
    51b4:			; <UNDEFINED> instruction: 0xf77f2802
    51b8:	stmmi	fp, {r1, r2, r5, r8, r9, sl, fp, sp, pc}
    51bc:	bls	296aa8 <log_oom_internal@plt+0x293cac>
    51c0:			; <UNDEFINED> instruction: 0x23a5f240
    51c4:	eorgt	pc, r4, #14614528	; 0xdf0000
    51c8:			; <UNDEFINED> instruction: 0xf5004478
    51cc:	andcc	r7, r3, #252	; 0xfc
    51d0:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    51d4:	andcs	r0, r3, r0, lsl #24
    51d8:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    51dc:			; <UNDEFINED> instruction: 0xf8dfe713
    51e0:			; <UNDEFINED> instruction: 0x4639c210
    51e4:	vadd.i8	d20, d16, d3
    51e8:	bmi	fe0ce058 <log_oom_internal@plt+0xfe0cb25c>
    51ec:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    51f0:			; <UNDEFINED> instruction: 0xf500447a
    51f4:			; <UNDEFINED> instruction: 0x466770fc
    51f8:	ldrtmi	lr, [r8], -r8, lsr #14
    51fc:			; <UNDEFINED> instruction: 0xf7fd910b
    5200:	stmdbls	fp, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    5204:			; <UNDEFINED> instruction: 0xf77f2802
    5208:	bmi	1f30e08 <log_oom_internal@plt+0x1f2e00c>
    520c:	msrvc	CPSR_f, #1325400064	; 0x4f000000
    5210:	ldmdami	ip!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, lr}^
    5214:	ldrbtmi	r4, [pc], #-1146	; 521c <log_oom_internal@plt+0x2420>
    5218:	rscsvc	pc, ip, #8388608	; 0x800000
    521c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    5220:	ldclne	0, cr2, [sl]
    5224:			; <UNDEFINED> instruction: 0xf7fd2003
    5228:			; <UNDEFINED> instruction: 0xe6eced78
    522c:			; <UNDEFINED> instruction: 0x4620a916
    5230:	bl	fe94322c <log_oom_internal@plt+0xfe940430>
    5234:	blle	1c0ca40 <log_oom_internal@plt+0x1c09c44>
    5238:	bcs	2ba48 <log_oom_internal@plt+0x28c4c>
    523c:	blls	5bc650 <log_oom_internal@plt+0x5b9854>
    5240:			; <UNDEFINED> instruction: 0xf47f429a
    5244:	blls	5f0dcc <log_oom_internal@plt+0x5edfd0>
    5248:	subsle	r2, r2, r2, lsl #22
    524c:			; <UNDEFINED> instruction: 0xf47f2b0a
    5250:			; <UNDEFINED> instruction: 0x462aaeda
    5254:	strtmi	r2, [r0], -r1, lsl #2
    5258:	b	1043254 <log_oom_internal@plt+0x1040458>
    525c:			; <UNDEFINED> instruction: 0xf6ff2800
    5260:	bls	330db0 <log_oom_internal@plt+0x32dfb4>
    5264:	ldmdals	r7, {r0, r3, r5, r9, sl, lr}
    5268:	stc	7, cr15, [r0, #1012]	; 0x3f4
    526c:			; <UNDEFINED> instruction: 0xf43f2800
    5270:	strbmi	sl, [fp], -sl, asr #29
    5274:	tstcs	r2, r6, lsl #4
    5278:			; <UNDEFINED> instruction: 0xf7fd4620
    527c:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    5280:	mcrge	6, 6, pc, cr1, cr15, {7}	; <UNPREDICTABLE>
    5284:	bge	4ab2a4 <log_oom_internal@plt+0x4a84a8>
    5288:			; <UNDEFINED> instruction: 0xf7ff4649
    528c:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    5290:	mrcge	6, 5, APSR_nzcv, cr9, cr15, {7}
    5294:	strcs	r9, [r0], #-3593	; 0xfffff1f7
    5298:	ldmdbmi	fp, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    529c:	bmi	16d6b24 <log_oom_internal@plt+0x16d3d28>
    52a0:	cmncs	r6, #64, 4	; <UNPREDICTABLE>
    52a4:			; <UNDEFINED> instruction: 0xf5014479
    52a8:	ldmdbmi	r9, {r4, r5, r6, r7, sl, ip, sp, lr}^
    52ac:	strls	r4, [r0], #-1146	; 0xfffffb86
    52b0:	andcc	r4, r3, #2030043136	; 0x79000000
    52b4:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    52b8:	vfma.f32	q10, q0, q3
    52bc:	bmi	158e278 <log_oom_internal@plt+0x158b47c>
    52c0:	ldrbtmi	r4, [ip], #-2390	; 0xfffff6aa
    52c4:			; <UNDEFINED> instruction: 0xf504447a
    52c8:	ldrbtmi	r7, [r9], #-1256	; 0xfffffb18
    52cc:	strls	r3, [r0], #-515	; 0xfffffdfd
    52d0:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    52d4:			; <UNDEFINED> instruction: 0x46184c52
    52d8:	vpmin.s8	q10, q0, q1
    52dc:	ldmdbmi	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sp}^
    52e0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    52e4:	strbtvc	pc, [r8], #1284	; 0x504	; <UNPREDICTABLE>
    52e8:	andcc	r4, r3, #2030043136	; 0x79000000
    52ec:			; <UNDEFINED> instruction: 0xf7fd9400
    52f0:	strtmi	lr, [sl], -lr, lsl #26
    52f4:	strtmi	r2, [r0], -r1, lsl #2
    52f8:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52fc:	ble	fec0f304 <log_oom_internal@plt+0xfec0c508>
    5300:	strmi	lr, [r3], -r1, lsl #13
    5304:	movwls	r4, #17952	; 0x4620
    5308:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    530c:			; <UNDEFINED> instruction: 0xf7fd9812
    5310:	ldmdals	r3, {r2, r5, r7, r8, fp, sp, lr, pc}
    5314:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5318:			; <UNDEFINED> instruction: 0x4638e6f1
    531c:			; <UNDEFINED> instruction: 0xf7fd910b
    5320:	stmdbls	fp, {r3, r5, r6, r9, fp, sp, lr, pc}
    5324:			; <UNDEFINED> instruction: 0xf77f2802
    5328:	blls	370ce8 <log_oom_internal@plt+0x36deec>
    532c:	bls	1cd340 <log_oom_internal@plt+0x1ca544>
    5330:	blls	229f3c <log_oom_internal@plt+0x227140>
    5334:	vcgt.s8	d25, d0, d0
    5338:			; <UNDEFINED> instruction: 0xf7fd23ab
    533c:	strbt	lr, [r2], -lr, ror #25
    5340:			; <UNDEFINED> instruction: 0xf44f4b3a
    5344:	ldmdbmi	sl!, {r0, r1, r6, r9, ip, sp, lr}
    5348:	ldrbtmi	r2, [fp], #-0
    534c:			; <UNDEFINED> instruction: 0xf5034479
    5350:	tstcc	r3, r4, lsl #6
    5354:	ldcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    5358:	ldrb	r4, [r3, r3, lsl #12]
    535c:	ldrb	r9, [r2], r4
    5360:	vpadd.i8	d20, d0, d20
    5364:	ldmdbmi	r4!, {r0, r1, r9, ip, sp}
    5368:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    536c:			; <UNDEFINED> instruction: 0xf5034479
    5370:	tstcc	r3, r4, lsl #6
    5374:	stcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    5378:	strb	r4, [r3, r3, lsl #12]
    537c:	strb	r9, [r0], r4, lsl #6
    5380:	bl	b4337c <log_oom_internal@plt+0xb40580>
    5384:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5388:	andeq	r6, r1, sl, lsl lr
    538c:	andeq	r4, r0, ip, ror r4
    5390:	andeq	r5, r0, sl, lsr #22
    5394:	ldrdeq	r5, [r0], -r2
    5398:	andeq	r4, r0, r8, lsl r4
    539c:	muleq	r0, r8, fp
    53a0:	ldrdeq	r4, [r0], -r8
    53a4:			; <UNDEFINED> instruction: 0x000043ba
    53a8:	andeq	r4, r0, r2, lsl #20
    53ac:	andeq	r5, r0, r0, lsl #20
    53b0:	andeq	r4, r0, lr, asr #6
    53b4:	andeq	r4, r0, sl, lsr #21
    53b8:	andeq	r4, r0, r2, ror #22
    53bc:	andeq	r5, r0, r6, lsr #15
    53c0:	andeq	r4, r0, r6, lsl #20
    53c4:	andeq	r4, r0, r2, lsl #22
    53c8:	ldrdeq	r6, [r1], -ip
    53cc:	strdeq	r5, [r0], -r4
    53d0:	andeq	r4, r0, r2, asr #4
    53d4:	andeq	r4, r0, r8, ror #20
    53d8:	andeq	r4, r0, r8, lsr #18
    53dc:	andeq	r4, r0, r8, lsr #19
    53e0:	andeq	r5, r0, lr, lsr #17
    53e4:	strdeq	r4, [r0], -ip
    53e8:	andeq	r5, r0, ip, ror r8
    53ec:			; <UNDEFINED> instruction: 0x000049bc
    53f0:	andeq	r4, r0, r8, ror #18
    53f4:	andeq	r5, r0, r6, asr r8
    53f8:	andeq	r4, r0, r4, lsr #3
    53fc:	andeq	r5, r0, r0, lsr r8
    5400:	andeq	r4, r0, lr, ror r1
    5404:	andeq	r4, r0, r4, asr r9
    5408:	andeq	r5, r0, r0, lsr #15
    540c:	andeq	r4, r0, r8, ror #1
    5410:	andeq	r4, r0, r8, asr r8
    5414:	andeq	r5, r0, r2, lsl #15
    5418:	ldrdeq	r4, [r0], -r0
    541c:	muleq	r0, r2, r5
    5420:	andeq	r5, r0, r4, ror #14
    5424:	strheq	r4, [r0], -r2
    5428:	andeq	r4, r0, r0, asr #15
    542c:	strdeq	r5, [r0], -sl
    5430:	andeq	r4, r0, r8, asr #32
    5434:	ldrdeq	r5, [r0], -sl
    5438:	andeq	r4, r0, r8, lsr #32
    543c:			; <UNDEFINED> instruction: 0x4605b538
    5440:			; <UNDEFINED> instruction: 0x4604b190
    5444:	stclvs	0, cr14, [r0, #-48]!	; 0xffffffd0
    5448:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    544c:			; <UNDEFINED> instruction: 0x01bcf8d4
    5450:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5454:	ldrdeq	pc, [r0], r4
    5458:	ldcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    545c:	strbtvc	pc, [r4], #1284	; 0x504	; <UNPREDICTABLE>
    5460:			; <UNDEFINED> instruction: 0x31c7f894
    5464:	strbtle	r0, [lr], #1947	; 0x79b
    5468:			; <UNDEFINED> instruction: 0xf7fd4628
    546c:	strdcs	lr, [r0], -r6
    5470:	svclt	0x0000bd38
    5474:	svcmi	0x00f0e92d
    5478:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    547c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    5480:	blcs	1443804 <log_oom_internal@plt+0x1440a08>
    5484:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    5488:	movwls	fp, #28837	; 0x70a5
    548c:	blcc	1243810 <log_oom_internal@plt+0x1240a14>
    5490:	ldmpl	r3, {r1, r2, ip, pc}^
    5494:			; <UNDEFINED> instruction: 0x9323681b
    5498:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    549c:	mvnscc	pc, #79	; 0x4f
    54a0:	ldrmi	lr, [r5], #-2509	; 0xfffff633
    54a4:	stmib	sp, {r2, r4, sl, ip, pc}^
    54a8:	stmdbcs	r0, {r1, r4, r8, r9, lr}
    54ac:	adchi	pc, lr, #0
    54b0:			; <UNDEFINED> instruction: 0x4623a916
    54b4:			; <UNDEFINED> instruction: 0x46282212
    54b8:	b	ff3434b4 <log_oom_internal@plt+0xff3406b8>
    54bc:	vmlal.s8	q9, d0, d0
    54c0:	ldmdals	r6, {r0, r2, r4, r5, r7, pc}
    54c4:			; <UNDEFINED> instruction: 0xf7fd2101
    54c8:	stmdacs	r0, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    54cc:	adchi	pc, lr, r0, asr #5
    54d0:			; <UNDEFINED> instruction: 0x4628a915
    54d4:	andcs	r9, r0, #0, 2
    54d8:	movwcs	r9, #2326	; 0x916
    54dc:	stc	7, cr15, [r8], #-1012	; 0xfffffc0c
    54e0:	vmull.p8	<illegal reg q8.5>, d0, d5
    54e4:			; <UNDEFINED> instruction: 0xf1ba8272
    54e8:			; <UNDEFINED> instruction: 0xf0000f00
    54ec:	ldrbmi	r8, [r0], -r4, asr #1
    54f0:	b	fe7c34ec <log_oom_internal@plt+0xfe7c06f0>
    54f4:	addmi	r2, r8, #1073741824	; 0x40000000
    54f8:			; <UNDEFINED> instruction: 0x4608bf38
    54fc:	bl	8c34f8 <log_oom_internal@plt+0x8c06fc>
    5500:	stmdacs	r0, {r0, r3, ip, pc}
    5504:	ldrbhi	pc, [r7, #-0]	; <UNPREDICTABLE>
    5508:	mcrcs	14, 0, r9, cr0, cr5, {0}
    550c:	strbhi	pc, [r7], #-0	; <UNPREDICTABLE>
    5510:	bcs	ff243894 <log_oom_internal@plt+0xff240a98>
    5514:	bleq	1241950 <log_oom_internal@plt+0x123eb54>
    5518:	bcc	ff14389c <log_oom_internal@plt+0xff140aa0>
    551c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5520:			; <UNDEFINED> instruction: 0xf8df447a
    5524:	andcc	r1, r3, #192, 20	; 0xc0000
    5528:			; <UNDEFINED> instruction: 0xf8df920c
    552c:	ldrbtmi	r2, [fp], #-2748	; 0xfffff544
    5530:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    5534:			; <UNDEFINED> instruction: 0xf503447a
    5538:	tstls	r8, r5, lsl r3
    553c:	movwls	r9, #53770	; 0xd20a
    5540:	eorge	pc, ip, sp, asr #17
    5544:			; <UNDEFINED> instruction: 0xf44f1ca2
    5548:	ldrbmi	r7, [r9], -r4, ror #7
    554c:			; <UNDEFINED> instruction: 0xf7fd4648
    5550:	stmdacs	r0, {r3, r5, r6, r8, fp, sp, lr, pc}
    5554:	adcshi	pc, lr, #0
    5558:	strbvc	pc, [r4, #1103]!	; 0x44f	; <UNPREDICTABLE>
    555c:	blx	16d1b6 <log_oom_internal@plt+0x16a3ba>
    5560:	movwcs	pc, #1284	; 0x504	; <UNPREDICTABLE>
    5564:	ldmdbne	pc!, {r0, r1, r2, r4, r8, r9, ip, pc}^	; <UNPREDICTABLE>
    5568:	rsbhi	pc, r2, #0
    556c:	cmpeq	r6, sp, lsl #2	; <UNPREDICTABLE>
    5570:			; <UNDEFINED> instruction: 0xf7fd4630
    5574:			; <UNDEFINED> instruction: 0xf1b0ec32
    5578:	vmlal.s8	q8, d0, d0
    557c:			; <UNDEFINED> instruction: 0xf8bd809f
    5580:	blcs	4116a0 <log_oom_internal@plt+0x40e8a4>
    5584:	ldmdals	r7, {r1, r3, r4, r5, r6, ip, lr, pc}
    5588:			; <UNDEFINED> instruction: 0xf7fdb108
    558c:			; <UNDEFINED> instruction: 0x4630ebd8
    5590:	ldmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5594:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5598:			; <UNDEFINED> instruction: 0xf8ddd1d4
    559c:	blls	26d654 <log_oom_internal@plt+0x26a858>
    55a0:			; <UNDEFINED> instruction: 0xf8df4650
    55a4:	strcs	r8, [r0, #-2632]	; 0xfffff5b8
    55a8:			; <UNDEFINED> instruction: 0xf7fd1e5f
    55ac:			; <UNDEFINED> instruction: 0xf8dfea42
    55b0:	ldrbtmi	r2, [r8], #2624	; 0xa40
    55b4:	bcc	f43938 <log_oom_internal@plt+0xf40b3c>
    55b8:	strls	r4, [fp], #-1146	; 0xfffffb86
    55bc:	andcc	r4, r3, #2063597568	; 0x7b000000
    55c0:	movwvc	pc, #54531	; 0xd503	; <UNPREDICTABLE>
    55c4:			; <UNDEFINED> instruction: 0xf8df930a
    55c8:			; <UNDEFINED> instruction: 0xee083a30
    55cc:	ldrbtmi	r2, [fp], #-2576	; 0xfffff5f0
    55d0:	strmi	r9, [r4], -r8, lsl #6
    55d4:	strcc	lr, [r1, #-0]
    55d8:			; <UNDEFINED> instruction: 0xf08042a5
    55dc:			; <UNDEFINED> instruction: 0xf817828e
    55e0:	cdpcs	15, 0, cr6, cr0, cr1, {0}
    55e4:			; <UNDEFINED> instruction: 0xf85ad1f7
    55e8:	strbmi	r9, [r1], -r5, lsr #32
    55ec:			; <UNDEFINED> instruction: 0xf7fd4648
    55f0:	pkhtbmi	lr, r3, r4, asr #18
    55f4:			; <UNDEFINED> instruction: 0xf7fd4630
    55f8:			; <UNDEFINED> instruction: 0xf1bbe8fc
    55fc:			; <UNDEFINED> instruction: 0xf0000f00
    5600:	stmdacs	r6, {r4, r7, r8, r9, pc}
    5604:	blls	23cda8 <log_oom_internal@plt+0x239fac>
    5608:	bls	296ed4 <log_oom_internal@plt+0x2940d8>
    560c:			; <UNDEFINED> instruction: 0xf8cd2007
    5610:	movwls	r9, #4104	; 0x1008
    5614:	mvnsvc	pc, #1325400064	; 0x4f000000
    5618:	cdp	2, 1, cr9, cr8, cr0, {0}
    561c:			; <UNDEFINED> instruction: 0xf7fd2a10
    5620:			; <UNDEFINED> instruction: 0x4650eb7c
    5624:	b	143620 <log_oom_internal@plt+0x140824>
    5628:	ldrb	r4, [r4, r4, lsl #12]
    562c:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5630:	ldmdals	r3, {r7, r9, sl, lr}
    5634:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5638:	tstlt	r8, r4, lsl r8
    563c:	mrc2	7, 7, pc, cr14, cr15, {7}
    5640:	tstlt	r8, r5, lsl r8
    5644:	b	febc3640 <log_oom_internal@plt+0xfebc0844>
    5648:	tstlt	r8, r6, lsl r8
    564c:	b	feac3648 <log_oom_internal@plt+0xfeac084c>
    5650:	stmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5654:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5658:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    565c:	blls	8df6cc <log_oom_internal@plt+0x8dc8d0>
    5660:			; <UNDEFINED> instruction: 0xf04f405a
    5664:			; <UNDEFINED> instruction: 0xf0400300
    5668:	strbmi	r8, [r0], -pc, lsl #9
    566c:	ldc	0, cr11, [sp], #148	; 0x94
    5670:	pop	{r1, r8, r9, fp, pc}
    5674:			; <UNDEFINED> instruction: 0xf8cd8ff0
    5678:	strb	sl, [r5, -r4, lsr #32]
    567c:	beq	1941ab8 <log_oom_internal@plt+0x193ecbc>
    5680:			; <UNDEFINED> instruction: 0x46514630
    5684:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5688:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    568c:	bge	63c2ec <log_oom_internal@plt+0x6394f0>
    5690:	ldrtmi	r2, [r0], -r3, lsl #2
    5694:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5698:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    569c:	blge	5fc2dc <log_oom_internal@plt+0x5f94e0>
    56a0:	teqcs	r4, r5, lsr r2
    56a4:			; <UNDEFINED> instruction: 0xf7fd4630
    56a8:			; <UNDEFINED> instruction: 0xf1b0e820
    56ac:	ble	3476b4 <log_oom_internal@plt+0x3448b8>
    56b0:	svceq	0x005ff118
    56b4:			; <UNDEFINED> instruction: 0xf118d00a
    56b8:	andle	r0, r7, sp, lsr pc
    56bc:	tstlt	r8, r7, lsl r8
    56c0:	bl	f436bc <log_oom_internal@plt+0xf408c0>
    56c4:			; <UNDEFINED> instruction: 0xf7fc9809
    56c8:	ldr	lr, [r2, r8, asr #31]!
    56cc:	movwlt	r9, #15115	; 0x3b0b
    56d0:	blcs	2c2fc <log_oom_internal@plt+0x29500>
    56d4:			; <UNDEFINED> instruction: 0x83a8f000
    56d8:			; <UNDEFINED> instruction: 0xf10d9919
    56dc:			; <UNDEFINED> instruction: 0xf8df087c
    56e0:	movwcs	r2, #51488	; 0xc920
    56e4:	andls	sl, lr, sl, lsl r8
    56e8:	tstls	r1, sl, ror r4
    56ec:	ldrmi	r9, [r9], -r0, lsl #4
    56f0:	strbmi	r2, [r0], -r1, lsl #4
    56f4:	b	fe1c36f0 <log_oom_internal@plt+0xfe1c08f4>
    56f8:	stmdals	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    56fc:	andcs	r4, r0, #68157440	; 0x4100000
    5700:	b	c36fc <log_oom_internal@plt+0xc0900>
    5704:			; <UNDEFINED> instruction: 0xf0002800
    5708:	blls	6a62a4 <log_oom_internal@plt+0x6a34a8>
    570c:	stmdbls	r9, {r0, r9, sp}
    5710:			; <UNDEFINED> instruction: 0xf10754ca
    5714:			; <UNDEFINED> instruction: 0x4630015c
    5718:	svc	0x005cf7fc
    571c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    5720:	bls	63c658 <log_oom_internal@plt+0x63985c>
    5724:			; <UNDEFINED> instruction: 0x46382111
    5728:	cmpeq	lr, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    572c:			; <UNDEFINED> instruction: 0xf7fd930e
    5730:	blls	67fea0 <log_oom_internal@plt+0x67d0a4>
    5734:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    5738:	bhi	3c0db4 <log_oom_internal@plt+0x3bdfb8>
    573c:	ldrtmi	r2, [r0], -r1, lsl #2
    5740:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5744:			; <UNDEFINED> instruction: 0xf8dd65bb
    5748:	mrc	0, 0, ip, cr8, cr12, {2}
    574c:			; <UNDEFINED> instruction: 0xf8cd2a10
    5750:			; <UNDEFINED> instruction: 0xf8c7e05c
    5754:			; <UNDEFINED> instruction: 0xf7fdc080
    5758:			; <UNDEFINED> instruction: 0xf04fe852
    575c:	stmdacs	r0, {r9, sl, fp}
    5760:			; <UNDEFINED> instruction: 0x4672bfb8
    5764:	andcs	sp, r6, #12, 22	; 0x3000
    5768:	beq	440fd0 <log_oom_internal@plt+0x43e1d4>
    576c:			; <UNDEFINED> instruction: 0xf8cd4641
    5770:			; <UNDEFINED> instruction: 0xf8a8e07c
    5774:			; <UNDEFINED> instruction: 0xf7fde004
    5778:			; <UNDEFINED> instruction: 0x1e02eab8
    577c:	andcs	fp, r1, #24, 30	; 0x60
    5780:	msreq	SPSR_s, #-1073741823	; 0xc0000001
    5784:			; <UNDEFINED> instruction: 0xc1c6f897
    5788:	andcs	r4, r0, r9, lsr r6
    578c:	stceq	3, cr15, [r0], {98}	; 0x62
    5790:			; <UNDEFINED> instruction: 0xf887461a
    5794:	movwls	ip, #61894	; 0xf1c6
    5798:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    579c:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    57a0:			; <UNDEFINED> instruction: 0x81a9f2c0
    57a4:	andcs	sl, r0, sp, lsl r9
    57a8:	andsls	r2, sp, r6, lsl #4
    57ac:	ldrmi	r8, [r8], -r8, lsl #1
    57b0:			; <UNDEFINED> instruction: 0xf7fd930f
    57b4:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    57b8:	orrshi	pc, sp, r0
    57bc:	movwne	lr, #59869	; 0xe9dd
    57c0:	ldrmi	r2, [r8], -r6, lsl #4
    57c4:	b	fe4437c0 <log_oom_internal@plt+0xfe4409c4>
    57c8:	svclt	0x00183800
    57cc:			; <UNDEFINED> instruction: 0xf8972001
    57d0:			; <UNDEFINED> instruction: 0xf10731c6
    57d4:	tstcs	r4, ip, ror #4
    57d8:	movteq	pc, #4960	; 0x1360	; <UNPREDICTABLE>
    57dc:			; <UNDEFINED> instruction: 0xf8874630
    57e0:			; <UNDEFINED> instruction: 0xf7fd31c6
    57e4:			; <UNDEFINED> instruction: 0xf107e854
    57e8:	teqcs	r2, r0, ror r2
    57ec:			; <UNDEFINED> instruction: 0xf7fd4630
    57f0:			; <UNDEFINED> instruction: 0xf107e84e
    57f4:	teqcs	r3, r4, ror r2
    57f8:			; <UNDEFINED> instruction: 0xf7fd4630
    57fc:			; <UNDEFINED> instruction: 0xf107e848
    5800:			; <UNDEFINED> instruction: 0x2120027c
    5804:			; <UNDEFINED> instruction: 0xf7fd4630
    5808:	stmdacs	r0, {r1, r6, fp, sp, lr, pc}
    580c:	movwcs	fp, #4024	; 0xfb8
    5810:	svcvs	0x00fbdb03
    5814:	svclt	0x00183b00
    5818:			; <UNDEFINED> instruction: 0xf8972301
    581c:			; <UNDEFINED> instruction: 0xf10701c6
    5820:	tstcs	pc, r8, ror r2	; <UNPREDICTABLE>
    5824:	sbceq	pc, r3, r3, ror #6
    5828:	biceq	pc, r6, r7, lsl #17
    582c:			; <UNDEFINED> instruction: 0xf7fd4630
    5830:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr, pc}
    5834:			; <UNDEFINED> instruction: 0x2000bfb8
    5838:	svcvs	0x00b8db03
    583c:	svclt	0x00183800
    5840:			; <UNDEFINED> instruction: 0xf8972001
    5844:			; <UNDEFINED> instruction: 0xf107c1c6
    5848:	sbccs	r0, r0, #136, 6	; 0x20000002
    584c:	vbit	d18, d0, d7
    5850:	ldrtmi	r0, [r0], -r2, lsl #25
    5854:	bicgt	pc, r6, r7, lsl #17
    5858:			; <UNDEFINED> instruction: 0xf7fc930e
    585c:	blls	3c175c <log_oom_internal@plt+0x3be960>
    5860:	vmlal.s8	q9, d0, d0
    5864:			; <UNDEFINED> instruction: 0xf89782a7
    5868:			; <UNDEFINED> instruction: 0xf04331c6
    586c:			; <UNDEFINED> instruction: 0xf8870310
    5870:	tstcs	r2, r6, asr #3
    5874:			; <UNDEFINED> instruction: 0xf7fc4630
    5878:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    587c:	bge	6bc540 <log_oom_internal@plt+0x6b9744>
    5880:	ldrtmi	r2, [r0], -r1, lsl #2
    5884:	svc	0x00aef7fc
    5888:	blle	a0f890 <log_oom_internal@plt+0xa0ca94>
    588c:	ldrtmi	r2, [r0], -r2, lsl #2
    5890:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5894:	blle	88f89c <log_oom_internal@plt+0x88caa0>
    5898:			; <UNDEFINED> instruction: 0xf8df9b1a
    589c:	ldrmi	r1, [r8], -r8, ror #14
    58a0:	movwls	r4, #58489	; 0xe479
    58a4:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58a8:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, ip, pc}
    58ac:	movwhi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
    58b0:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    58b4:	movwls	r4, #58904	; 0xe618
    58b8:			; <UNDEFINED> instruction: 0xf7fd4479
    58bc:	blls	3bffe4 <log_oom_internal@plt+0x3bd1e8>
    58c0:			; <UNDEFINED> instruction: 0xf0002800
    58c4:			; <UNDEFINED> instruction: 0x46198331
    58c8:			; <UNDEFINED> instruction: 0xf1072210
    58cc:			; <UNDEFINED> instruction: 0xf7fd0011
    58d0:			; <UNDEFINED> instruction: 0x4630e9fa
    58d4:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58d8:			; <UNDEFINED> instruction: 0xf7fd4630
    58dc:	ldmdals	r7, {r2, r4, r5, r6, fp, sp, lr, pc}
    58e0:			; <UNDEFINED> instruction: 0xf7fdb108
    58e4:	svcls	0x0014ea2c
    58e8:	ldrmi	r2, [r9], -lr, lsl #6
    58ec:	strtmi	r2, [pc], #-513	; 58f4 <log_oom_internal@plt+0x2af8>
    58f0:			; <UNDEFINED> instruction: 0xf8974640
    58f4:			; <UNDEFINED> instruction: 0xf8d7c1c7
    58f8:			; <UNDEFINED> instruction: 0xf04ce058
    58fc:			; <UNDEFINED> instruction: 0xf8870c02
    5900:	svcls	0x0008c1c7
    5904:	vmlsvc.f16	s28, s1, s26	; <UNPREDICTABLE>
    5908:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    590c:			; <UNDEFINED> instruction: 0x46419814
    5910:	subscc	r4, r4, r8, lsr #8
    5914:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5918:	ldmdage	r3, {r2, r4, r8, r9, sl, fp, ip, pc}
    591c:			; <UNDEFINED> instruction: 0xf507442f
    5920:			; <UNDEFINED> instruction: 0xf50773da
    5924:	movwls	r7, #4824	; 0x12d8
    5928:			; <UNDEFINED> instruction: 0xf5074639
    592c:	andls	r7, r0, #212, 6	; 0x50000003
    5930:	sbcsvc	pc, r2, #29360128	; 0x1c00000
    5934:	svc	0x0032f7fc
    5938:	ldrmi	r9, [r5], #-2580	; 0xfffff5ec
    593c:	svclt	0x00a22800
    5940:			; <UNDEFINED> instruction: 0x31c6f897
    5944:	orreq	pc, r0, #67	; 0x43
    5948:	biccc	pc, r6, r7, lsl #17
    594c:	tstls	r9, #0, 6
    5950:	stclvs	3, cr9, [r8, #-104]!	; 0xffffff98
    5954:			; <UNDEFINED> instruction: 0xf0002800
    5958:	ldmdbge	sl, {r1, r3, r4, r7, pc}
    595c:	mrc	7, 2, APSR_nzcv, cr14, cr12, {7}
    5960:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    5964:	ldrbtmi	r9, [r9], #-2074	; 0xfffff7e6
    5968:	mcr	7, 6, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    596c:			; <UNDEFINED> instruction: 0xf0402800
    5970:	ldrbmi	r8, [r0], -sl, lsl #1
    5974:	mcr	7, 6, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5978:	blle	1acd19c <log_oom_internal@plt+0x1aca3a0>
    597c:	tstcc	r0, pc, asr #8	; <UNPREDICTABLE>
    5980:			; <UNDEFINED> instruction: 0xf7fc9819
    5984:	stcvs	14, cr14, [r9, #640]!	; 0x280
    5988:			; <UNDEFINED> instruction: 0xf5059819
    598c:			; <UNDEFINED> instruction: 0xf50573de
    5990:			; <UNDEFINED> instruction: 0xf7fc72dc
    5994:	cdpne	15, 0, cr14, cr7, cr8, {4}
    5998:			; <UNDEFINED> instruction: 0xf8d5db7f
    599c:	ldmdals	r9, {r3, r4, r5, r7, r8, ip, sp}
    59a0:	svclt	0x00182b02
    59a4:			; <UNDEFINED> instruction: 0xf0002300
    59a8:			; <UNDEFINED> instruction: 0xf8958098
    59ac:	svccs	0x000021c7
    59b0:			; <UNDEFINED> instruction: 0x461fbfd4
    59b4:	streq	pc, [r1, -r3, asr #32]
    59b8:	andeq	pc, r0, #-1677721599	; 0x9c000001
    59bc:	biccs	pc, r7, r5, lsl #17
    59c0:			; <UNDEFINED> instruction: 0xf7fdb108
    59c4:	strcc	lr, [r1], #-2084	; 0xfffff7dc
    59c8:	strtmi	lr, [r0], -r1, ror #11
    59cc:	svc	0x0010f7fc
    59d0:	svclt	0x00de2802
    59d4:	sbclt	r4, r0, #104, 4	; 0x80000006
    59d8:	stmdaeq	r0, {r6, r7, r8, ip, sp, lr, pc}
    59dc:	mcrge	7, 1, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    59e0:			; <UNDEFINED> instruction: 0x462cf8df
    59e4:			; <UNDEFINED> instruction: 0xf8df2003
    59e8:	strtmi	r2, [r9], -ip, lsr #12
    59ec:			; <UNDEFINED> instruction: 0x6628f8df
    59f0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    59f4:	strvc	pc, [sp], #-1284	; 0xfffffafc
    59f8:	strmi	r4, [r2], #-1150	; 0xfffffb82
    59fc:	mvnvc	pc, #1325400064	; 0x4f000000
    5a00:	strmi	lr, [r0], -sp, asr #19
    5a04:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a08:	ldr	r4, [r2], -r0, lsl #13
    5a0c:			; <UNDEFINED> instruction: 0x460cf8df
    5a10:			; <UNDEFINED> instruction: 0xf8df4608
    5a14:	vmax.s8	d18, d0, d12
    5a18:			; <UNDEFINED> instruction: 0xf8df13b7
    5a1c:	ldrbtmi	r1, [ip], #-1544	; 0xfffff9f8
    5a20:			; <UNDEFINED> instruction: 0xf504447a
    5a24:	ldrbtmi	r7, [r9], #-1032	; 0xfffffbf8
    5a28:	strls	r3, [r0], #-515	; 0xfffffdfd
    5a2c:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a30:	ldrbmi	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5a34:			; <UNDEFINED> instruction: 0xf8df4638
    5a38:	vqrshl.s8	q9, q10, q8
    5a3c:			; <UNDEFINED> instruction: 0xf8df1301
    5a40:	ldrbtmi	r1, [ip], #-1520	; 0xfffffa10
    5a44:			; <UNDEFINED> instruction: 0xf504447a
    5a48:	ldrbtmi	r7, [r9], #-1042	; 0xfffffbee
    5a4c:	strls	r3, [r0], #-515	; 0xfffffdfd
    5a50:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a54:			; <UNDEFINED> instruction: 0xf7fc2000
    5a58:	stmdacs	r6, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    5a5c:			; <UNDEFINED> instruction: 0xf8dfdd13
    5a60:			; <UNDEFINED> instruction: 0x463905d4
    5a64:	ldrbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    5a68:	bicvc	pc, lr, #1325400064	; 0x4f000000
    5a6c:	strbpl	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    5a70:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5a74:	andsvc	pc, r5, r0, lsl #10
    5a78:	andcc	r4, r3, #2097152000	; 0x7d000000
    5a7c:	streq	lr, [r0, #-2509]	; 0xfffff633
    5a80:			; <UNDEFINED> instruction: 0xf7fd2007
    5a84:	ldmdals	r9, {r1, r3, r6, r8, fp, sp, lr, pc}
    5a88:	orrsle	r2, sl, r0, lsl #16
    5a8c:	stmdbls	sl, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    5a90:	mrc	7, 1, APSR_nzcv, cr0, cr12, {7}
    5a94:	orrsle	r2, r6, r0, lsl #16
    5a98:	andcs	lr, r0, fp, ror #14
    5a9c:	mcr	7, 5, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5aa0:			; <UNDEFINED> instruction: 0xf77f2806
    5aa4:			; <UNDEFINED> instruction: 0xf8dfaf7a
    5aa8:	vst3.32	{d16,d18,d20}, [pc :64], r8
    5aac:			; <UNDEFINED> instruction: 0xf8df73d2
    5ab0:			; <UNDEFINED> instruction: 0x46392594
    5ab4:	ldrgt	pc, [r0, #2271]	; 0x8df
    5ab8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5abc:	andsvc	pc, r5, r0, lsl #10
    5ac0:	strdls	r4, [r0], -ip
    5ac4:	strls	r3, [r2, #-515]	; 0xfffffdfd
    5ac8:	andgt	pc, r4, sp, asr #17
    5acc:			; <UNDEFINED> instruction: 0xf7fd2007
    5ad0:	strb	lr, [r2, -r4, lsr #18]!
    5ad4:	stmdaeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    5ad8:	cfstr32vs	mvfx14, [r9, #976]!	; 0x3d0
    5adc:	rscvc	pc, r0, #20971520	; 0x1400000
    5ae0:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ae4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    5ae8:	cmphi	ip, r0, asr #5	; <UNPREDICTABLE>
    5aec:	svclt	0x00cc9819
    5af0:	movwcs	r2, #769	; 0x301
    5af4:	andcs	lr, r0, r9, asr r7
    5af8:	stcls	6, cr14, [fp], {105}	; 0x69
    5afc:	stccs	8, cr9, [r1], {20}
    5b00:	msrhi	(UNDEF: 103), r0
    5b04:			; <UNDEFINED> instruction: 0xf0002800
    5b08:			; <UNDEFINED> instruction: 0xf8df8201
    5b0c:	vst3.16	{d19,d21,d23}, [pc], r0
    5b10:	strtmi	r7, [r1], -r4, ror #5
    5b14:			; <UNDEFINED> instruction: 0xf7fc447b
    5b18:	blls	1c1218 <log_oom_internal@plt+0x1be41c>
    5b1c:			; <UNDEFINED> instruction: 0xf0002b00
    5b20:	ldmdals	r4, {r0, r2, r3, r4, r7, r8, pc}
    5b24:	strne	pc, [r8, #-2271]!	; 0xfffff721
    5b28:	bleq	1941f64 <log_oom_internal@plt+0x193f168>
    5b2c:	strcs	pc, [r4, #-2271]!	; 0xfffff721
    5b30:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5b34:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    5b38:			; <UNDEFINED> instruction: 0xf8df4479
    5b3c:	ldrbtmi	sl, [sl], #-1312	; 0xfffffae0
    5b40:	andcc	r4, r3, #2063597568	; 0x7b000000
    5b44:	tstvc	lr, #12582912	; 0xc00000	; <UNPREDICTABLE>
    5b48:			; <UNDEFINED> instruction: 0x270044fa
    5b4c:	andls	r4, fp, #136, 12	; 0x8800000
    5b50:	strls	r9, [r8], #-780	; 0xfffffcf4
    5b54:			; <UNDEFINED> instruction: 0x4631e036
    5b58:			; <UNDEFINED> instruction: 0xf5059817
    5b5c:			; <UNDEFINED> instruction: 0xf50573a8
    5b60:			; <UNDEFINED> instruction: 0xf7fc72a4
    5b64:	mcrne	15, 0, lr, cr6, cr12, {7}
    5b68:	smlabthi	r0, r0, r2, pc	; <UNPREDICTABLE>
    5b6c:			; <UNDEFINED> instruction: 0xf7fc9817
    5b70:	mcrne	14, 0, lr, cr6, cr12, {6}
    5b74:	cmnhi	r9, r0, asr #5	; <UNPREDICTABLE>
    5b78:	cmpcs	r2, #3489792	; 0x354000
    5b7c:	svclt	0x00083301
    5b80:	svccc	0x00fff1b2
    5b84:	ldmib	r5, {r0, r2, ip, lr, pc}^
    5b88:	andsmi	r3, ip, r4, asr r4
    5b8c:	svclt	0x00183401
    5b90:			; <UNDEFINED> instruction: 0xf8952401
    5b94:	vrhadd.u32	<illegal reg q9.5>, q10, q3
    5b98:			; <UNDEFINED> instruction: 0xf8851386
    5b9c:	ldmdals	r9, {r1, r2, r6, r7, r8, ip, sp}
    5ba0:	ldcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    5ba4:			; <UNDEFINED> instruction: 0xf7fc9818
    5ba8:			; <UNDEFINED> instruction: 0x4648ed58
    5bac:	mrc	7, 4, APSR_nzcv, cr8, cr12, {7}
    5bb0:	tstlt	r8, r7, lsl r8
    5bb4:	svc	0x00a2f7fc
    5bb8:	strcc	r9, [r1, -r8, lsl #22]
    5bbc:	adcsmi	r9, fp, #20, 16	; 0x140000
    5bc0:	sbchi	pc, sp, r0, asr #4
    5bc4:	strbvc	pc, [r4, #1103]!	; 0x44f	; <UNPREDICTABLE>
    5bc8:	blx	14ebd2 <log_oom_internal@plt+0x14bdd6>
    5bcc:	ldrls	r0, [r7], #-1287	; 0xfffffaf9
    5bd0:			; <UNDEFINED> instruction: 0x4642941a
    5bd4:	tstcs	r1, fp, lsl r4
    5bd8:			; <UNDEFINED> instruction: 0x4658941c
    5bdc:	ldrmi	lr, [r8], #-2509	; 0xfffff633
    5be0:			; <UNDEFINED> instruction: 0xf7fc6dab
    5be4:	adcmi	lr, r0, #344	; 0x158
    5be8:	ldmdbls	r9, {r0, r3, r4, r6, r7, r8, r9, fp, ip, lr, pc}
    5bec:			; <UNDEFINED> instruction: 0x4650aa18
    5bf0:	svc	0x0048f7fc
    5bf4:	blle	ff49667c <log_oom_internal@plt+0xff493880>
    5bf8:	strbtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5bfc:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c00:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c04:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    5c08:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c0c:	strne	lr, [r4], -sp, asr #19
    5c10:			; <UNDEFINED> instruction: 0xf8df447b
    5c14:	ldrbtmi	r1, [sl], #-1116	; 0xfffffba4
    5c18:	blge	5ea820 <log_oom_internal@plt+0x5e7a24>
    5c1c:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    5c20:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c24:	stmdals	r6, {r0, r1, r9, ip, pc}
    5c28:	bls	616e1c <log_oom_internal@plt+0x614020>
    5c2c:	andls	pc, r4, sp, asr #17
    5c30:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c34:	blle	90d454 <log_oom_internal@plt+0x90a658>
    5c38:	ldrtvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c3c:	ldmdals	r7, {r1, r2, r4, r5, r6, r8, sp}
    5c40:			; <UNDEFINED> instruction: 0x4632447e
    5c44:	mrc	7, 4, APSR_nzcv, cr4, cr12, {7}
    5c48:	tstls	sl, r1, lsl #28
    5c4c:	strtmi	sp, [r0], -r3, lsl #21
    5c50:	stcl	7, cr15, [lr, #1008]	; 0x3f0
    5c54:	stmdacs	r2, {r1, r3, r8, fp, ip, pc}
    5c58:			; <UNDEFINED> instruction: 0xf8dfdda1
    5c5c:	vst3.8	{d18-d20}, [pc :128], r0
    5c60:			; <UNDEFINED> instruction: 0xf8df73bc
    5c64:			; <UNDEFINED> instruction: 0xf8df441c
    5c68:	ldrbtmi	r0, [sl], #-1052	; 0xfffffbe4
    5c6c:			; <UNDEFINED> instruction: 0xf502447c
    5c70:	ldrbtmi	r7, [r8], #-542	; 0xfffffde2
    5c74:	andcs	lr, r0, sp, asr #19
    5c78:	andcs	r1, r3, r2, ror #25
    5c7c:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c80:			; <UNDEFINED> instruction: 0xf8dfe78d
    5c84:	strbmi	r1, [r8], -r4, lsl #8
    5c88:			; <UNDEFINED> instruction: 0xf7fc4479
    5c8c:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    5c90:	sbcshi	pc, sl, r0
    5c94:	andcs	r2, r0, r7, lsl #8
    5c98:	stc	7, cr15, [sl, #1008]!	; 0x3f0
    5c9c:			; <UNDEFINED> instruction: 0xf6ff42a0
    5ca0:	shsub16mi	sl, r1, lr
    5ca4:			; <UNDEFINED> instruction: 0xf7fc4648
    5ca8:	bmi	ffe41bc8 <log_oom_internal@plt+0xffe3edcc>
    5cac:			; <UNDEFINED> instruction: 0x46314df8
    5cb0:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    5cb4:	andsvc	pc, lr, #8388608	; 0x800000
    5cb8:	andls	r9, r0, #4194304	; 0x400000
    5cbc:	strtmi	r4, [r0], -r3, lsl #12
    5cc0:	movwls	r4, #11508	; 0x2cf4
    5cc4:			; <UNDEFINED> instruction: 0x73b9f44f
    5cc8:			; <UNDEFINED> instruction: 0x4622447c
    5ccc:			; <UNDEFINED> instruction: 0xf7fd3203
    5cd0:	strb	lr, [r4, -r4, lsr #16]!
    5cd4:	bhi	3c1350 <log_oom_internal@plt+0x3be554>
    5cd8:	ldmdbls	r8, {r1, r9, sl, lr}
    5cdc:	cdp	8, 1, cr9, cr8, cr11, {0}
    5ce0:			; <UNDEFINED> instruction: 0xf7fc3a10
    5ce4:	stmdacs	r0, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    5ce8:	cfstrsge	mvf15, [pc, #-508]	; 5af4 <log_oom_internal@plt+0x2cf8>
    5cec:	stmdacs	r0, {r0, r1, r2, r4, fp, ip, pc}
    5cf0:	cfstrdge	mvd15, [sp], {63}	; 0x3f
    5cf4:			; <UNDEFINED> instruction: 0xf1a0970f
    5cf8:	strtmi	r0, [pc], -r4, lsl #16
    5cfc:	cfmuls	mvf9, mvf8, mvf14
    5d00:			; <UNDEFINED> instruction: 0x9c0b5a10
    5d04:	strtmi	lr, [fp], -r7
    5d08:	strtmi	r2, [r0], -r0, lsl #4
    5d0c:	mrc	7, 7, APSR_nzcv, cr12, cr12, {7}
    5d10:			; <UNDEFINED> instruction: 0xf0402800
    5d14:			; <UNDEFINED> instruction: 0xf85880cb
    5d18:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    5d1c:	stflsd	f5, [lr], {243}	; 0xf3
    5d20:	stmdacs	r2, {r0, r4, r5, sl, sp, lr, pc}
    5d24:			; <UNDEFINED> instruction: 0xf06fbfd8
    5d28:			; <UNDEFINED> instruction: 0xf77f0812
    5d2c:	ldmmi	sl, {r0, r1, r3, r6, r7, sl, fp, sp, pc}^
    5d30:	blmi	ff68e184 <log_oom_internal@plt+0xff68b388>
    5d34:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5d38:	cfldrdmi	mvd4, [r9], {120}	; 0x78
    5d3c:			; <UNDEFINED> instruction: 0xf8cd447b
    5d40:			; <UNDEFINED> instruction: 0xf5039008
    5d44:	strmi	r7, [r2], -sp, lsl #6
    5d48:	ldrbtmi	r9, [ip], #-768	; 0xfffffd00
    5d4c:	vhsub.s8	d19, d0, d3
    5d50:	andcs	r1, r3, sp, ror #7
    5d54:			; <UNDEFINED> instruction: 0xf7fc9401
    5d58:	strmi	lr, [r0], r0, ror #31
    5d5c:			; <UNDEFINED> instruction: 0x461ce4b2
    5d60:	andsvs	r9, r8, r7, lsl #22
    5d64:	tstls	r4, #0, 6
    5d68:	strt	r4, [fp], #1696	; 0x6a0
    5d6c:			; <UNDEFINED> instruction: 0xf7fc4620
    5d70:	stmdacs	r2, {r6, r8, sl, fp, sp, lr, pc}
    5d74:	svcge	0x0013f77f
    5d78:	ldrtmi	r4, [r1], -sl, asr #25
    5d7c:	vst1.64	{d20-d21}, [pc], sl
    5d80:	ldrbtmi	r7, [ip], #-958	; 0xfffffc42
    5d84:	ldrbtmi	r4, [sl], #-2249	; 0xfffff737
    5d88:			; <UNDEFINED> instruction: 0xf5024478
    5d8c:	stmib	sp, {r1, r2, r3, r4, r9, ip, sp, lr}^
    5d90:	strtmi	r2, [r2], -r0
    5d94:	andcc	r2, r3, #3
    5d98:	svc	0x00bef7fc
    5d9c:			; <UNDEFINED> instruction: 0x4634e6ff
    5da0:	bllt	fff83da4 <log_oom_internal@plt+0xfff80fa8>
    5da4:			; <UNDEFINED> instruction: 0xf7fc2000
    5da8:	stmdacs	r6, {r2, r5, r8, sl, fp, sp, lr, pc}
    5dac:	ldmdals	r9, {r4, r5, r6, sl, fp, ip, lr, pc}
    5db0:	ldrb	r2, [sl, #768]!	; 0x300
    5db4:	tstcs	r7, r0, ror #4
    5db8:			; <UNDEFINED> instruction: 0xf7fc4630
    5dbc:	stmdacs	r0, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    5dc0:	ldclge	6, cr15, [r7, #-1020]	; 0xfffffc04
    5dc4:			; <UNDEFINED> instruction: 0x31c6f897
    5dc8:	nopeq	{67}	; 0x43
    5dcc:	biccc	pc, r6, r7, lsl #17
    5dd0:	blls	1bf314 <log_oom_internal@plt+0x1bc518>
    5dd4:	stfcsd	f3, [r0], {19}
    5dd8:	mcrge	4, 5, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    5ddc:	movweq	pc, #4228	; 0x1084	; <UNPREDICTABLE>
    5de0:			; <UNDEFINED> instruction: 0xf0039a07
    5de4:	strcs	r0, [r0, #-769]	; 0xfffffcff
    5de8:	svclt	0x000845aa
    5dec:	ldrls	r4, [r4, #-1579]	; 0xfffff9d5
    5df0:	blcs	1de38 <log_oom_internal@plt+0x1b03c>
    5df4:			; <UNDEFINED> instruction: 0x4628d0b8
    5df8:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    5dfc:	ldcle	8, cr2, [r3, #12]!
    5e00:	strtmi	r4, [r9], -fp, lsr #17
    5e04:	vst1.32	{d20-d21}, [pc :128], fp
    5e08:	ldrbtmi	r7, [r8], #-1021	; 0xfffffc03
    5e0c:	ldrbtmi	r4, [sl], #-3754	; 0xfffff156
    5e10:			; <UNDEFINED> instruction: 0xf50246a0
    5e14:	ldrbtmi	r7, [lr], #-525	; 0xfffffdf3
    5e18:	strcs	lr, [r0], -sp, asr #19
    5e1c:	andcs	r4, r4, r2, lsl #12
    5e20:			; <UNDEFINED> instruction: 0xf7fc3203
    5e24:	strb	lr, [sp], #-3962	; 0xfffff086
    5e28:	ldrmi	r4, [r8], -r4, lsr #25
    5e2c:	vst1.32	{d20-d21}, [pc :128], r4
    5e30:	stmibmi	r4!, {r0, r2, r3, r7, r8, r9, ip, sp, lr}
    5e34:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5e38:	andsvc	pc, r2, #8388608	; 0x800000
    5e3c:	andls	r4, r0, #2030043136	; 0x79000000
    5e40:	andcc	r4, r3, #35651584	; 0x2200000
    5e44:	svc	0x0062f7fc
    5e48:			; <UNDEFINED> instruction: 0x4648499f
    5e4c:			; <UNDEFINED> instruction: 0xf7fc4479
    5e50:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    5e54:	svcge	0x001ef47f
    5e58:	ldr	r2, [ip, -r4, lsl #8]
    5e5c:	strtmi	r9, [r0], r6, lsl #20
    5e60:	andsls	r9, r4, #20, 22	; 0x5000
    5e64:	andsvs	r9, r3, r7, lsl #20
    5e68:	strtmi	lr, [r0], -ip, lsr #8
    5e6c:	stcl	7, cr15, [r0], {252}	; 0xfc
    5e70:			; <UNDEFINED> instruction: 0xf77f2802
    5e74:	blls	3318cc <log_oom_internal@plt+0x32ead0>
    5e78:	ldcmi	6, cr4, [r4], {49}	; 0x31
    5e7c:	bls	2cde90 <log_oom_internal@plt+0x2cb094>
    5e80:	movwls	r4, #1148	; 0x47c
    5e84:	vst3.8	{d25-d27}, [pc], r1
    5e88:			; <UNDEFINED> instruction: 0xf7fc73c0
    5e8c:	str	lr, [r6], r6, asr #30
    5e90:	strbmi	r9, [r1], -sp, lsl #20
    5e94:	vadd.i8	d20, d16, d14
    5e98:	strls	r1, [r2, #-937]	; 0xfffffc57
    5e9c:	andls	r4, r0, #120, 8	; 0x78000000
    5ea0:	andcs	r9, r7, r1
    5ea4:			; <UNDEFINED> instruction: 0xf7fc9a0c
    5ea8:			; <UNDEFINED> instruction: 0xe780ef38
    5eac:	ldmib	sp, {r0, r2, r3, r4, r5, r9, sl, lr}^
    5eb0:	strt	r4, [sl], #-1806	; 0xfffff8f2
    5eb4:	adcvc	pc, ip, #29360128	; 0x1c00000
    5eb8:	ldrtmi	r2, [r0], -r1, lsl #2
    5ebc:	stcl	7, cr15, [r6], #1008	; 0x3f0
    5ec0:	adcvc	pc, lr, #29360128	; 0x1c00000
    5ec4:	ldrtmi	r2, [r0], -r2, lsl #2
    5ec8:	stcl	7, cr15, [r0], #1008	; 0x3f0
    5ecc:	adcsvc	pc, r0, #29360128	; 0x1c00000
    5ed0:	ldrtmi	r2, [r0], -r3, lsl #2
    5ed4:	ldcl	7, cr15, [sl], {252}	; 0xfc
    5ed8:	adcsvc	pc, r2, #29360128	; 0x1c00000
    5edc:	ldrtmi	r2, [r0], -r4, lsl #2
    5ee0:	ldcl	7, cr15, [r4], {252}	; 0xfc
    5ee4:	adcsvc	pc, r4, #29360128	; 0x1c00000
    5ee8:	ldrtmi	r2, [r0], -r5, lsl #2
    5eec:	stcl	7, cr15, [lr], {252}	; 0xfc
    5ef0:	adcsvc	pc, r6, #29360128	; 0x1c00000
    5ef4:	ldrtmi	r2, [r0], -r6, lsl #2
    5ef8:	mcr	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5efc:	adcsvc	pc, r7, #29360128	; 0x1c00000
    5f00:	ldrtmi	r2, [r0], -fp, lsr #2
    5f04:	ldcl	7, cr15, [r4], {252}	; 0xfc
    5f08:	ldrb	r9, [ip], #2842	; 0xb1a
    5f0c:			; <UNDEFINED> instruction: 0x232e4c71
    5f10:	ldmdbmi	r2!, {r0, r4, r5, r6, r9, fp, lr}^
    5f14:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5f18:	andsvc	pc, fp, #8388608	; 0x800000
    5f1c:	andls	r4, r0, #2030043136	; 0x79000000
    5f20:	andcc	r4, r3, #35651584	; 0x2200000
    5f24:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    5f28:	adcsvc	pc, r8, #29360128	; 0x1c00000
    5f2c:	ldrtmi	r2, [r0], -r1, lsl #2
    5f30:	bicvc	pc, r8, #29360128	; 0x1c00000
    5f34:			; <UNDEFINED> instruction: 0xf7fc930e
    5f38:	blls	3c11e8 <log_oom_internal@plt+0x3be3ec>
    5f3c:	ldrtmi	r2, [r0], -r2, lsl #2
    5f40:			; <UNDEFINED> instruction: 0xf7fc461a
    5f44:	blls	3c0da4 <log_oom_internal@plt+0x3bdfa8>
    5f48:	blle	a4ff50 <log_oom_internal@plt+0xa4d154>
    5f4c:			; <UNDEFINED> instruction: 0xf8c72302
    5f50:			; <UNDEFINED> instruction: 0xf507317c
    5f54:	smlabtcs	r4, r0, r2, r7
    5f58:	andls	r4, lr, #48, 12	; 0x3000000
    5f5c:	bl	fe243f54 <log_oom_internal@plt+0xfe241158>
    5f60:	stmdacs	r0, {r1, r2, r3, r9, fp, ip, pc}
    5f64:	movwcs	sp, #11026	; 0x2b12
    5f68:	cmncc	r8, r7, asr #17	; <UNPREDICTABLE>
    5f6c:	adcsvc	pc, sl, #29360128	; 0x1c00000
    5f70:	ldrtmi	r2, [r0], -r3, lsl #2
    5f74:	stc	7, cr15, [sl], {252}	; 0xfc
    5f78:	sbcsvc	pc, r0, #29360128	; 0x1c00000
    5f7c:	ldrtmi	r2, [r0], -pc, lsl #2
    5f80:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5f84:	ldr	r9, [lr], #2842	; 0xb1a
    5f88:	stc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5f8c:			; <UNDEFINED> instruction: 0x46302111
    5f90:	bl	fe943f88 <log_oom_internal@plt+0xfe94118c>
    5f94:	svclt	0x00a42800
    5f98:			; <UNDEFINED> instruction: 0xf8c7230a
    5f9c:			; <UNDEFINED> instruction: 0xe7e53178
    5fa0:	tstcs	r0, sl, lsl r6
    5fa4:			; <UNDEFINED> instruction: 0xf7fc4630
    5fa8:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    5fac:	movwcs	fp, #44964	; 0xafa4
    5fb0:	cmncc	ip, r7, asr #17	; <UNPREDICTABLE>
    5fb4:	blmi	12bfef0 <log_oom_internal@plt+0x12bd0f4>
    5fb8:	rscvc	pc, r5, #1325400064	; 0x4f000000
    5fbc:	ldrbtmi	r4, [fp], #-2377	; 0xfffff6b7
    5fc0:			; <UNDEFINED> instruction: 0xf5034479
    5fc4:	tstcc	r3, sp, lsl #6
    5fc8:	svc	0x0018f7fc
    5fcc:			; <UNDEFINED> instruction: 0xf7ff4680
    5fd0:	svclt	0x0000bb79
    5fd4:	andeq	r6, r1, r6, ror #16
    5fd8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5fdc:	andeq	r3, r0, r4, ror lr
    5fe0:	andeq	r5, r0, r6, lsl r5
    5fe4:	andeq	r4, r0, lr, lsl r7
    5fe8:	andeq	r4, r0, r0, lsr #14
    5fec:	andeq	r4, r0, r6, lsl r7
    5ff0:	ldrdeq	r3, [r0], -ip
    5ff4:	andeq	r5, r0, r8, lsl #9
    5ff8:	strdeq	r4, [r0], -lr
    5ffc:	muleq	r1, r4, r6
    6000:	andeq	r4, r0, r0, asr #5
    6004:	andeq	r4, r0, r0, lsr #7
    6008:	muleq	r0, r0, r3
    600c:	andeq	r4, r0, lr, ror #5
    6010:	andeq	r5, r0, r4, asr r0
    6014:	andeq	r3, r0, r2, lsr #19
    6018:	andeq	r4, r0, ip, lsl #4
    601c:	andeq	r5, r0, r6, lsr #32
    6020:	andeq	r3, r0, r4, ror r9
    6024:	andeq	r3, r0, r6, lsr lr
    6028:	andeq	r5, r0, r2
    602c:	andeq	r3, r0, r0, asr r9
    6030:	ldrdeq	r4, [r0], -sl
    6034:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    6038:	andeq	r3, r0, r2, lsr #18
    603c:	andeq	r4, r0, r4, ror #3
    6040:	andeq	r4, r0, ip, lsl #31
    6044:	ldrdeq	r3, [r0], -sl
    6048:	andeq	r4, r0, r8, asr #3
    604c:			; <UNDEFINED> instruction: 0xffffd77d
    6050:	andeq	r3, r0, r0, ror lr
    6054:	andeq	r3, r0, r6, asr r8
    6058:	andeq	r4, r0, r4, lsl #30
    605c:	strdeq	r4, [r0], -r8
    6060:	andeq	r4, r0, ip, ror r1
    6064:	andeq	r4, r0, r6, lsl #3
    6068:	andeq	r4, r0, r0, lsr #3
    606c:	muleq	r0, r6, r1
    6070:	andeq	r3, r0, r2, asr #22
    6074:	andeq	r4, r0, r8, lsr r1
    6078:	strdeq	r4, [r0], -r0
    607c:	ldrdeq	r4, [r0], -sl
    6080:	andeq	r3, r0, r8, lsr #14
    6084:	andeq	r4, r0, r6, asr #3
    6088:	andeq	r4, r0, ip, lsr #2
    608c:	muleq	r0, r4, sp
    6090:	andeq	r4, r0, sl, asr r1
    6094:	andeq	r3, r0, ip, asr #13
    6098:	andeq	r3, r0, ip, asr r6
    609c:	andeq	r4, r0, r8, lsl #26
    60a0:			; <UNDEFINED> instruction: 0x00003fb6
    60a4:	andeq	r3, r0, r2, lsl r6
    60a8:			; <UNDEFINED> instruction: 0x00004cbe
    60ac:	strheq	r4, [r0], -r0
    60b0:	andeq	r3, r0, sl, lsl #11
    60b4:	andeq	r4, r0, r6, lsr ip
    60b8:	andeq	r4, r0, r2, asr #32
    60bc:	andeq	r3, r0, r0, ror #10
    60c0:	andeq	r4, r0, lr, lsl #24
    60c4:	strdeq	r3, [r0], -r0
    60c8:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    60cc:			; <UNDEFINED> instruction: 0x00003fb8
    60d0:	andeq	r3, r0, ip, lsl #28
    60d4:	andeq	r3, r0, r8, lsl #28
    60d8:	andeq	r4, r0, lr, lsr #22
    60dc:	andeq	r3, r0, ip, lsl lr
    60e0:	andeq	r4, r0, r6, lsl #21
    60e4:	ldrdeq	r3, [r0], -r4
    60e8:	svcmi	0x00f0e92d
    60ec:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    60f0:	strmi	r8, [pc], -r2, lsl #22
    60f4:	ubfxcs	pc, pc, #17, #9
    60f8:			; <UNDEFINED> instruction: 0xf8df2400
    60fc:	ldrbtmi	r3, [sl], #-2024	; 0xfffff818
    6100:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    6104:	ldmdavs	fp, {r2, r4, fp, sp, pc}
    6108:			; <UNDEFINED> instruction: 0xf04f931b
    610c:	stmib	sp, {r8, r9}^
    6110:			; <UNDEFINED> instruction: 0xf7fc4413
    6114:			; <UNDEFINED> instruction: 0x1e05ea54
    6118:	bichi	pc, fp, r0, asr #5
    611c:	blge	4d1928 <log_oom_internal@plt+0x4ceb2c>
    6120:	ldcne	15, cr11, [sl, #-800]!	; 0xfffffce0
    6124:	svclt	0x00d89914
    6128:	andcs	r4, r0, r2, lsr #12
    612c:			; <UNDEFINED> instruction: 0xf9a2f7ff
    6130:	movwls	r1, #56835	; 0xde03
    6134:			; <UNDEFINED> instruction: 0x81a2f2c0
    6138:	sbfxmi	pc, pc, #17, #13
    613c:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    6140:			; <UNDEFINED> instruction: 0xf7fc6860
    6144:			; <UNDEFINED> instruction: 0xf8dfee02
    6148:			; <UNDEFINED> instruction: 0xf8df27a4
    614c:	ldrbtmi	r3, [sl], #-1956	; 0xfffff85c
    6150:	sbfxne	pc, pc, #17, #1
    6154:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6158:	movwls	r2, #1281	; 0x501
    615c:			; <UNDEFINED> instruction: 0xf8df4479
    6160:			; <UNDEFINED> instruction: 0xf8df3798
    6164:			; <UNDEFINED> instruction: 0xf8df2798
    6168:	ldrbtmi	r0, [fp], #-1944	; 0xfffff868
    616c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6170:	bl	ff844168 <log_oom_internal@plt+0xff84136c>
    6174:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6178:	sbchi	pc, r4, #0
    617c:	blcs	24310 <log_oom_internal@plt+0x21514>
    6180:	adchi	pc, r9, #64	; 0x40
    6184:			; <UNDEFINED> instruction: 0x377cf8df
    6188:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    618c:			; <UNDEFINED> instruction: 0xf7fc7919
    6190:	andcs	lr, r0, #60, 22	; 0xf000
    6194:			; <UNDEFINED> instruction: 0x46584611
    6198:	mcr	7, 1, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    619c:	stmdacs	r0, {r0, r9, sl, lr}
    61a0:	adcshi	pc, sp, #0
    61a4:			; <UNDEFINED> instruction: 0x46582210
    61a8:	ldc	7, cr15, [ip], #-1008	; 0xfffffc10
    61ac:	andcs	r2, r1, #0, 2
    61b0:			; <UNDEFINED> instruction: 0xf7fc4658
    61b4:			; <UNDEFINED> instruction: 0x4601ee1e
    61b8:			; <UNDEFINED> instruction: 0xf0002800
    61bc:	andscs	r8, r1, #-536870901	; 0xe000000b
    61c0:			; <UNDEFINED> instruction: 0xf7fc4658
    61c4:	tstcs	r0, r0, lsr ip
    61c8:	ldrbmi	r2, [r8], -r2, lsl #4
    61cc:	mrc	7, 0, APSR_nzcv, cr0, cr12, {7}
    61d0:	stmdacs	r0, {r0, r9, sl, lr}
    61d4:	adcshi	pc, pc, #0
    61d8:			; <UNDEFINED> instruction: 0x46582210
    61dc:	stc	7, cr15, [r2], #-1008	; 0xfffffc10
    61e0:	andcs	r2, r3, #0, 2
    61e4:			; <UNDEFINED> instruction: 0xf7fc4658
    61e8:	strmi	lr, [r1], -r4, lsl #28
    61ec:			; <UNDEFINED> instruction: 0xf0002800
    61f0:	andcs	r8, fp, #192, 4
    61f4:			; <UNDEFINED> instruction: 0xf7fc4658
    61f8:	tstcs	r0, r6, lsl ip
    61fc:	ldrbmi	r2, [r8], -r4, lsl #4
    6200:	ldcl	7, cr15, [r6, #1008]!	; 0x3f0
    6204:	stmdacs	r0, {r0, r9, sl, lr}
    6208:	sbcshi	pc, r5, #0
    620c:			; <UNDEFINED> instruction: 0x46582211
    6210:	stc	7, cr15, [r8], {252}	; 0xfc
    6214:	andcs	r2, r5, #0, 2
    6218:			; <UNDEFINED> instruction: 0xf7fc4658
    621c:	strmi	lr, [r1], -sl, ror #27
    6220:			; <UNDEFINED> instruction: 0xf0002800
    6224:	andscs	r8, r0, #1610612749	; 0x6000000d
    6228:			; <UNDEFINED> instruction: 0xf7fc4658
    622c:	blls	381224 <log_oom_internal@plt+0x37e428>
    6230:			; <UNDEFINED> instruction: 0xf0002b00
    6234:			; <UNDEFINED> instruction: 0xf8df8263
    6238:	ldmdage	r5, {r4, r6, r7, r9, sl, sp}
    623c:			; <UNDEFINED> instruction: 0x36ccf8df
    6240:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    6244:	beq	441a6c <log_oom_internal@plt+0x43ec70>
    6248:	ldrbtmi	r3, [fp], #-515	; 0xfffffdfd
    624c:	movtvc	pc, #17667	; 0x4503	; <UNPREDICTABLE>
    6250:	mvfe	f1, #10.0
    6254:			; <UNDEFINED> instruction: 0x910a2a90
    6258:	tstls	lr, r0, lsl r3
    625c:	vst2.8	{d25,d27}, [pc], lr
    6260:	blls	4e2df8 <log_oom_internal@plt+0x4dfffc>
    6264:	ldrls	r2, [r5, #-1280]	; 0xfffffb00
    6268:	vqdmulh.s<illegal width 8>	d15, d1, d2
    626c:	bne	441ad4 <log_oom_internal@plt+0x43ecd8>
    6270:	cfldrsvs	mvf4, [r8, #76]	; 0x4c
    6274:			; <UNDEFINED> instruction: 0xf7fe920c
    6278:	strmi	pc, [r4], -r9, asr #20
    627c:			; <UNDEFINED> instruction: 0xf0001ca0
    6280:	adcmi	r8, ip, #-2147483599	; 0x80000031
    6284:			; <UNDEFINED> instruction: 0x81a8f2c0
    6288:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    628c:	beq	19426c8 <log_oom_internal@plt+0x193f8cc>
    6290:	tstls	r1, #2063597568	; 0x7b000000
    6294:			; <UNDEFINED> instruction: 0x46519815
    6298:	stmib	sp, {sl, sp}^
    629c:	stmib	sp, {r1, r2, r4, sl, lr}^
    62a0:			; <UNDEFINED> instruction: 0xf7fd4418
    62a4:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    62a8:	mvnshi	pc, r0, asr #5
    62ac:			; <UNDEFINED> instruction: 0xf0009e19
    62b0:	cdpcs	2, 0, cr8, cr0, cr12, {0}
    62b4:	bichi	pc, r4, r0
    62b8:	ldmdbge	r6, {r0, r2, r4, r5, r7, r9, sl, fp, sp, lr}
    62bc:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
    62c0:	tsthi	sl, r0	; <UNPREDICTABLE>
    62c4:			; <UNDEFINED> instruction: 0xf908f7fd
    62c8:	ldmdals	r9, {r0, r1, r2, r4, r8, fp, sp, pc}
    62cc:			; <UNDEFINED> instruction: 0xf84af7fd
    62d0:	ldmdbge	r8, {r0, r3, r4, fp, ip, pc}
    62d4:			; <UNDEFINED> instruction: 0xf824f7fd
    62d8:			; <UNDEFINED> instruction: 0xf7fc4628
    62dc:	cmncs	r4, #136, 24	; 0x8800
    62e0:			; <UNDEFINED> instruction: 0x46012211
    62e4:			; <UNDEFINED> instruction: 0xf7fc4628
    62e8:	vmlane.f64	d14, d6, d8
    62ec:	shadd16mi	fp, r5, r8
    62f0:	cmplt	pc, r6, lsl pc	; <UNPREDICTABLE>
    62f4:			; <UNDEFINED> instruction: 0xf7fc4638
    62f8:	cmncs	r4, #31232	; 0x7a00
    62fc:			; <UNDEFINED> instruction: 0x46012211
    6300:			; <UNDEFINED> instruction: 0xf7fc4638
    6304:			; <UNDEFINED> instruction: 0x4607eafa
    6308:	andsls	fp, r6, r0, lsl #2
    630c:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    6310:	svceq	0x0000f1b9
    6314:	strbmi	sp, [r8], -fp
    6318:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    631c:	andscs	r2, r0, #100, 6	; 0x90000001
    6320:	strbmi	r4, [r8], -r1, lsl #12
    6324:	b	ffa4431c <log_oom_internal@plt+0xffa41520>
    6328:	smlabblt	r0, r1, r6, r4
    632c:			; <UNDEFINED> instruction: 0xf8dd9017
    6330:			; <UNDEFINED> instruction: 0xf1b88060
    6334:	andle	r0, fp, r0, lsl #30
    6338:			; <UNDEFINED> instruction: 0xf7fc4640
    633c:	cmncs	r4, #88, 24	; 0x5800
    6340:			; <UNDEFINED> instruction: 0x46012210
    6344:			; <UNDEFINED> instruction: 0xf7fc4640
    6348:	pkhtbmi	lr, r0, r8, asr #21
    634c:	andsls	fp, r8, r0, lsl #2
    6350:	stccs	12, cr9, [r0], {25}
    6354:	orrhi	pc, pc, r0
    6358:			; <UNDEFINED> instruction: 0x3050f894
    635c:	vqshl.u64	d16, d9, #3
    6360:			; <UNDEFINED> instruction: 0xf1400240
    6364:			; <UNDEFINED> instruction: 0xf8b48244
    6368:	andcs	r1, ip, r6, asr r0
    636c:			; <UNDEFINED> instruction: 0xf7fc910b
    6370:	stmdbls	fp, {r1, r4, r5, sl, fp, sp, lr, pc}
    6374:	orrslt	r4, r8, r4, lsl #12
    6378:	ldrdgt	pc, [r0], #-141	; 0xffffff73
    637c:	movwcs	r3, #2049	; 0x801
    6380:	vpmax.s8	d15, d3, d17
    6384:	svclt	0x004807d2
    6388:	andcs	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    638c:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    6390:	eorcs	fp, lr, #88, 30	; 0x160
    6394:			; <UNDEFINED> instruction: 0xf8002b0b
    6398:	mvnsle	r2, r1, lsl #30
    639c:	rscvc	r2, r3, #0, 6
    63a0:	movwmi	r9, #47887	; 0xbb0f
    63a4:	bls	4eafe8 <log_oom_internal@plt+0x4e81ec>
    63a8:	ldrmi	r9, [sl], #-2828	; 0xfffff4f4
    63ac:			; <UNDEFINED> instruction: 0xf0002d00
    63b0:	ldmdbls	r7, {r2, r4, r5, r6, r7, pc}
    63b4:			; <UNDEFINED> instruction: 0xf0002900
    63b8:			; <UNDEFINED> instruction: 0x46a480f6
    63bc:			; <UNDEFINED> instruction: 0xf0002c00
    63c0:	ldmdals	r6, {r3, r4, r5, r6, r7, pc}
    63c4:			; <UNDEFINED> instruction: 0xf0002800
    63c8:			; <UNDEFINED> instruction: 0xf8dd80fb
    63cc:			; <UNDEFINED> instruction: 0xf1bee060
    63d0:			; <UNDEFINED> instruction: 0xf0000f00
    63d4:	movwcs	r8, #4349	; 0x10fd
    63d8:	tstls	r2, r6
    63dc:	strls	r4, [r0, #-1624]	; 0xfffff9a8
    63e0:	ldrcs	r4, [ip, #-1561]	; 0xfffff9e7
    63e4:	eor	pc, r0, sp, asr #17
    63e8:	andsgt	pc, r0, sp, asr #17
    63ec:	movwls	r9, #21255	; 0x5307
    63f0:	movwls	r9, #4867	; 0x1303
    63f4:			; <UNDEFINED> instruction: 0xf7fc9509
    63f8:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    63fc:	ldmdals	r9, {r1, r2, r4, r8, r9, fp, ip, lr, pc}
    6400:	movwcc	r9, #6922	; 0x1b0a
    6404:	tstlt	r8, sl, lsl #6
    6408:			; <UNDEFINED> instruction: 0xff50f7fc
    640c:			; <UNDEFINED> instruction: 0xf7fc4620
    6410:	strbmi	lr, [r0], -r4, lsr #18
    6414:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6418:			; <UNDEFINED> instruction: 0xf7fc4648
    641c:			; <UNDEFINED> instruction: 0x4638e91e
    6420:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6424:			; <UNDEFINED> instruction: 0xf7fc4630
    6428:			; <UNDEFINED> instruction: 0xe733e918
    642c:			; <UNDEFINED> instruction: 0x46054633
    6430:	ldrtmi	r2, [lr], -r0
    6434:	ldrmi	r4, [r9], pc, asr #12
    6438:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    643c:	vsub.i8	d2, d0, d2
    6440:	rsbmi	r8, fp, #-2147483607	; 0x80000029
    6444:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    6448:	ldmdals	r9, {r0, r2, r3, r8, r9, ip, pc}
    644c:			; <UNDEFINED> instruction: 0xf7fcb108
    6450:	strtmi	pc, [r0], -sp, lsr #30
    6454:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6458:			; <UNDEFINED> instruction: 0xf7fc4640
    645c:			; <UNDEFINED> instruction: 0x4638e8fe
    6460:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6464:			; <UNDEFINED> instruction: 0xf7fc4630
    6468:			; <UNDEFINED> instruction: 0x4648e8f8
    646c:	ldm	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6470:			; <UNDEFINED> instruction: 0xf7fc9815
    6474:			; <UNDEFINED> instruction: 0x4658ebb6
    6478:	bl	744470 <log_oom_internal@plt+0x741674>
    647c:	tstlt	r8, r3, lsl r8
    6480:			; <UNDEFINED> instruction: 0xffdcf7fe
    6484:	tstlt	r8, r4, lsl r8
    6488:	b	ff044480 <log_oom_internal@plt+0xff041684>
    648c:	strcs	pc, [r4], #2271	; 0x8df
    6490:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6494:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6498:	blls	6e0508 <log_oom_internal@plt+0x6dd70c>
    649c:			; <UNDEFINED> instruction: 0xf04f405a
    64a0:			; <UNDEFINED> instruction: 0xf0400300
    64a4:	stmdals	sp, {r0, r1, r3, r4, r9, pc}
    64a8:	ldc	0, cr11, [sp], #116	; 0x74
    64ac:	pop	{r1, r8, r9, fp, pc}
    64b0:	qsub8mi	r8, r0, r0
    64b4:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64b8:	stcle	8, cr2, [r7], {2}
    64bc:	sbclt	r4, r0, #104, 4	; 0x80000006
    64c0:	ldmdals	r3, {r0, r1, r6, r9, lr}
    64c4:	stmdacs	r0, {r0, r2, r3, r8, r9, ip, pc}
    64c8:			; <UNDEFINED> instruction: 0xe7dbd1da
    64cc:	strbmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    64d0:			; <UNDEFINED> instruction: 0xf8df2003
    64d4:	strtmi	r2, [r9], -r8, asr #8
    64d8:	strbvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    64dc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    64e0:	strtvc	pc, [r4], #-1284	; 0xfffffafc
    64e4:	strmi	r4, [r2], #-1150	; 0xfffffb82
    64e8:	bicvs	pc, r3, #64, 4
    64ec:	strmi	lr, [r0], -sp, asr #19
    64f0:	ldc	7, cr15, [r2], {252}	; 0xfc
    64f4:	strb	r9, [r1, sp]
    64f8:	stmdbcs	r0, {r0, r4, r5, r6, r7, r8, r9, fp, sp, lr}
    64fc:	rschi	pc, pc, r0
    6500:	stmdavc	r3, {r4, r5, r7, r8, r9, fp, sp, lr}
    6504:	blcs	195110 <log_oom_internal@plt+0x192314>
    6508:	ldm	pc, {r0, r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    650c:	streq	pc, [r4], #-3
    6510:	ldreq	r2, [r0], #-3588	; 0xfffff1fc
    6514:	stmdbcc	r1, {r2}
    6518:			; <UNDEFINED> instruction: 0xf7fc3001
    651c:	strmi	lr, [r3], -r2, lsl #22
    6520:	lsllt	r9, sl, r0
    6524:	ldmdbge	r6, {r0, r3, r4, fp, ip, pc}
    6528:	ssatvs	r4, #20, sp, lsl #12
    652c:	bge	6c005c <log_oom_internal@plt+0x6bd260>
    6530:			; <UNDEFINED> instruction: 0xff3af7fc
    6534:	blle	29053c <log_oom_internal@plt+0x28d740>
    6538:	ldcls	15, cr11, [sl, #-96]	; 0xffffffa0
    653c:	ldmib	r6, {r0, r1, r3, r4, r8, ip, lr, pc}^
    6540:			; <UNDEFINED> instruction: 0xf7fc010e
    6544:			; <UNDEFINED> instruction: 0x4603e974
    6548:	stmdacs	r0, {r1, r3, r4, ip, pc}
    654c:	ldmdbge	r6, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    6550:			; <UNDEFINED> instruction: 0xf7fc9819
    6554:	ldmdbge	r7, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6558:			; <UNDEFINED> instruction: 0x26009819
    655c:			; <UNDEFINED> instruction: 0xff02f7fc
    6560:	ldmdbge	r8, {r0, r3, r4, fp, ip, pc}
    6564:	mrc2	7, 6, pc, cr12, cr12, {7}
    6568:	bge	6c0078 <log_oom_internal@plt+0x6bd27c>
    656c:			; <UNDEFINED> instruction: 0xff60f7fc
    6570:	ble	ff850578 <log_oom_internal@plt+0xff84d77c>
    6574:	ldmdbge	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6578:	ldmdals	r9, {r0, r2, r4, r5, r7, r9, sl, sp, lr}
    657c:			; <UNDEFINED> instruction: 0xf7fc462e
    6580:	ldmdbge	r7, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6584:			; <UNDEFINED> instruction: 0xf7fc9819
    6588:	ldmdals	r9, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    658c:			; <UNDEFINED> instruction: 0xf7fca918
    6590:	stccs	14, cr15, [r0, #-796]	; 0xfffffce4
    6594:	mcrge	4, 5, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    6598:	ldmdbls	r7, {r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}
    659c:	ldrbtmi	r4, [sp], #-3553	; 0xfffff21f
    65a0:			; <UNDEFINED> instruction: 0xf47f2900
    65a4:	stmibmi	r0!, {r1, r3, r8, r9, sl, fp, sp, pc}^
    65a8:	ldrbtmi	r4, [r9], #-1700	; 0xfffff95c
    65ac:			; <UNDEFINED> instruction: 0xf47f2c00
    65b0:	ldmdals	r6, {r3, r8, r9, sl, fp, sp, pc}
    65b4:	cmngt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    65b8:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    65bc:	svcge	0x0005f47f
    65c0:			; <UNDEFINED> instruction: 0xf8dd48db
    65c4:	ldrbtmi	lr, [r8], #-96	; 0xffffffa0
    65c8:	svceq	0x0000f1be
    65cc:	svcge	0x0003f47f
    65d0:	msr	SPSR_, #14614528	; 0xdf0000
    65d4:			; <UNDEFINED> instruction: 0xe6fe44fe
    65d8:			; <UNDEFINED> instruction: 0xf7fc4628
    65dc:	stmdacs	r3, {r1, r3, r8, fp, sp, lr, pc}
    65e0:	bls	4fda3c <log_oom_internal@plt+0x4fac40>
    65e4:	stcls	6, cr4, [ip], {33}	; 0x21
    65e8:	mvnsvs	pc, #64, 4
    65ec:	ldrmi	r4, [r4], #-2258	; 0xfffff72e
    65f0:	ldrbtmi	r4, [r8], #-2770	; 0xfffff52e
    65f4:	cfstrsvs	mvf4, [r4, #488]!	; 0x1e8
    65f8:	eorvc	pc, r4, #8388608	; 0x800000
    65fc:	bmi	ff42ae04 <log_oom_internal@plt+0xff428008>
    6600:	andcs	r9, r4, r1
    6604:	strls	r4, [r2], #-1146	; 0xfffffb86
    6608:			; <UNDEFINED> instruction: 0xf7fc3203
    660c:	ldmdals	r5, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    6610:	b	ff9c4608 <log_oom_internal@plt+0xff9c180c>
    6614:	bls	36d254 <log_oom_internal@plt+0x36a458>
    6618:	movwls	r3, #58113	; 0xe301
    661c:			; <UNDEFINED> instruction: 0xf47f429a
    6620:	tstcs	r0, sp, lsl lr
    6624:			; <UNDEFINED> instruction: 0xf7fc4658
    6628:	vmlane.f32	s28, s9, s16
    662c:	rschi	pc, r1, r0, asr #5
    6630:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
    6634:	stmdacs	r0, {r3, r4, r8, fp, ip, sp, lr}
    6638:	rschi	pc, r5, r0, asr #32
    663c:	ldr	r9, [sl, -sp]
    6640:	vadd.i8	q10, q8, <illegal reg q0.5>
    6644:	mrc	3, 0, r1, cr8, cr1, {5}
    6648:			; <UNDEFINED> instruction: 0x46352a90
    664c:	ldmdbls	r1, {r3, r4, r5, r6, sl, lr}
    6650:	eorvc	pc, lr, r0, lsl #10
    6654:	ldrtmi	r9, [r0], -r0
    6658:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    665c:	ldmdals	r9, {r1, r2, r4, r8, fp, sp, pc}
    6660:			; <UNDEFINED> instruction: 0xff3af7fc
    6664:	ldmdals	r9, {r0, r1, r2, r4, r8, fp, sp, pc}
    6668:	mrc2	7, 3, pc, cr12, cr12, {7}
    666c:	ldmdbge	r8, {r0, r3, r4, fp, ip, pc}
    6670:	mrc2	7, 2, pc, cr6, cr12, {7}
    6674:	ldmibmi	r5!, {r2, r3, r4, r5, r9, sl, sp, lr, pc}
    6678:	tstvc	r8, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    667c:			; <UNDEFINED> instruction: 0x46204ab4
    6680:			; <UNDEFINED> instruction: 0xf5014479
    6684:	tstls	r0, r9, lsr r1
    6688:	ldrbtmi	r4, [sl], #-2482	; 0xfffff64e
    668c:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    6690:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6694:	strmi	lr, [r5], -r7, lsl #13
    6698:			; <UNDEFINED> instruction: 0xf7fc4620
    669c:	stmdacs	r3, {r1, r3, r5, r7, fp, sp, lr, pc}
    66a0:	mrcls	15, 0, fp, cr9, cr8, {6}
    66a4:	bmi	feb3daf0 <log_oom_internal@plt+0xfeb3acf4>
    66a8:	stcmi	6, cr4, [ip], #164	; 0xa4
    66ac:	mvnsvs	pc, #64, 4
    66b0:	ldrbtmi	r4, [sl], #-2219	; 0xfffff755
    66b4:			; <UNDEFINED> instruction: 0xf502447c
    66b8:	ldrbtmi	r7, [r8], #-548	; 0xfffffddc
    66bc:	andcs	lr, r0, sp, asr #19
    66c0:	andcs	r1, r4, r2, ror #25
    66c4:	bl	a446bc <log_oom_internal@plt+0xa418c0>
    66c8:	mcrcs	14, 0, r9, cr0, cr9, {0}
    66cc:			; <UNDEFINED> instruction: 0x4630d09f
    66d0:	stc2l	7, cr15, [ip, #1008]!	; 0x3f0
    66d4:			; <UNDEFINED> instruction: 0x4629e79b
    66d8:	b	a446d0 <log_oom_internal@plt+0xa418d4>
    66dc:	cfstr32mi	mvfx14, [r1], #328	; 0x148
    66e0:	bmi	fe857f08 <log_oom_internal@plt+0xfe85510c>
    66e4:			; <UNDEFINED> instruction: 0x13b9f240
    66e8:	ldrbtmi	r4, [ip], #-2464	; 0xfffff660
    66ec:			; <UNDEFINED> instruction: 0xf504447a
    66f0:	ldrbtmi	r7, [r9], #-1070	; 0xfffffbd2
    66f4:	strls	r3, [r0], #-515	; 0xfffffdfd
    66f8:	bl	2446f0 <log_oom_internal@plt+0x2418f4>
    66fc:	movwls	r9, #43789	; 0xab0d
    6700:	str	r9, [lr, pc, lsl #6]
    6704:	vpadd.i8	d20, d16, d10
    6708:	ldmibmi	sl, {r1, r4, r6, r7, r9, sp, lr}
    670c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6710:	msrvc	CPSR_s, #12582912	; 0xc00000
    6714:			; <UNDEFINED> instruction: 0xf7fc3103
    6718:	andls	lr, sp, r2, ror fp
    671c:	ldcmi	6, cr14, [r6], {174}	; 0xae
    6720:	bicsvs	pc, r9, #64, 4
    6724:	ldmibmi	r6, {r0, r2, r4, r7, r9, fp, lr}
    6728:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    672c:	strtvc	pc, [r9], #-1284	; 0xfffffafc
    6730:	andcc	r4, r3, #2030043136	; 0x79000000
    6734:			; <UNDEFINED> instruction: 0xf7fc9400
    6738:	vldmiami	r2, {s28-s261}
    673c:	bicsvs	pc, ip, #64, 4
    6740:	ldmibmi	r2, {r0, r4, r7, r9, fp, lr}
    6744:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6748:	strtvc	pc, [r9], #-1284	; 0xfffffafc
    674c:	andcc	r4, r3, #2030043136	; 0x79000000
    6750:			; <UNDEFINED> instruction: 0xf7fc9400
    6754:	bmi	fe3c12cc <log_oom_internal@plt+0xfe3be4d0>
    6758:	bicsvs	pc, pc, #64, 4
    675c:	stmibmi	lr, {r0, r2, r3, r7, sl, fp, lr}
    6760:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6764:	eorvc	pc, r9, #8388608	; 0x800000
    6768:	andls	r4, r0, #2030043136	; 0x79000000
    676c:			; <UNDEFINED> instruction: 0xf7fc1ce2
    6770:	bmi	fe2c12b0 <log_oom_internal@plt+0xfe2be4b4>
    6774:	mvnvs	pc, #64, 4
    6778:	stmibmi	sl, {r0, r3, r7, sl, fp, lr}
    677c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6780:	eorvc	pc, r9, #8388608	; 0x800000
    6784:	andls	r4, r0, #2030043136	; 0x79000000
    6788:			; <UNDEFINED> instruction: 0xf7fc1ce2
    678c:	bmi	fe1c1294 <log_oom_internal@plt+0xfe1be498>
    6790:	stmmi	r6, {r0, r3, r5, r9, sl, lr}
    6794:	msrvc	CPSR_fsx, #64, 4
    6798:	andsgt	pc, r4, #14614528	; 0xdf0000
    679c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    67a0:	eorvc	pc, r4, #8388608	; 0x800000
    67a4:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    67a8:	stclne	12, cr2, [r2], {0}
    67ac:			; <UNDEFINED> instruction: 0xf7fc2003
    67b0:			; <UNDEFINED> instruction: 0x900deab4
    67b4:	bmi	20000e0 <log_oom_internal@plt+0x1ffd2e4>
    67b8:	mvnvs	pc, #64, 4
    67bc:	ldmdbmi	pc!, {r1, r2, r3, r4, r5, r6, sl, fp, lr}^	; <UNPREDICTABLE>
    67c0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    67c4:	eorvc	pc, r9, #8388608	; 0x800000
    67c8:	andls	r4, r0, #2030043136	; 0x79000000
    67cc:			; <UNDEFINED> instruction: 0xf7fc1ce2
    67d0:	bmi	1f01250 <log_oom_internal@plt+0x1efe454>
    67d4:	bicsvs	pc, sp, #1325400064	; 0x4f000000
    67d8:	ldmdbmi	fp!, {r1, r3, r4, r5, r6, sl, fp, lr}^
    67dc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    67e0:	eorvc	pc, r9, #8388608	; 0x800000
    67e4:	andls	r4, r0, #2030043136	; 0x79000000
    67e8:			; <UNDEFINED> instruction: 0xf7fc1ce2
    67ec:			; <UNDEFINED> instruction: 0x4614ea90
    67f0:	ldrdcs	lr, [r0], -r9
    67f4:	svc	0x00fcf7fb
    67f8:	mrrcle	8, 0, r2, fp, cr2
    67fc:	sbcslt	r4, fp, #805306374	; 0x30000006
    6800:	movwls	r4, #53851	; 0xd25b
    6804:			; <UNDEFINED> instruction: 0xf7fbe637
    6808:	blls	402798 <log_oom_internal@plt+0x3ff99c>
    680c:	blcs	1802c <log_oom_internal@plt+0x15230>
    6810:	stmdami	lr!, {r0, r6, ip, lr, pc}^
    6814:	svcmi	0x006e2500
    6818:	blt	442040 <log_oom_internal@plt+0x43f244>
    681c:			; <UNDEFINED> instruction: 0x91b4f8df
    6820:			; <UNDEFINED> instruction: 0xf8df4478
    6824:			; <UNDEFINED> instruction: 0xf7fb81b4
    6828:	ldrbtmi	lr, [pc], #-4014	; 6830 <log_oom_internal@plt+0x3a34>
    682c:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    6830:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    6834:	ands	r4, r1, ip, lsr #12
    6838:	eorsle	r4, r8, #1610612744	; 0x60000008
    683c:	ldrbtmi	r4, [sl], #-2663	; 0xfffff599
    6840:	strcs	r4, [r0, #-2919]	; 0xfffff499
    6844:	stmdbmi	r7!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6848:			; <UNDEFINED> instruction: 0xf8cd2001
    684c:	ldrbtmi	fp, [r9], #-0
    6850:	b	fef44848 <log_oom_internal@plt+0xfef41a4c>
    6854:	strcc	r4, [r1], #-1029	; 0xfffffbfb
    6858:	andsle	r2, r6, fp, lsl #24
    685c:	vpmax.u8	d15, d4, d26
    6860:	strle	r0, [r4], #-2011	; 0xfffff825
    6864:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    6868:	blcs	248dc <log_oom_internal@plt+0x21ae0>
    686c:			; <UNDEFINED> instruction: 0xf857d0f3
    6870:	ldrbmi	fp, [r8], -r4, lsr #32
    6874:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6878:	cfstrscs	mvf4, [r0, #-160]	; 0xffffff60
    687c:	ldrdcc	sp, [r2], -ip
    6880:	ldmdale	r1, {r4, r5, r7, r9, lr}
    6884:	strbmi	r4, [r3], -sl, asr #12
    6888:	ldmdami	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    688c:	blt	4420f4 <log_oom_internal@plt+0x43f2f8>
    6890:			; <UNDEFINED> instruction: 0xf7fb4478
    6894:	ldmdbmi	r6, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    6898:	bls	28e8a4 <log_oom_internal@plt+0x28baa8>
    689c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    68a0:			; <UNDEFINED> instruction: 0xf7fc930d
    68a4:	strb	lr, [r6, #2708]!	; 0xa94
    68a8:	ldrbtmi	r4, [sl], #-2642	; 0xfffff5ae
    68ac:	bmi	14c07d4 <log_oom_internal@plt+0x14bd9d8>
    68b0:			; <UNDEFINED> instruction: 0xe7c5447a
    68b4:			; <UNDEFINED> instruction: 0x46214851
    68b8:	vpmin.s8	q10, q0, <illegal reg q0.5>
    68bc:	ldrbtmi	r7, [r8], #-822	; 0xfffffcca
    68c0:	ldrbtmi	r4, [sl], #-3408	; 0xfffff2b0
    68c4:	eorvc	pc, r4, #8388608	; 0x800000
    68c8:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    68cc:	strmi	r2, [r2], -r0, lsl #10
    68d0:	andcc	r2, r3, #3
    68d4:	b	8448cc <log_oom_internal@plt+0x841ad0>
    68d8:	strb	r9, [ip, #13]
    68dc:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68e0:	andeq	r5, r1, lr, ror #23
    68e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    68e8:	andeq	r5, r1, r6, ror #29
    68ec:	andeq	r3, r0, r6, asr sp
    68f0:	andeq	r3, r0, r4, ror #26
    68f4:	andeq	r3, r0, r4, lsr sp
    68f8:	andeq	r3, r0, r2, lsl sp
    68fc:	andeq	r3, r0, r8, lsl sp
    6900:	andeq	r3, r0, lr, lsr #26
    6904:	andeq	r5, r1, r6, ror lr
    6908:	andeq	r3, r0, sl, lsl #1
    690c:	strdeq	r4, [r0], -sl
    6910:			; <UNDEFINED> instruction: 0x000039bc
    6914:	andeq	r5, r1, r8, asr r8
    6918:	andeq	r4, r0, r8, ror #10
    691c:			; <UNDEFINED> instruction: 0x00002eb6
    6920:	andeq	r3, r0, r4, asr r3
    6924:	ldrdeq	r3, [r0], -r2
    6928:	andeq	r3, r0, r6, asr #17
    692c:			; <UNDEFINED> instruction: 0x000038b8
    6930:	andeq	r3, r0, sl, lsr #17
    6934:	muleq	r0, ip, r8
    6938:	andeq	r3, r0, lr, asr r9
    693c:	andeq	r4, r0, r0, asr r4
    6940:	muleq	r0, r0, sp
    6944:	andeq	r5, r1, lr, asr #19
    6948:	strdeq	r4, [r0], -r8
    694c:	andeq	r4, r0, r4, asr #7
    6950:	andeq	r2, r0, r2, asr #24
    6954:			; <UNDEFINED> instruction: 0x000035be
    6958:	muleq	r0, r2, r3
    695c:	andeq	r2, r0, r0, ror #25
    6960:	andeq	r3, r0, r6, asr #17
    6964:	andeq	r4, r0, sl, asr r3
    6968:	andeq	r2, r0, r0, ror #23
    696c:			; <UNDEFINED> instruction: 0x000038b2
    6970:	andeq	r4, r0, r8, lsr r3
    6974:	andeq	r2, r0, r6, lsl #25
    6978:	andeq	r4, r0, ip, lsl r3
    697c:	andeq	r2, r0, sl, ror #24
    6980:	andeq	r3, r0, ip, asr #5
    6984:	andeq	r4, r0, r0, lsl #6
    6988:	andeq	r2, r0, lr, asr #24
    698c:	ldrdeq	r3, [r0], -r4
    6990:	andeq	r4, r0, r4, ror #5
    6994:	andeq	r2, r0, r2, lsr ip
    6998:	andeq	r3, r0, r8, asr r7
    699c:	andeq	r4, r0, r8, asr #5
    69a0:	andeq	r2, r0, r6, lsl ip
    69a4:	andeq	r3, r0, r0, ror #14
    69a8:	andeq	r4, r0, r8, lsr #5
    69ac:	strdeq	r2, [r0], -r6
    69b0:	andeq	r2, r0, r4, lsr pc
    69b4:	andeq	r4, r0, r4, lsl #5
    69b8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    69bc:	andeq	r3, r0, r0, asr #14
    69c0:	andeq	r4, r0, r8, ror #4
    69c4:			; <UNDEFINED> instruction: 0x00002bb6
    69c8:	andeq	r3, r0, r8, asr #14
    69cc:	andeq	r3, r0, r0, lsr #15
    69d0:	andeq	r5, r1, r2, asr #4
    69d4:	andeq	r4, r0, r0, lsr #32
    69d8:	andeq	r3, r0, r6, asr #12
    69dc:	andeq	r3, r0, r6, lsr r6
    69e0:	andeq	r4, r0, ip
    69e4:	andeq	r3, r0, lr, ror #4
    69e8:			; <UNDEFINED> instruction: 0x000157be
    69ec:	andeq	r3, r0, r0, asr #31
    69f0:	andeq	r3, r0, r6, lsr r7
    69f4:	andeq	r3, r0, sl, asr #11
    69f8:	andeq	r3, r0, r0, lsr #31
    69fc:	ldrdeq	r2, [r0], -r6
    6a00:	andeq	r4, r0, r2, lsl #3
    6a04:			; <UNDEFINED> instruction: 0x000031bc
    6a08:			; <UNDEFINED> instruction: 0x4616b570
    6a0c:			; <UNDEFINED> instruction: 0x460d4a3a
    6a10:	addlt	r4, r4, sl, lsr fp
    6a14:	ldmdbmi	sl!, {r1, r3, r4, r5, r6, sl, lr}
    6a18:	ldmpl	r3, {r2, r9, sl, lr}^
    6a1c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    6a20:			; <UNDEFINED> instruction: 0xf04f9303
    6a24:			; <UNDEFINED> instruction: 0xf7fb0300
    6a28:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    6a2c:	ldmdbmi	r5!, {r1, r4, r5, ip, lr, pc}
    6a30:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6a34:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    6a38:	eorsle	r2, r7, r0, lsl #16
    6a3c:	blmi	cb3194 <log_oom_internal@plt+0xcb0398>
    6a40:	movwcc	r4, #33915	; 0x847b
    6a44:	muleq	r7, r3, r8
    6a48:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
    6a4c:	ldrmi	r0, [r8], -r7
    6a50:			; <UNDEFINED> instruction: 0xf7fb4621
    6a54:	ldrdlt	lr, [r8, #-210]!	; 0xffffff2e
    6a58:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a5c:	suble	r2, r5, r0, lsl #16
    6a60:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    6a64:			; <UNDEFINED> instruction: 0xf7fc602b
    6a68:	stmdacs	r0, {r3, r7, r8, fp, sp, lr, pc}
    6a6c:	blmi	a3af60 <log_oom_internal@plt+0xa38164>
    6a70:	eor	r4, r6, fp, ror r4
    6a74:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    6a78:	eorvs	r6, fp, r3, lsr r0
    6a7c:	blmi	7d931c <log_oom_internal@plt+0x7d6520>
    6a80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a84:	blls	e0af4 <log_oom_internal@plt+0xddcf8>
    6a88:			; <UNDEFINED> instruction: 0xf04f405a
    6a8c:	teqle	r0, r0, lsl #6
    6a90:	ldcllt	0, cr11, [r0, #-16]!
    6a94:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a98:	blmi	835140 <log_oom_internal@plt+0x832344>
    6a9c:	eorvs	r4, fp, fp, ror r4
    6aa0:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6aa4:	blmi	7b516c <log_oom_internal@plt+0x7b2370>
    6aa8:	and	r4, sl, fp, ror r4
    6aac:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ab0:	blmi	735178 <log_oom_internal@plt+0x73237c>
    6ab4:	eorvs	r4, fp, fp, ror r4
    6ab8:	ldmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6abc:	blmi	6b5064 <log_oom_internal@plt+0x6b2268>
    6ac0:	eorsvs	r4, r3, fp, ror r4
    6ac4:	blmi	680a34 <log_oom_internal@plt+0x67dc38>
    6ac8:	eorvs	r4, fp, fp, ror r4
    6acc:	ldmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ad0:	rscle	r2, r8, r0, lsl #16
    6ad4:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    6ad8:	blmi	5c0aac <log_oom_internal@plt+0x5bdcb0>
    6adc:			; <UNDEFINED> instruction: 0xe7f0447b
    6ae0:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    6ae4:	blmi	580a88 <log_oom_internal@plt+0x57dc8c>
    6ae8:			; <UNDEFINED> instruction: 0xe7ea447b
    6aec:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    6af0:			; <UNDEFINED> instruction: 0xf7fbe7b8
    6af4:	svclt	0x0000ef74
    6af8:	ldrdeq	r5, [r1], -r8
    6afc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6b00:	andeq	r3, r0, r0, lsl #12
    6b04:	strdeq	r3, [r0], -r6
    6b08:	andeq	r5, r1, r0, asr #11
    6b0c:	andeq	r3, r0, lr, lsr #11
    6b10:	andeq	r3, r0, r0, ror #27
    6b14:	ldrdeq	r3, [r0], -sl
    6b18:	andeq	r5, r1, ip, ror #4
    6b1c:			; <UNDEFINED> instruction: 0x00003db4
    6b20:	andeq	r3, r0, r8, lsr #27
    6b24:	muleq	r0, ip, sp
    6b28:	muleq	r0, r0, sp
    6b2c:	andeq	r3, r0, r4, lsr #10
    6b30:	andeq	r3, r0, r2, lsr #10
    6b34:	andeq	r3, r0, ip, lsl r5
    6b38:	andeq	r3, r0, lr, lsl r5
    6b3c:	andeq	r3, r0, r0, lsl r5
    6b40:	andeq	r3, r0, r2, ror #26
    6b44:	mvnsmi	lr, sp, lsr #18
    6b48:	bmi	d183a8 <log_oom_internal@plt+0xd155ac>
    6b4c:	blmi	d183d0 <log_oom_internal@plt+0xd155d4>
    6b50:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
    6b54:	strmi	r4, [ip], -r0, lsl #13
    6b58:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b5c:			; <UNDEFINED> instruction: 0xf04f9303
    6b60:	cmnlt	r1, #0, 6
    6b64:	strbtmi	r4, [sp], -pc, lsr #18
    6b68:	tstcc	r4, r9, ror r4
    6b6c:	stm	r5, {r0, r1, r2, r8, fp, lr, pc}
    6b70:	strtmi	r0, [r8], -r7
    6b74:			; <UNDEFINED> instruction: 0xf7fb4621
    6b78:	tstlt	r0, #64, 26	; 0x1000
    6b7c:	ldm	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b80:	blmi	a75228 <log_oom_internal@plt+0xa7242c>
    6b84:	eorsvs	r4, r3, fp, ror r4
    6b88:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b8c:	blmi	9f5254 <log_oom_internal@plt+0x9f2458>
    6b90:	eorsvs	r4, fp, fp, ror r4
    6b94:	blmi	899434 <log_oom_internal@plt+0x896638>
    6b98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b9c:	blls	e0c0c <log_oom_internal@plt+0xdde10>
    6ba0:			; <UNDEFINED> instruction: 0xf04f405a
    6ba4:	teqle	r6, r0, lsl #6
    6ba8:	pop	{r2, ip, sp, pc}
    6bac:	blmi	867374 <log_oom_internal@plt+0x864578>
    6bb0:	eorsvs	r4, r3, fp, ror r4
    6bb4:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bb8:	rscle	r2, r8, r0, lsl #16
    6bbc:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    6bc0:	ldmdbmi	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6bc4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    6bc8:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    6bcc:	ldmdbmi	ip, {r4, r5, r8, fp, ip, sp, pc}
    6bd0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6bd4:	stc	7, cr15, [lr, #1004]	; 0x3ec
    6bd8:	sbcle	r2, pc, r0, lsl #16
    6bdc:			; <UNDEFINED> instruction: 0x46204919
    6be0:			; <UNDEFINED> instruction: 0xf7fb4479
    6be4:	smlawblt	r0, r8, sp, lr
    6be8:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    6bec:	eorsvs	r6, r3, fp, lsr r0
    6bf0:			; <UNDEFINED> instruction: 0xf7fce7d0
    6bf4:	stmdblt	r0, {r1, r6, r7, fp, sp, lr, pc}^
    6bf8:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    6bfc:			; <UNDEFINED> instruction: 0xf7fc6033
    6c00:	stmdblt	r8!, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    6c04:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    6c08:	blmi	4c0b1c <log_oom_internal@plt+0x4bdd20>
    6c0c:			; <UNDEFINED> instruction: 0xe7f5447b
    6c10:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    6c14:			; <UNDEFINED> instruction: 0xf7fbe7bd
    6c18:	svclt	0x0000eee2
    6c1c:	muleq	r1, sl, r1
    6c20:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6c24:	muleq	r1, r8, r4
    6c28:	andeq	r3, r0, ip, asr #25
    6c2c:	andeq	r3, r0, r0, asr #25
    6c30:	andeq	r5, r1, r4, asr r1
    6c34:	andeq	r3, r0, ip, lsr r4
    6c38:	andeq	r3, r0, sl, lsr r4
    6c3c:	muleq	r0, r6, r4
    6c40:	andeq	r3, r0, lr, lsl #9
    6c44:	andeq	r3, r0, r8, lsl #9
    6c48:	andeq	r3, r0, r6, ror #24
    6c4c:	andeq	r3, r0, r6, asr ip
    6c50:	andeq	r3, r0, sl, asr #24
    6c54:	strdeq	r3, [r0], -r4
    6c58:	andeq	r3, r0, r6, ror #7
    6c5c:	svcmi	0x00f0e92d
    6c60:			; <UNDEFINED> instruction: 0xf8df460f
    6c64:	sbcslt	r1, r9, r0, lsr #24
    6c68:	ldccc	8, cr15, [ip], {223}	; 0xdf
    6c6c:			; <UNDEFINED> instruction: 0xf8df4606
    6c70:	ldrbtmi	r2, [r9], #-3100	; 0xfffff3e4
    6c74:	strcs	r4, [r0], #-1147	; 0xfffffb85
    6c78:	ldcge	8, cr15, [r4], {223}	; 0xdf
    6c7c:	ldmdavs	r8, {r1, r3, r7, fp, ip, lr}^
    6c80:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, sl, lr}
    6c84:			; <UNDEFINED> instruction: 0xf04f9257
    6c88:	stmib	sp, {r9}^
    6c8c:	stmib	sp, {r1, r4, r5, sl, lr}^
    6c90:			; <UNDEFINED> instruction: 0xf7fc4430
    6c94:	ldmdage	r3!, {r1, r3, r4, r6, fp, sp, lr, pc}
    6c98:	mrc	7, 0, APSR_nzcv, cr0, cr11, {7}
    6c9c:	vmull.p8	<illegal reg q8.5>, d0, d5
    6ca0:	ldmdage	r2!, {r1, r3, r6, r8, r9, pc}
    6ca4:	stc	7, cr15, [sl], {251}	; 0xfb
    6ca8:	vmull.p8	<illegal reg q8.5>, d0, d5
    6cac:	ldmdage	r1!, {r1, r3, r4, r8, r9, pc}
    6cb0:	ldc	7, cr15, [ip], {251}	; 0xfb
    6cb4:	vmull.p8	<illegal reg q8.5>, d0, d5
    6cb8:			; <UNDEFINED> instruction: 0xf8df8359
    6cbc:			; <UNDEFINED> instruction: 0xf8dd5bd8
    6cc0:	ldrbtmi	r8, [sp], #-200	; 0xffffff38
    6cc4:	stccs	8, cr7, [r0], {44}	; 0x2c
    6cc8:	ldrhi	pc, [r1], #64	; 0x40
    6ccc:	vcge.f32	d18, d0, d1
    6cd0:	ldmdals	r3!, {r0, r2, r4, r5, r6, r8, r9, pc}
    6cd4:	blge	c0e1c4 <log_oom_internal@plt+0xc0b3c8>
    6cd8:			; <UNDEFINED> instruction: 0xf7fe4641
    6cdc:	strmi	pc, [r3], fp, asr #23
    6ce0:	svceq	0x0000f1bb
    6ce4:	movwhi	pc, #25280	; 0x62c0	; <UNPREDICTABLE>
    6ce8:	strthi	pc, [ip], #0
    6cec:	blcc	fea45070 <log_oom_internal@plt+0xfea42274>
    6cf0:	ldrtmi	r2, [r9], r0, lsl #14
    6cf4:	addslt	pc, ip, sp, asr #17
    6cf8:			; <UNDEFINED> instruction: 0x9329447b
    6cfc:	blcc	fe745080 <log_oom_internal@plt+0xfe742284>
    6d00:			; <UNDEFINED> instruction: 0x932a447b
    6d04:	teqls	r4, #0, 6
    6d08:	teqcc	r5, #3358720	; 0x334000
    6d0c:	teqcc	r7, #3358720	; 0x334000
    6d10:	teqcc	r9, #3358720	; 0x334000
    6d14:	teqcc	fp, #3358720	; 0x334000
    6d18:	teqcc	sp, #3358720	; 0x334000
    6d1c:	teqcc	pc, #3358720	; 0x334000
    6d20:	movtcc	lr, #22989	; 0x59cd
    6d24:			; <UNDEFINED> instruction: 0x9c309b31
    6d28:	ldrdlt	pc, [r8], #141	; 0x8d
    6d2c:			; <UNDEFINED> instruction: 0x9328443c
    6d30:	svceq	0x0000f1bb
    6d34:	strbthi	pc, [ip], #0	; <UNPREDICTABLE>
    6d38:			; <UNDEFINED> instruction: 0xf0002c00
    6d3c:	ldmdbge	r9!, {r3, r4, r5, r6, r7, sl, pc}
    6d40:			; <UNDEFINED> instruction: 0xf7fb6da0
    6d44:	ldmdbls	r9!, {r3, r5, r9, sl, fp, sp, lr, pc}
    6d48:	bge	1071a58 <log_oom_internal@plt+0x106ec5c>
    6d4c:			; <UNDEFINED> instruction: 0xf7ff4620
    6d50:	stcvs	14, cr15, [r0, #996]!	; 0x3e4
    6d54:			; <UNDEFINED> instruction: 0xf7fba938
    6d58:	eorscc	lr, sp, r0, asr pc
    6d5c:	ldrbhi	pc, [r4], #-0	; <UNPREDICTABLE>
    6d60:	bge	112ce48 <log_oom_internal@plt+0x112a04c>
    6d64:			; <UNDEFINED> instruction: 0xf7ffa943
    6d68:	ldmdbge	r4!, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    6d6c:			; <UNDEFINED> instruction: 0xf7fb6da0
    6d70:	ldmdbge	r6!, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6d74:			; <UNDEFINED> instruction: 0xf7fb6da0
    6d78:	ldmdbge	r7!, {r7, r9, sl, fp, sp, lr, pc}
    6d7c:			; <UNDEFINED> instruction: 0xf7fb6da0
    6d80:	ldmdbge	r5!, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6d84:			; <UNDEFINED> instruction: 0xf7fb6da0
    6d88:	stclvs	15, cr14, [r1, #-656]!	; 0xfffffd70
    6d8c:	strmi	fp, [r8], -r1, ror #6
    6d90:	blne	345114 <log_oom_internal@plt+0x342318>
    6d94:	vldmdbge	lr!, {s20-s83}
    6d98:			; <UNDEFINED> instruction: 0xf7fb4479
    6d9c:			; <UNDEFINED> instruction: 0xf8dfef82
    6da0:	bge	f0d9b8 <log_oom_internal@plt+0xf0abbc>
    6da4:	ldrbtmi	r6, [r9], #-3424	; 0xfffff2a0
    6da8:	svc	0x007af7fb
    6dac:	bne	ffe45130 <log_oom_internal@plt+0xffe42334>
    6db0:	vstmdbvs	r0!, {s21-s81}
    6db4:			; <UNDEFINED> instruction: 0xf7fb4479
    6db8:			; <UNDEFINED> instruction: 0xf8dfef74
    6dbc:	vstmdbvs	r0!, {s3-s242}
    6dc0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6dc4:	svc	0x006cf7fb
    6dc8:	vmlal.s8	q9, d0, d0
    6dcc:			; <UNDEFINED> instruction: 0xf8df8499
    6dd0:	bge	fcd958 <log_oom_internal@plt+0xfcab5c>
    6dd4:	ldrbtmi	r6, [r9], #-3424	; 0xfffff2a0
    6dd8:			; <UNDEFINED> instruction: 0xf7fb9226
    6ddc:	bls	9c2b6c <log_oom_internal@plt+0x9bfd70>
    6de0:	vmlal.s8	q9, d0, d0
    6de4:	cfstrdvs	mvd8, [r1, #-536]!	; 0xfffffde8
    6de8:	ldrheq	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    6dec:	mcr2	7, 6, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    6df0:			; <UNDEFINED> instruction: 0x4606a93b
    6df4:	strtls	r6, [r6], -r0, lsr #27
    6df8:	ldc	7, cr15, [ip], {251}	; 0xfb
    6dfc:			; <UNDEFINED> instruction: 0x6da0a945
    6e00:	stc	7, cr15, [r8], #1004	; 0x3ec
    6e04:			; <UNDEFINED> instruction: 0x6da0a946
    6e08:	mcr	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6e0c:	bcs	fe945190 <log_oom_internal@plt+0xfe942394>
    6e10:	bne	fe945194 <log_oom_internal@plt+0xfe942398>
    6e14:			; <UNDEFINED> instruction: 0xf8df2300
    6e18:	ldrbtmi	r0, [sl], #-2724	; 0xfffff55c
    6e1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6e20:	stc	7, cr15, [r8, #1004]	; 0x3ec
    6e24:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6e28:	ldrhi	pc, [sl], #0
    6e2c:	bcc	fe4451b0 <log_oom_internal@plt+0xfe4423b4>
    6e30:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6e34:			; <UNDEFINED> instruction: 0xf0402b00
    6e38:	andcs	r8, r0, #-1946157053	; 0x8c000003
    6e3c:	ldrmi	r4, [r1], -r8, lsr #12
    6e40:	svc	0x00d6f7fb
    6e44:	subls	r4, r7, r1, lsl #12
    6e48:			; <UNDEFINED> instruction: 0xf0002800
    6e4c:	rsbcs	r8, r4, #-1795162112	; 0x95000000
    6e50:			; <UNDEFINED> instruction: 0xf7fb4628
    6e54:	smlabbcs	r0, r6, ip, lr
    6e58:	strtmi	r2, [r8], -r1, lsl #4
    6e5c:	svc	0x00c8f7fb
    6e60:	subls	r4, r7, r1, lsl #12
    6e64:			; <UNDEFINED> instruction: 0xf0002800
    6e68:	rsbcs	r8, r4, #-1795162112	; 0x95000000
    6e6c:			; <UNDEFINED> instruction: 0xf7fb4628
    6e70:	tstcs	r0, r8, ror ip
    6e74:			; <UNDEFINED> instruction: 0xf7fb4628
    6e78:	andcs	lr, r5, r8, asr #25
    6e7c:	stcl	7, cr15, [r4, #1004]!	; 0x3ec
    6e80:			; <UNDEFINED> instruction: 0x2322211c
    6e84:	tstcs	r1, r1, lsl #2
    6e88:	stmdals	r1, {r1, r9, sl, lr}^
    6e8c:	strtmi	r9, [r8], -r0
    6e90:	ldc	7, cr15, [lr, #1004]	; 0x3ec
    6e94:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6e98:	msrhi	SPSR_fxc, #192, 4
    6e9c:	bcs	945220 <log_oom_internal@plt+0x942424>
    6ea0:			; <UNDEFINED> instruction: 0x6da3a947
    6ea4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    6ea8:			; <UNDEFINED> instruction: 0xf7fb9400
    6eac:			; <UNDEFINED> instruction: 0xf1b0ebd0
    6eb0:	vmlal.s8	q8, d0, d0
    6eb4:	stmdbls	r7, {r4, r5, r7, r8, r9, pc}^
    6eb8:	strtmi	r2, [r8], -r0, lsl #4
    6ebc:	ldcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    6ec0:	ldrd	pc, [r0, -sp]
    6ec4:	svceq	0x0000f1be
    6ec8:	ldrbthi	pc, [r6], #-0	; <UNPREDICTABLE>
    6ecc:	stmdbcs	r0, {r0, r1, r3, r4, r5, r8, fp, ip, pc}
    6ed0:	strbthi	pc, [lr], #-0	; <UNPREDICTABLE>
    6ed4:	stmdals	r6!, {r1, r2, r5, r8, r9, fp, ip, pc}
    6ed8:			; <UNDEFINED> instruction: 0xf0002b00
    6edc:			; <UNDEFINED> instruction: 0xf8df8472
    6ee0:			; <UNDEFINED> instruction: 0xf04fc9e8
    6ee4:	tstls	r9, r0, lsl #16
    6ee8:			; <UNDEFINED> instruction: 0xf8df2301
    6eec:	ldrbtmi	r2, [ip], #2528	; 0x9e0
    6ef0:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6ef4:			; <UNDEFINED> instruction: 0xf8cd2664
    6ef8:	ldrbtmi	ip, [sl], #-48	; 0xffffffd0
    6efc:	ldmibgt	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f00:	andls	r4, r7, #2030043136	; 0x79000000
    6f04:	tstls	r0, r2, asr #12
    6f08:	andls	r4, lr, r1, asr #12
    6f0c:			; <UNDEFINED> instruction: 0xf8cd2020
    6f10:	ldrbtmi	lr, [ip], #16
    6f14:	streq	lr, [r1], -sp, asr #19
    6f18:	movwls	r4, #46632	; 0xb628
    6f1c:	movwls	r9, #25352	; 0x6308
    6f20:			; <UNDEFINED> instruction: 0xf8cd9303
    6f24:			; <UNDEFINED> instruction: 0xf8cd8028
    6f28:			; <UNDEFINED> instruction: 0xf8cd8014
    6f2c:			; <UNDEFINED> instruction: 0xf04fc044
    6f30:	tstls	r0, #28, 24	; 0x1c00
    6f34:			; <UNDEFINED> instruction: 0xf8cd930d
    6f38:			; <UNDEFINED> instruction: 0xf8cd803c
    6f3c:			; <UNDEFINED> instruction: 0xf7fbc048
    6f40:	cdpne	13, 0, cr14, cr1, cr8, {2}
    6f44:	strbhi	pc, [r1], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    6f48:	blls	106d834 <log_oom_internal@plt+0x106aa38>
    6f4c:			; <UNDEFINED> instruction: 0xf0002a00
    6f50:	ldmdbls	r8!, {r2, r3, r4, r5, r6, r8, r9, pc}
    6f54:	ldrd	lr, [r2], #-157	; 0xffffff63
    6f58:			; <UNDEFINED> instruction: 0xf0002900
    6f5c:	stmib	sp, {r0, r3, r4, r5, r6, r8, r9, pc}^
    6f60:	bls	1112768 <log_oom_internal@plt+0x110f96c>
    6f64:	tstcs	r0, r3, lsl #2
    6f68:	strtmi	r9, [r8], -r2
    6f6c:			; <UNDEFINED> instruction: 0xf8df9204
    6f70:	ldrbtmi	r2, [sl], #-2408	; 0xfffff698
    6f74:	bl	1ac4f68 <log_oom_internal@plt+0x1ac216c>
    6f78:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6f7c:	msrhi	SPSR_fxc, #192, 4
    6f80:	ldrdcs	pc, [r0], r4
    6f84:	ldmdavs	r3, {r1, r4, r6, r8, ip, sp, pc}
    6f88:			; <UNDEFINED> instruction: 0xf8dfb143
    6f8c:			; <UNDEFINED> instruction: 0x46281950
    6f90:			; <UNDEFINED> instruction: 0xf7fc4479
    6f94:	stmdacs	r0, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    6f98:	rscshi	pc, r1, #192, 4
    6f9c:	cmnlt	fp, sp, lsr fp
    6fa0:	stmib	sp, {r0, r9, sp}^
    6fa4:			; <UNDEFINED> instruction: 0xf8df2300
    6fa8:	tstcs	ip, r8, lsr r9
    6fac:	tstls	r2, r8, lsr #12
    6fb0:	tstcs	r0, fp, ror r4
    6fb4:	stc	7, cr15, [ip, #-1004]	; 0xfffffc14
    6fb8:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6fbc:	ldrbhi	pc, [r4, #-704]!	; 0xfffffd40	; <UNPREDICTABLE>
    6fc0:	cmnlt	fp, ip, lsr fp
    6fc4:	stmib	sp, {r0, r9, sp}^
    6fc8:			; <UNDEFINED> instruction: 0xf8df2300
    6fcc:	tstcs	ip, r8, lsl r9
    6fd0:	tstls	r2, r8, lsr #12
    6fd4:	tstcs	r0, fp, ror r4
    6fd8:	ldcl	7, cr15, [sl], #1004	; 0x3ec
    6fdc:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6fe0:	ldrhi	pc, [sp, #704]	; 0x2c0
    6fe4:	cmnlt	fp, lr, lsr fp
    6fe8:	stmib	sp, {r0, r9, sp}^
    6fec:			; <UNDEFINED> instruction: 0xf8df2300
    6ff0:			; <UNDEFINED> instruction: 0x211c38f8
    6ff4:	tstls	r2, r8, lsr #12
    6ff8:	tstcs	r0, fp, ror r4
    6ffc:	stcl	7, cr15, [r8], #1004	; 0x3ec
    7000:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    7004:	strhi	pc, [pc], -r0, asr #5
    7008:	cmnlt	fp, pc, lsr fp
    700c:	stmib	sp, {r0, r9, sp}^
    7010:			; <UNDEFINED> instruction: 0xf8df2300
    7014:			; <UNDEFINED> instruction: 0x211c38d8
    7018:	tstls	r2, r8, lsr #12
    701c:	tstcs	r0, fp, ror r4
    7020:	ldcl	7, cr15, [r6], {251}	; 0xfb
    7024:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    7028:	strthi	pc, [r1], -r0, asr #5
    702c:			; <UNDEFINED> instruction: 0x31c6f894
    7030:			; <UNDEFINED> instruction: 0xf10007da
    7034:	ldreq	r8, [fp, sp, ror #7]
    7038:	ldrbthi	pc, [sl], #256	; 0x100	; <UNPREDICTABLE>
    703c:	blcs	22bd0 <log_oom_internal@plt+0x1fdd4>
    7040:	ldrhi	pc, [r1, #64]	; 0x40
    7044:	tsteq	r1, #4, 2	; <UNPREDICTABLE>
    7048:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    704c:	ldrmi	r9, [r8], -fp, lsr #6
    7050:			; <UNDEFINED> instruction: 0xf7fb4479
    7054:	blls	b01d9c <log_oom_internal@plt+0xafefa0>
    7058:	stmdacs	r0, {r7, r9, sl, lr}
    705c:	ldrhi	pc, [sl], -r0
    7060:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7064:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7068:	bl	114505c <log_oom_internal@plt+0x1142260>
    706c:	stmiblt	r0!, {r7, r9, sl, lr}^
    7070:	ldrsbcc	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    7074:			; <UNDEFINED> instruction: 0xf0402b00
    7078:			; <UNDEFINED> instruction: 0xf8d487e8
    707c:			; <UNDEFINED> instruction: 0xf020017c
    7080:	blcs	87ca8 <log_oom_internal@plt+0x84eac>
    7084:	eorhi	pc, r1, r1
    7088:	ldrsbcc	pc, [r8, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    708c:	andeq	pc, r8, #35	; 0x23
    7090:			; <UNDEFINED> instruction: 0xf0002a02
    7094:			; <UNDEFINED> instruction: 0xf8b48796
    7098:	blcs	13720 <log_oom_internal@plt+0x10924>
    709c:	rsbhi	pc, r9, r1, asr #32
    70a0:	ldrsbcc	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    70a4:			; <UNDEFINED> instruction: 0xf0412b00
    70a8:			; <UNDEFINED> instruction: 0xf89480e8
    70ac:	ldrbeq	r3, [lr, r7, asr #3]
    70b0:	ldrhi	pc, [r0], r0, lsl #2
    70b4:			; <UNDEFINED> instruction: 0x31c6f894
    70b8:			; <UNDEFINED> instruction: 0xf1000658
    70bc:			; <UNDEFINED> instruction: 0xf01386be
    70c0:			; <UNDEFINED> instruction: 0xf0400f0c
    70c4:			; <UNDEFINED> instruction: 0x0619871a
    70c8:			; <UNDEFINED> instruction: 0xf8d4d537
    70cc:			; <UNDEFINED> instruction: 0xf7fb01b0
    70d0:			; <UNDEFINED> instruction: 0xf8d4edee
    70d4:			; <UNDEFINED> instruction: 0xf8d431a4
    70d8:	blcs	4f7b0 <log_oom_internal@plt+0x4c9b4>
    70dc:	pkhbtmi	r4, r0, r6, lsl #12
    70e0:	adchi	pc, r6, r1, asr #4
    70e4:	cmncs	sl, #212, 18	; 0x350000
    70e8:	tsteq	r3, r2, asr sl
    70ec:	sbcshi	pc, r7, #64	; 0x40
    70f0:	svceq	0x0000f1b8
    70f4:			; <UNDEFINED> instruction: 0xf8dfd00e
    70f8:	andcs	r3, r1, #0, 16
    70fc:			; <UNDEFINED> instruction: 0x4628211c
    7100:	ldrbtmi	r9, [fp], #-258	; 0xfffffefe
    7104:	stmib	sp, {r8, sp}^
    7108:			; <UNDEFINED> instruction: 0xf7fb2800
    710c:	cdpne	12, 0, cr14, cr1, cr2, {3}
    7110:	tsthi	r9, r1, asr #5	; <UNPREDICTABLE>
    7114:			; <UNDEFINED> instruction: 0xf7fb4630
    7118:	cmnlt	r0, r4, lsr #25
    711c:			; <UNDEFINED> instruction: 0x37dcf8df
    7120:	tstcs	ip, r1, lsl #4
    7124:	andcs	lr, r0, sp, asr #19
    7128:	ldrbtmi	r9, [fp], #-258	; 0xfffffefe
    712c:	strtmi	r2, [r8], -r0, lsl #2
    7130:	mcrr	7, 15, pc, lr, cr11	; <UNPREDICTABLE>
    7134:	vmull.p8	<illegal reg q8.5>, d1, d1
    7138:	stfvsd	f0, [r2, #116]!	; 0x74
    713c:	ldrbmi	r4, [r8], -r9, lsr #12
    7140:	ldc2l	7, cr15, [ip, #-1012]	; 0xfffffc0c
    7144:	vmlal.s8	q9, d0, d0
    7148:	stmdbls	r8!, {r1, r3, r4, r9, pc}
    714c:	stcvs	6, cr4, [r3, #352]!	; 0x160
    7150:			; <UNDEFINED> instruction: 0xf7fd462a
    7154:	stmdacs	r0, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    7158:	andshi	pc, r1, #192, 4
    715c:	cmplt	r2, r4, lsr sl
    7160:	cmplt	r3, r3, lsl r8
    7164:			; <UNDEFINED> instruction: 0x1798f8df
    7168:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    716c:	ldc2	7, cr15, [lr, #-1008]!	; 0xfffffc10
    7170:	vmlal.s8	q9, d0, d0
    7174:	bls	da798c <log_oom_internal@plt+0xda4b90>
    7178:	ldmdavs	r3, {r1, r4, r6, r8, ip, sp, pc}
    717c:			; <UNDEFINED> instruction: 0xf8dfb143
    7180:	strtmi	r1, [r8], -r4, lsl #15
    7184:			; <UNDEFINED> instruction: 0xf7fc4479
    7188:	stmdacs	r0, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    718c:	mvnshi	pc, r0, asr #5
    7190:	cmplt	r2, r7, lsr sl
    7194:	cmplt	r3, r3, lsl r8
    7198:			; <UNDEFINED> instruction: 0x176cf8df
    719c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    71a0:	stc2	7, cr15, [r4, #-1008]!	; 0xfffffc10
    71a4:	vmlal.s8	q9, d0, d0
    71a8:	bls	d67958 <log_oom_internal@plt+0xd64b5c>
    71ac:	ldmdavs	r3, {r1, r4, r6, r8, ip, sp, pc}
    71b0:			; <UNDEFINED> instruction: 0xf8dfb143
    71b4:			; <UNDEFINED> instruction: 0x46281758
    71b8:			; <UNDEFINED> instruction: 0xf7fc4479
    71bc:	stmdacs	r0, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    71c0:	bicshi	pc, sp, r0, asr #5
    71c4:			; <UNDEFINED> instruction: 0x1748f8df
    71c8:	bls	1158a70 <log_oom_internal@plt+0x1155c74>
    71cc:			; <UNDEFINED> instruction: 0xf7fc4479
    71d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    71d4:	bicshi	pc, r3, r0, asr #5
    71d8:			; <UNDEFINED> instruction: 0x1738f8df
    71dc:	bls	1198a84 <log_oom_internal@plt+0x1195c88>
    71e0:			; <UNDEFINED> instruction: 0xf7fc4479
    71e4:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    71e8:	bichi	pc, r9, r0, asr #5
    71ec:	ldmdbge	sl!, {r5, r7, r8, sl, fp, sp, lr}
    71f0:	bl	ec51e4 <log_oom_internal@plt+0xec23e8>
    71f4:	cmnlt	r3, sl, lsr fp
    71f8:	stmib	sp, {r0, r9, sp}^
    71fc:			; <UNDEFINED> instruction: 0xf8df2300
    7200:	tstcs	ip, r8, lsl r7
    7204:	tstls	r2, r8, lsr #12
    7208:	tstcs	r0, fp, ror r4
    720c:	bl	ff845200 <log_oom_internal@plt+0xff842404>
    7210:	vmull.p8	<illegal reg q8.5>, d1, d1
    7214:	cfstr32vs	mvfx8, [r0, #588]!	; 0x24c
    7218:	stmib	sp, {r8, r9, sp}^
    721c:	addsmi	r3, r8, #72, 6	; 0x20000001
    7220:	ldrhi	pc, [r8, #833]!	; 0x341
    7224:			; <UNDEFINED> instruction: 0xf7fda949
    7228:			; <UNDEFINED> instruction: 0xf110fa71
    722c:	strmi	r0, [r3], r2, lsl #30
    7230:	strhi	pc, [r5, #1]!
    7234:	vmlal.s8	q9, d1, d0
    7238:			; <UNDEFINED> instruction: 0xf8df8599
    723c:	ldrbmi	r3, [r3], r0, ror #13
    7240:	ldrtmi	r4, [sl], r6, lsr #12
    7244:	ldrbtmi	r9, [fp], #-3113	; 0xfffff3d7
    7248:			; <UNDEFINED> instruction: 0xf50d9f26
    724c:			; <UNDEFINED> instruction: 0x9328789a
    7250:			; <UNDEFINED> instruction: 0x36ccf8df
    7254:			; <UNDEFINED> instruction: 0x932b447b
    7258:	strbmi	r9, [r1], -r9, asr #16
    725c:	stmib	sp, {r8, r9, sp}^
    7260:	stmib	sp, {r1, r3, r6, r8, r9, ip, sp}^
    7264:			; <UNDEFINED> instruction: 0xf7fc334c
    7268:	stmdacs	r0, {r0, r2, r9, fp, ip, sp, lr, pc}
    726c:	ldrbhi	pc, [r8, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    7270:			; <UNDEFINED> instruction: 0xf001984d
    7274:	stmdbge	sl, {r2, r4, r5, r7, pc}^
    7278:			; <UNDEFINED> instruction: 0xf874f7fc
    727c:	stmdals	sp, {r0, r1, r3, r6, r8, fp, sp, pc}^
    7280:			; <UNDEFINED> instruction: 0xf92af7fc
    7284:	stmdals	sp, {r2, r3, r6, r8, fp, sp, pc}^
    7288:			; <UNDEFINED> instruction: 0xf84af7fc
    728c:	movtcs	lr, #43485	; 0xa9dd
    7290:	bcs	2d338 <log_oom_internal@plt+0x2a53c>
    7294:	svclt	0x0008994c
    7298:	stmdals	fp!, {r1, r9, sl, lr}
    729c:	svclt	0x00082b00
    72a0:	stmdbcs	r0, {r0, r1, r9, sl, lr}
    72a4:	addshi	pc, r6, r1
    72a8:	stmdacs	r0, {r3, fp, ip, sp, lr}
    72ac:	rsbshi	pc, r7, r1
    72b0:			; <UNDEFINED> instruction: 0xc670f8df
    72b4:			; <UNDEFINED> instruction: 0x0670f8df
    72b8:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    72bc:	andne	lr, r1, sp, asr #19
    72c0:			; <UNDEFINED> instruction: 0xf8dfa848
    72c4:			; <UNDEFINED> instruction: 0xf8cd1668
    72c8:	ldrbtmi	ip, [r9], #-0
    72cc:	bl	fffc52c0 <log_oom_internal@plt+0xfffc24c4>
    72d0:	vmlal.s8	q9, d1, d0
    72d4:	stmdals	sp, {r1, r3, r4, r8, sl, pc}^
    72d8:	adcsle	r2, sp, r0, lsl #16
    72dc:			; <UNDEFINED> instruction: 0xffe6f7fb
    72e0:			; <UNDEFINED> instruction: 0x4620e7ba
    72e4:	b	fe1452d8 <log_oom_internal@plt+0xfe1424dc>
    72e8:	mrrcle	8, 0, r2, sl, cr2
    72ec:	sbclt	r4, r0, #104, 4	; 0x80000006
    72f0:	bleq	439f8 <log_oom_internal@plt+0x40bfc>
    72f4:	tstlt	r8, r0, lsr r8
    72f8:			; <UNDEFINED> instruction: 0xf8a0f7fe
    72fc:	tstlt	r8, r1, lsr r8
    7300:	bl	1e452f4 <log_oom_internal@plt+0x1e424f8>
    7304:	tstlt	r8, r2, lsr r8
    7308:	bl	fe0452fc <log_oom_internal@plt+0xfe042500>
    730c:	tstlt	r8, r3, lsr r8
    7310:	b	ffe45304 <log_oom_internal@plt+0xffe42508>
    7314:			; <UNDEFINED> instruction: 0x2618f8df
    7318:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    731c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7320:	blls	15e1390 <log_oom_internal@plt+0x15de594>
    7324:			; <UNDEFINED> instruction: 0xf04f405a
    7328:			; <UNDEFINED> instruction: 0xf0410300
    732c:	ldrbmi	r8, [r8], -r1, lsr #32
    7330:	pop	{r0, r3, r4, r6, ip, sp, pc}
    7334:	qsub8mi	r8, r0, r0
    7338:	b	16c532c <log_oom_internal@plt+0x16c2530>
    733c:	ldclle	8, cr2, [r5, #8]
    7340:	ldrbvs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7344:			; <UNDEFINED> instruction: 0xf8df4629
    7348:	vqrshl.s8	q10, q8, q8
    734c:			; <UNDEFINED> instruction: 0xf8df636a
    7350:	ldrbtmi	r2, [lr], #-1516	; 0xfffffa14
    7354:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7358:			; <UNDEFINED> instruction: 0xf5042003
    735c:	strmi	r7, [r2], #-1095	; 0xfffffbb9
    7360:	strmi	lr, [r0], -sp, asr #19
    7364:	ldcl	7, cr15, [r8], {251}	; 0xfb
    7368:	strb	r4, [r3, r3, lsl #13]
    736c:			; <UNDEFINED> instruction: 0xf7fb4620
    7370:	stmdacs	r6, {r6, r9, fp, sp, lr, pc}
    7374:	stcge	7, cr15, [r1], #508	; 0x1fc
    7378:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    737c:			; <UNDEFINED> instruction: 0xf8df4629
    7380:	vrshl.s8	q9, q2, q8
    7384:			; <UNDEFINED> instruction: 0xf8df6372
    7388:	ldrbtmi	r4, [r8], #-1472	; 0xfffffa40
    738c:			; <UNDEFINED> instruction: 0xf500447a
    7390:	ldrbtmi	r7, [ip], #-71	; 0xffffffb9
    7394:	stmib	sp, {r0, r1, r9, ip, sp}^
    7398:	andcs	r0, r7, r0, lsl #8
    739c:	ldc	7, cr15, [ip], #1004	; 0x3ec
    73a0:			; <UNDEFINED> instruction: 0xf8dfe48b
    73a4:	strtmi	r6, [r9], -r8, lsr #11
    73a8:	strmi	pc, [r4, #2271]!	; 0x8df
    73ac:	msrvs	SPSR_fsx, #64, 4
    73b0:	strcs	pc, [r0, #2271]!	; 0x8df
    73b4:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
    73b8:			; <UNDEFINED> instruction: 0xe7cd447a
    73bc:	stmib	sp, {r0, r4, r5, r8, r9, sl, fp, ip, pc}^
    73c0:	stmib	sp, {r0, r1, r2, r6, sl, lr}^
    73c4:	strbls	r4, [fp], #-1097	; 0xfffffbb7
    73c8:	svceq	0x0000f1b8
    73cc:	cmnhi	pc, #0	; <UNPREDICTABLE>
    73d0:			; <UNDEFINED> instruction: 0xf7fba847
    73d4:	stmdbls	r7, {r3, r4, r5, r9, fp, sp, lr, pc}^
    73d8:	bge	1332114 <log_oom_internal@plt+0x132f318>
    73dc:			; <UNDEFINED> instruction: 0xf7ff4620
    73e0:			; <UNDEFINED> instruction: 0xf8dffbb1
    73e4:			; <UNDEFINED> instruction: 0xf8df2574
    73e8:			; <UNDEFINED> instruction: 0x46231574
    73ec:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    73f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    73f4:			; <UNDEFINED> instruction: 0xf7fb4478
    73f8:			; <UNDEFINED> instruction: 0x4606ea9e
    73fc:			; <UNDEFINED> instruction: 0xf0002800
    7400:	stmdavc	fp!, {r0, r6, r8, pc}^
    7404:			; <UNDEFINED> instruction: 0xf0402b00
    7408:	andcs	r8, r0, #252, 2	; 0x3f
    740c:			; <UNDEFINED> instruction: 0x46114630
    7410:	stcl	7, cr15, [lr], #1004	; 0x3ec
    7414:	stmdacs	r0, {r0, r9, sl, lr}
    7418:	orrshi	pc, r4, #0
    741c:	ldrtmi	r2, [r0], -r4, ror #4
    7420:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7424:	tstcs	r0, r1, lsl #4
    7428:			; <UNDEFINED> instruction: 0xf7fb4630
    742c:	strmi	lr, [r4], -r2, ror #25
    7430:			; <UNDEFINED> instruction: 0xf0002800
    7434:	strmi	r8, [r1], -fp, lsl #8
    7438:	ldrtmi	r2, [r0], -r4, ror #4
    743c:	b	fef45430 <log_oom_internal@plt+0xfef42634>
    7440:	strtmi	r2, [r1], -r4, ror #4
    7444:			; <UNDEFINED> instruction: 0xf7fb4630
    7448:	smlabbcs	r0, ip, r9, lr
    744c:			; <UNDEFINED> instruction: 0xf7fb4630
    7450:	ldrdcs	lr, [r5], -ip
    7454:	b	ffe45448 <log_oom_internal@plt+0xffe4264c>
    7458:	strmi	r9, [r2], -r7, asr #18
    745c:	stmdbcs	r0, {r2, r3, r6, fp, ip, pc}
    7460:	bicshi	pc, r3, r0
    7464:	ldrbtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7468:	andls	r2, r6, r2, lsr #6
    746c:	tstls	r4, ip, ror r4
    7470:	mrscs	r9, (UNDEF: 1)
    7474:	ldrtmi	r9, [r0], -r2, lsl #8
    7478:	movwls	r2, #21532	; 0x541c
    747c:	tstls	r3, r7, lsl #8
    7480:			; <UNDEFINED> instruction: 0xf7fb9101
    7484:	vmlane.f32	s28, s9, s13
    7488:	asrshi	pc, r0, #5	; <UNPREDICTABLE>
    748c:	ldrtmi	r2, [r1], -r0, lsl #4
    7490:			; <UNDEFINED> instruction: 0xf7fd4640
    7494:			; <UNDEFINED> instruction: 0xf1b0fbb3
    7498:	blle	14ca0a0 <log_oom_internal@plt+0x14c72a4>
    749c:			; <UNDEFINED> instruction: 0x46404639
    74a0:	ldrtmi	r2, [r2], -r0, lsl #6
    74a4:	stc2	7, cr15, [r8, #-1012]	; 0xfffffc0c
    74a8:	bleq	43b70 <log_oom_internal@plt+0x40d74>
    74ac:	stmdage	r8, {r1, r3, r6, r8, r9, fp, ip, lr, pc}^
    74b0:	bl	ffac54a4 <log_oom_internal@plt+0xffac26a8>
    74b4:	cmplt	r2, r8, asr #20
    74b8:	cmplt	r3, r3, lsl r8
    74bc:	strtne	pc, [r8], #2271	; 0x8df
    74c0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    74c4:	blx	fe4c54be <log_oom_internal@plt+0xfe4c26c2>
    74c8:	bleq	43b90 <log_oom_internal@plt+0x40d94>
    74cc:	stmdage	sl, {r1, r3, r4, r5, r8, r9, fp, ip, lr, pc}^
    74d0:	stmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74d4:	cmplt	r2, sl, asr #20
    74d8:	cmplt	r3, r3, lsl r8
    74dc:	strne	pc, [ip], #2271	; 0x8df
    74e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    74e4:	blx	fe0c54de <log_oom_internal@plt+0xfe0c26e2>
    74e8:	bleq	43bb0 <log_oom_internal@plt+0x40db4>
    74ec:	stmdage	fp, {r1, r3, r5, r8, r9, fp, ip, lr, pc}^
    74f0:	b	9c54e4 <log_oom_internal@plt+0x9c26e8>
    74f4:	cmplt	r2, fp, asr #20
    74f8:	cmplt	r3, r3, lsl r8
    74fc:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7500:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7504:	blx	1cc54fe <log_oom_internal@plt+0x1cc2702>
    7508:	bleq	43bd0 <log_oom_internal@plt+0x40dd4>
    750c:	stmdage	r9, {r1, r3, r4, r8, r9, fp, ip, lr, pc}^
    7510:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7514:	cmplt	r2, r9, asr #20
    7518:	cmplt	r3, r3, lsl r8
    751c:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7520:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7524:	blx	18c551e <log_oom_internal@plt+0x18c2722>
    7528:	bleq	43bf0 <log_oom_internal@plt+0x40df4>
    752c:	tstcs	r0, sl, lsl #22
    7530:			; <UNDEFINED> instruction: 0xf7fb4630
    7534:	vmlane.f64	d14, d4, d2
    7538:	ldrhi	pc, [r2, #-704]	; 0xfffffd40
    753c:			; <UNDEFINED> instruction: 0xf7fc2000
    7540:	strmi	pc, [r3], r7, asr #30
    7544:			; <UNDEFINED> instruction: 0xf7fb4630
    7548:	stmdals	fp, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}^
    754c:			; <UNDEFINED> instruction: 0xf7fbb108
    7550:	stmdals	sl, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    7554:			; <UNDEFINED> instruction: 0xf7fbb108
    7558:	stmdals	r9, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    755c:			; <UNDEFINED> instruction: 0xf7fbb108
    7560:	stmdals	r8, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    7564:			; <UNDEFINED> instruction: 0xf7fbb108
    7568:	stmdals	r7, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    756c:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7570:	andcs	lr, r0, r0, asr #13
    7574:	ldmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7578:	vsub.i8	d2, d0, d2
    757c:	strtmi	r8, [r8], -r7, ror #1
    7580:	b	fe645574 <log_oom_internal@plt+0xfe642778>
    7584:			; <UNDEFINED> instruction: 0xf7fb9846
    7588:	stmdals	r5, {r3, r5, r6, fp, sp, lr, pc}^
    758c:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7590:			; <UNDEFINED> instruction: 0xf7fb983b
    7594:	stmdals	r6!, {r1, r5, r6, fp, sp, lr, pc}
    7598:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    759c:			; <UNDEFINED> instruction: 0xf7fb983a
    75a0:	ldmdals	r9!, {r2, r3, r4, r6, fp, sp, lr, pc}
    75a4:	ldmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75a8:			; <UNDEFINED> instruction: 0xf7fb9838
    75ac:	ldmdals	r7!, {r1, r2, r4, r6, fp, sp, lr, pc}
    75b0:			; <UNDEFINED> instruction: 0xf7fbb108
    75b4:	ldmdals	r6!, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    75b8:			; <UNDEFINED> instruction: 0xf7fbb108
    75bc:	ldmdals	r5!, {r6, r7, r8, r9, fp, sp, lr, pc}
    75c0:			; <UNDEFINED> instruction: 0xf7fbb108
    75c4:	ldmdals	r4!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    75c8:			; <UNDEFINED> instruction: 0xf7fbb108
    75cc:	blls	a024b4 <log_oom_internal@plt+0x9ff6b8>
    75d0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    75d4:	strbvc	pc, [r4, r7, lsl #10]!	; <UNPREDICTABLE>
    75d8:	eorsle	r4, r3, fp, asr #10
    75dc:	andcs	r4, sl, r6, ror #23
    75e0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    75e4:			; <UNDEFINED> instruction: 0xf7fb6819
    75e8:			; <UNDEFINED> instruction: 0xf7ffeac6
    75ec:	ldmdals	r3!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, pc}
    75f0:			; <UNDEFINED> instruction: 0x4641ab30
    75f4:			; <UNDEFINED> instruction: 0xf7fd2200
    75f8:			; <UNDEFINED> instruction: 0x4683ff3d
    75fc:	bllt	1c45600 <log_oom_internal@plt+0x1c42804>
    7600:			; <UNDEFINED> instruction: 0xf7fb2100
    7604:	ldr	lr, [r8], #-2708	; 0xfffff56c
    7608:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
    760c:	bl	ff645600 <log_oom_internal@plt+0xff642804>
    7610:			; <UNDEFINED> instruction: 0xf7ff9038
    7614:	andcs	fp, r0, r6, lsr #23
    7618:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    761c:	stcle	8, cr2, [lr, #8]!
    7620:			; <UNDEFINED> instruction: 0x46414cd7
    7624:	vtst.8	q10, q8, <illegal reg q3.5>
    7628:	bmi	ff5d8524 <log_oom_internal@plt+0xff5d5728>
    762c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    7630:			; <UNDEFINED> instruction: 0xf500447a
    7634:	andcc	r7, r3, #86	; 0x56
    7638:	streq	lr, [r0], #-2509	; 0xfffff633
    763c:			; <UNDEFINED> instruction: 0xf7fb2003
    7640:	ldr	lr, [ip, ip, ror #22]
    7644:	bleq	43788 <log_oom_internal@plt+0x4098c>
    7648:	bmi	ff440fa0 <log_oom_internal@plt+0xff43e1a4>
    764c:	str	r4, [r0], #1146	; 0x47a
    7650:	ldrbtmi	r4, [r9], #-2511	; 0xfffff631
    7654:	andcs	lr, r0, r3, lsl #9
    7658:	stmia	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    765c:	stcle	8, cr2, [lr, #8]
    7660:	strbmi	r4, [r1], -ip, asr #25
    7664:	vpmax.s8	q10, q8, q6
    7668:	stmiami	ip, {r2, r4, r6, r7, r8, r9, lr}^
    766c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7670:			; <UNDEFINED> instruction: 0xf5024478
    7674:	stmib	sp, {r1, r2, r4, r6, r9, ip, sp, lr}^
    7678:	cfstrdne	mvd2, [r2], {0}
    767c:			; <UNDEFINED> instruction: 0xf7fb2003
    7680:	ldrb	lr, [ip, -ip, asr #22]!
    7684:	vqdmulh.s<illegal width 8>	q10, q8, q3
    7688:	stmibmi	r6, {r1, r2, r5, r9, sp, lr}^
    768c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7690:	movtvc	pc, #58627	; 0xe503	; <UNPREDICTABLE>
    7694:			; <UNDEFINED> instruction: 0xf7fb3103
    7698:			; <UNDEFINED> instruction: 0x4683ebb2
    769c:	stmib	sp, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    76a0:	movwcs	r2, #45826	; 0xb302
    76a4:	andscs	r9, ip, #0, 6
    76a8:			; <UNDEFINED> instruction: 0x21004bbf
    76ac:	strtmi	r9, [r8], -r4, lsl #4
    76b0:	andcs	r4, r1, #2063597568	; 0x7b000000
    76b4:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76b8:			; <UNDEFINED> instruction: 0xf6bf1e01
    76bc:	andcs	sl, r0, r9, lsl sp
    76c0:			; <UNDEFINED> instruction: 0xf7fb9128
    76c4:	stmdbls	r8!, {r1, r2, r4, r7, fp, sp, lr, pc}
    76c8:			; <UNDEFINED> instruction: 0xf77f2802
    76cc:	ldcmi	15, cr10, [r7], #352	; 0x160
    76d0:	bicpl	pc, pc, #64, 4
    76d4:	ldmmi	r7!, {r1, r2, r4, r5, r7, r9, fp, lr}
    76d8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    76dc:			; <UNDEFINED> instruction: 0xf5024478
    76e0:	stmib	sp, {r1, r2, r4, r6, r9, ip, sp, lr}^
    76e4:	strmi	r2, [r2], -r0, lsl #8
    76e8:	andcc	r2, r3, #3
    76ec:	bl	5456e0 <log_oom_internal@plt+0x5428e4>
    76f0:	ldmibmi	r1!, {r0, r2, r6, r8, r9, sl, sp, lr, pc}
    76f4:	ldrbtmi	r6, [r9], #-3424	; 0xfffff2a0
    76f8:	b	ff4c56ec <log_oom_internal@plt+0xff4c28f0>
    76fc:	bllt	1d05700 <log_oom_internal@plt+0x1d02904>
    7700:	strtmi	r4, [sl], -lr, lsr #19
    7704:	ldrbtmi	r6, [r9], #-3424	; 0xfffff2a0
    7708:	b	ff2c56fc <log_oom_internal@plt+0xff2c2900>
    770c:	bllt	1805710 <log_oom_internal@plt+0x1802914>
    7710:	ldrbmi	r4, [r8], -fp, lsr #25
    7714:	vpmax.s8	d20, d16, d27
    7718:	stmibmi	fp!, {r2, r7, r8, r9, lr}
    771c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7720:	ldrbvc	pc, [r2], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    7724:	andcc	r4, r3, #2030043136	; 0x79000000
    7728:			; <UNDEFINED> instruction: 0xf7fb9400
    772c:	stmibmi	r7!, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    7730:	bmi	fe9d8fb8 <log_oom_internal@plt+0xfe9d61bc>
    7734:	orrmi	pc, r5, #64, 4
    7738:			; <UNDEFINED> instruction: 0xf5014479
    773c:	stmibmi	r5!, {r1, r4, r6, sl, ip, sp, lr}
    7740:	strls	r4, [r0], #-1146	; 0xfffffb86
    7744:	andcc	r4, r3, #2030043136	; 0x79000000
    7748:	b	ff84573c <log_oom_internal@plt+0xff842940>
    774c:	strbmi	r4, [r1], -r2, lsr #25
    7750:	vadd.i8	d20, d16, d18
    7754:	bmi	fe898644 <log_oom_internal@plt+0xfe895848>
    7758:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    775c:			; <UNDEFINED> instruction: 0xe768447a
    7760:	vqdmulh.s<illegal width 8>	d20, d16, d16
    7764:	stmibmi	r0!, {r0, r3, r5, r7, r9, lr}
    7768:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    776c:	cmpvc	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
    7770:			; <UNDEFINED> instruction: 0xf7fb3103
    7774:	str	lr, [r5, -r4, asr #22]
    7778:	vfma.f32	d20, d16, d12
    777c:	bmi	fe71863c <log_oom_internal@plt+0xfe715840>
    7780:	ldrbtmi	r4, [ip], #-2460	; 0xfffff664
    7784:			; <UNDEFINED> instruction: 0xf504447a
    7788:	ldrbtmi	r7, [r9], #-1106	; 0xfffffbae
    778c:	strls	r3, [r0], #-515	; 0xfffffdfd
    7790:	b	fef45784 <log_oom_internal@plt+0xfef42988>
    7794:	vfma.f32	d20, d16, d8
    7798:	bmi	fe618664 <log_oom_internal@plt+0xfe615868>
    779c:	ldrbtmi	r4, [ip], #-2456	; 0xfffff668
    77a0:			; <UNDEFINED> instruction: 0xf504447a
    77a4:	ldrbtmi	r7, [r9], #-1106	; 0xfffffbae
    77a8:	strls	r3, [r0], #-515	; 0xfffffdfd
    77ac:	b	febc57a0 <log_oom_internal@plt+0xfebc29a4>
    77b0:	ldrbtmi	r4, [r9], #-2452	; 0xfffff66c
    77b4:	bllt	fe3c57b8 <log_oom_internal@plt+0xfe3c29bc>
    77b8:	sub	pc, ip, #14614528	; 0xdf0000
    77bc:			; <UNDEFINED> instruction: 0xf7ff44fe
    77c0:	ldmmi	r2, {r0, r2, r7, r8, r9, fp, ip, sp, pc}
    77c4:			; <UNDEFINED> instruction: 0xf7ff4478
    77c8:	strbmi	fp, [r0], -sl, lsl #23
    77cc:			; <UNDEFINED> instruction: 0xf7fb9128
    77d0:	stmdbls	r8!, {r4, fp, sp, lr, pc}
    77d4:			; <UNDEFINED> instruction: 0xf77f2802
    77d8:	stcmi	14, cr10, [sp], {210}	; 0xd2
    77dc:	bicmi	pc, pc, #64, 4
    77e0:	stmmi	sp, {r2, r3, r7, r9, fp, lr}
    77e4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    77e8:	smlsldx	r4, r2, r8, r4
    77ec:			; <UNDEFINED> instruction: 0xf7fb2000
    77f0:	stmdacs	r2, {fp, sp, lr, pc}
    77f4:	cmnhi	sp, r0, lsl #6	; <UNPREDICTABLE>
    77f8:	sbcslt	r4, fp, #805306374	; 0x30000006
    77fc:	bleq	43f10 <log_oom_internal@plt+0x41114>
    7800:	strtmi	lr, [r1], -r0, lsr #13
    7804:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7808:	stmibmi	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    780c:			; <UNDEFINED> instruction: 0xe6294479
    7810:	cmpeq	lr, #4, 2	; <UNPREDICTABLE>
    7814:	stmdals	r8!, {r0, r2, r3, r6, r9, fp, sp, pc}
    7818:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    781c:			; <UNDEFINED> instruction: 0x461e4619
    7820:	teqhi	r4, sp, asr #17	; <UNPREDICTABLE>
    7824:	blx	ff8c5820 <log_oom_internal@plt+0xff8c2a24>
    7828:			; <UNDEFINED> instruction: 0x46414b7d
    782c:			; <UNDEFINED> instruction: 0x4628221c
    7830:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    7834:			; <UNDEFINED> instruction: 0xf7fb2201
    7838:	cdpne	8, 0, cr14, cr1, cr12, {6}
    783c:	vaddw.s8	<illegal reg q12.5>, q0, d27
    7840:	ldmdbge	r2, {r0, r2, r3, r4, r5, r7, r9, pc}^
    7844:			; <UNDEFINED> instruction: 0xf7fb4630
    7848:	bls	1381a58 <log_oom_internal@plt+0x137ec5c>
    784c:	bcs	19060 <log_oom_internal@plt+0x16264>
    7850:	mvnshi	pc, #0
    7854:	ldmdbmi	r4!, {r0, r1, r4, r5, r6, fp, lr}^
    7858:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    785c:	smlabtcs	r1, sp, r9, lr
    7860:	bmi	1c8fc68 <log_oom_internal@plt+0x1c8ce6c>
    7864:	strtmi	r9, [r8], -r0
    7868:			; <UNDEFINED> instruction: 0xf7fa447a
    786c:			; <UNDEFINED> instruction: 0xf1b0eef0
    7870:	vmlal.s8	q8, d0, d0
    7874:	stmdals	sp, {r0, r1, r4, r7, r8, r9, pc}^
    7878:	mcr	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    787c:			; <UNDEFINED> instruction: 0x31c6f894
    7880:	bllt	ff685884 <log_oom_internal@plt+0xff682a88>
    7884:	andeq	r5, r1, sl, ror r0
    7888:			; <UNDEFINED> instruction: 0x000153b0
    788c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7890:	andeq	r5, r1, ip, rrx
    7894:	andeq	r5, r1, r2, ror #6
    7898:	andeq	r3, r0, r8, asr fp
    789c:	andeq	r3, r0, r0, asr fp
    78a0:	andeq	r3, r0, r4, asr r3
    78a4:	andeq	r3, r0, sl, asr r3
    78a8:	andeq	r3, r0, ip, asr r3
    78ac:	andeq	r3, r0, r6, asr r3
    78b0:	andeq	r3, r0, r6, ror #6
    78b4:	andeq	r3, r0, lr, lsr #5
    78b8:			; <UNDEFINED> instruction: 0x000032b4
    78bc:			; <UNDEFINED> instruction: 0x000032b6
    78c0:	strdeq	r5, [r1], -r4
    78c4:			; <UNDEFINED> instruction: 0x000032ba
    78c8:	andeq	r3, r0, sl, ror r2
    78cc:	andeq	r3, r0, r6, ror r2
    78d0:	andeq	r3, r0, r0, lsl #5
    78d4:	andeq	r3, r0, r6, asr #3
    78d8:	andeq	r3, r0, sl, lsl r2
    78dc:	andeq	r3, r0, r0, lsr #9
    78e0:	andeq	r3, r0, ip, ror #3
    78e4:	ldrdeq	r3, [r0], -r0
    78e8:			; <UNDEFINED> instruction: 0x000031b4
    78ec:	muleq	r0, r8, r1
    78f0:	strdeq	r2, [r0], -r0
    78f4:	andeq	r2, r0, r2, ror #23
    78f8:	andeq	r3, r0, r2, lsl r2
    78fc:	andeq	r3, r0, r6, asr r1
    7900:			; <UNDEFINED> instruction: 0x000032be
    7904:	muleq	r0, r4, r2
    7908:	andeq	r3, r0, sl, ror #4
    790c:	andeq	r3, r0, r8, asr #4
    7910:	andeq	r3, r0, r0, asr r1
    7914:	andeq	r3, r0, r0, asr r1
    7918:	andeq	r3, r0, ip, lsr r1
    791c:	andeq	r2, r0, sl, lsr #24
    7920:	andeq	r2, r0, ip, lsl ip
    7924:	andeq	r2, r0, ip, lsr r9
    7928:	andeq	r2, r0, lr, ror r8
    792c:	muleq	r0, r2, r0
    7930:	ldrdeq	r4, [r1], -r0
    7934:	andeq	r2, r0, sl, lsr #7
    7938:	strdeq	r3, [r0], -r0
    793c:	andeq	r2, r0, lr, lsr r0
    7940:			; <UNDEFINED> instruction: 0x000036ba
    7944:	andeq	r2, r0, r8
    7948:	andeq	r2, r0, lr, lsl #26
    794c:	andeq	r2, r0, r4, lsl #9
    7950:	andeq	r3, r0, lr, lsl #13
    7954:	ldrdeq	r1, [r0], -ip
    7958:	ldrdeq	r2, [r0], -r8
    795c:	ldrdeq	r2, [r0], -lr
    7960:	andeq	r2, r0, r0, ror #25
    7964:	andeq	r2, r0, ip, ror #24
    7968:	andeq	r2, r0, r6, ror #30
    796c:	andeq	r2, r0, r6, lsr pc
    7970:	andeq	r2, r0, r6, lsl #30
    7974:	ldrdeq	r2, [r0], -lr
    7978:	strdeq	r0, [r0], -r4
    797c:	ldrdeq	r2, [r0], -r6
    7980:	andeq	r2, r0, ip, lsr #1
    7984:	andeq	r3, r0, r6, lsl r4
    7988:	andeq	r1, r0, r4, ror #26
    798c:	andeq	r2, r0, r4, lsr #16
    7990:	andeq	r2, r0, lr, lsl r8
    7994:	andeq	r2, r0, ip, rrx
    7998:	ldrdeq	r3, [r0], -r6
    799c:	andeq	r1, r0, r4, lsr #26
    79a0:			; <UNDEFINED> instruction: 0x000033b8
    79a4:	andeq	r1, r0, r6, lsl #26
    79a8:	andeq	r2, r0, ip, asr ip
    79ac:	andeq	r2, r0, r0
    79b0:	andeq	r3, r0, sl, ror #6
    79b4:			; <UNDEFINED> instruction: 0x00001cb8
    79b8:	andeq	r2, r0, lr, asr sl
    79bc:	andeq	r2, r0, sl, lsr #20
    79c0:	andeq	r3, r0, r8, lsr #6
    79c4:	andeq	r1, r0, r6, ror ip
    79c8:	andeq	r2, r0, r8, lsr r1
    79cc:	andeq	r3, r0, ip, lsl #6
    79d0:	andeq	r1, r0, r4, asr ip
    79d4:	andeq	r2, r0, r0, ror #9
    79d8:	andeq	r1, r0, r0, lsl #31
    79dc:	andeq	r3, r0, sl, ror #5
    79e0:	andeq	r1, r0, r8, lsr ip
    79e4:	ldrdeq	r3, [r0], -ip
    79e8:	andeq	r1, r0, sl, lsr #24
    79ec:	andeq	r3, r0, r2, asr #5
    79f0:	andeq	r1, r0, r0, lsl ip
    79f4:	andeq	r2, r0, r2, ror r2
    79f8:	andeq	r3, r0, r6, lsr #5
    79fc:	strdeq	r1, [r0], -r4
    7a00:	andeq	r2, r0, sl, ror r2
    7a04:			; <UNDEFINED> instruction: 0x000026be
    7a08:			; <UNDEFINED> instruction: 0x000026b4
    7a0c:	andeq	r2, r0, ip, lsr #13
    7a10:	strdeq	r1, [r0], -r4
    7a14:	andeq	r3, r0, lr, asr r2
    7a18:	andeq	r1, r0, ip, lsr #23
    7a1c:	andeq	r2, r0, r4, ror #12
    7a20:	andeq	r2, r0, sl, lsl #19
    7a24:	muleq	r0, ip, r3
    7a28:	ldrdeq	r2, [r0], -lr
    7a2c:	andeq	r2, r0, ip, lsl #19
    7a30:	msreq	SPSR_s, #4, 2
    7a34:	stmdals	r8!, {r0, r2, r3, r6, r9, fp, sp, pc}
    7a38:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7a3c:			; <UNDEFINED> instruction: 0x461e4619
    7a40:	teqhi	r4, sp, asr #17	; <UNPREDICTABLE>
    7a44:			; <UNDEFINED> instruction: 0xf9d2f7fd
    7a48:	mrccc	8, 0, APSR_nzcv, cr8, cr15, {6}
    7a4c:	andscs	r4, ip, #68157440	; 0x4100000
    7a50:	andls	r4, r0, #40, 12	; 0x2800000
    7a54:	andcs	r4, r1, #2063597568	; 0x7b000000
    7a58:	svc	0x00baf7fa
    7a5c:			; <UNDEFINED> instruction: 0x912b1e01
    7a60:	eorhi	pc, pc, #192, 4
    7a64:			; <UNDEFINED> instruction: 0x4630a952
    7a68:	svc	0x0070f7fa
    7a6c:	strmi	r9, [r3], -sp, asr #20
    7a70:			; <UNDEFINED> instruction: 0xf0002a00
    7a74:			; <UNDEFINED> instruction: 0xf8df8324
    7a78:			; <UNDEFINED> instruction: 0xf8df0df0
    7a7c:	ldrbtmi	r1, [r8], #-3568	; 0xfffff210
    7a80:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    7a84:	tstcs	r0, r1, lsl #2
    7a88:	stclcs	8, cr15, [r4, #892]!	; 0x37c
    7a8c:	strtmi	r9, [r8], -r0
    7a90:			; <UNDEFINED> instruction: 0xf7fa447a
    7a94:	mcrne	13, 0, lr, cr1, cr12, {6}
    7a98:	vaddw.s8	<illegal reg q12.5>, q0, d27
    7a9c:	stmdals	sp, {r0, r2, r3, r4, r5, r7, r9, pc}^
    7aa0:	ldcl	7, cr15, [sl, #1000]	; 0x3e8
    7aa4:	blt	ff2c5aa8 <log_oom_internal@plt+0xff2c2cac>
    7aa8:			; <UNDEFINED> instruction: 0xf7fa2000
    7aac:	stmdacs	r2, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    7ab0:	stclge	7, cr15, [r5, #-508]!	; 0xfffffe04
    7ab4:	ldcmi	8, cr15, [ip, #892]!	; 0x37c
    7ab8:			; <UNDEFINED> instruction: 0xf8df4641
    7abc:			; <UNDEFINED> instruction: 0xf44f2dbc
    7ac0:			; <UNDEFINED> instruction: 0xf8df639c
    7ac4:	ldrbtmi	r0, [ip], #-3512	; 0xfffff248
    7ac8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7acc:			; <UNDEFINED> instruction: 0xf8dfe607
    7ad0:			; <UNDEFINED> instruction: 0x46402db0
    7ad4:	stcmi	8, cr15, [ip, #892]!	; 0x37c
    7ad8:	tstvs	pc, #64, 4	; <UNPREDICTABLE>
    7adc:	stcne	8, cr15, [r8, #892]!	; 0x37c
    7ae0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    7ae4:	subvc	pc, sl, #8388608	; 0x800000
    7ae8:	andls	r4, r0, #2030043136	; 0x79000000
    7aec:			; <UNDEFINED> instruction: 0xf7fb1ce2
    7af0:			; <UNDEFINED> instruction: 0xf8dfe90e
    7af4:			; <UNDEFINED> instruction: 0x46212d98
    7af8:	ldceq	8, cr15, [r4, #892]	; 0x37c
    7afc:	teqvs	fp, #64, 4	; <UNPREDICTABLE>
    7b00:	ldcpl	8, cr15, [r0, #892]	; 0x37c
    7b04:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7b08:	subvc	pc, lr, #8388608	; 0x800000
    7b0c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    7b10:	cfstr64ne	mvdx2, [r2], {0}
    7b14:			; <UNDEFINED> instruction: 0xf7fb2003
    7b18:	strmi	lr, [r3], r0, lsl #18
    7b1c:	andcs	lr, r0, r2, lsl r5
    7b20:	mcr	7, 3, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    7b24:			; <UNDEFINED> instruction: 0xf77f2802
    7b28:			; <UNDEFINED> instruction: 0xf8dfad2a
    7b2c:	strbmi	r4, [r1], -ip, ror #26
    7b30:	stclcs	8, cr15, [r8, #-892]!	; 0xfffffc84
    7b34:	orrsvs	pc, sp, #1325400064	; 0x4f000000
    7b38:	stcleq	8, cr15, [r4, #-892]!	; 0xfffffc84
    7b3c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7b40:	strb	r4, [ip, #1144]	; 0x478
    7b44:	ldclcs	8, cr15, [ip, #-892]	; 0xfffffc84
    7b48:	msrvs	CPSR_fxc, #64, 4
    7b4c:	ldclmi	8, cr15, [r8, #-892]	; 0xfffffc84
    7b50:	ldclne	8, cr15, [r8, #-892]	; 0xfffffc84
    7b54:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    7b58:	subvc	pc, sl, #8388608	; 0x800000
    7b5c:	andls	r4, r0, #2030043136	; 0x79000000
    7b60:			; <UNDEFINED> instruction: 0xf7fb1ce2
    7b64:	svcvs	0x0022e8d4
    7b68:			; <UNDEFINED> instruction: 0xf8dfab4e
    7b6c:	cdpge	13, 5, cr8, cr2, cr4, {2}
    7b70:			; <UNDEFINED> instruction: 0x932b4618
    7b74:	ldrbtmi	r2, [r8], #780	; 0x30c
    7b78:	andls	r4, r1, #26214400	; 0x1900000
    7b7c:	andhi	pc, r0, sp, asr #17
    7b80:			; <UNDEFINED> instruction: 0xf7fb2201
    7b84:	svcvs	0x0062e840
    7b88:			; <UNDEFINED> instruction: 0xf8cd230c
    7b8c:	ldrmi	r8, [r9], -r0
    7b90:	andls	r4, r1, #48, 12	; 0x3000000
    7b94:			; <UNDEFINED> instruction: 0xf7fb2201
    7b98:			; <UNDEFINED> instruction: 0xf8dfe836
    7b9c:	tstcs	ip, r8, lsl sp
    7ba0:	tstls	r0, r1, lsl #4
    7ba4:	tstcs	r0, fp, ror r4
    7ba8:			; <UNDEFINED> instruction: 0xf7fa4628
    7bac:			; <UNDEFINED> instruction: 0xf1b0ef12
    7bb0:	vmlal.s8	q8, d0, d0
    7bb4:	ldmib	r4, {r1, r3, r6, r7, r9, pc}^
    7bb8:	svcvs	0x0062311b
    7bbc:			; <UNDEFINED> instruction: 0xf0402900
    7bc0:	bcs	2856c <log_oom_internal@plt+0x25770>
    7bc4:	orrshi	pc, r2, #64	; 0x40
    7bc8:	stclgt	8, cr15, [ip], #892	; 0x37c
    7bcc:			; <UNDEFINED> instruction: 0x46e044fc
    7bd0:	strbtmi	r4, [r2], -r6, ror #12
    7bd4:	strbtmi	r4, [r0], -r6, ror #13
    7bd8:	stmib	sp, {r0, r5, r6, r9, sl, lr}^
    7bdc:			; <UNDEFINED> instruction: 0xf8dfc202
    7be0:	stmib	sp, {r2, r3, r4, r6, r7, sl, fp, sp}^
    7be4:	tstcs	r0, r5, lsl #2
    7be8:	ldrbtmi	r9, [sl], #-4
    7bec:			; <UNDEFINED> instruction: 0xf8cd4628
    7bf0:	strls	r8, [r0], -r4
    7bf4:	stc	7, cr15, [sl, #-1000]!	; 0xfffffc18
    7bf8:			; <UNDEFINED> instruction: 0xf6bf1e01
    7bfc:	andcs	sl, r0, r3, lsr #20
    7c00:			; <UNDEFINED> instruction: 0xf7fa9128
    7c04:	stmdbls	r8!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7c08:			; <UNDEFINED> instruction: 0xf77f2802
    7c0c:			; <UNDEFINED> instruction: 0xf8dfacb8
    7c10:			; <UNDEFINED> instruction: 0xf44f4cb0
    7c14:			; <UNDEFINED> instruction: 0xf8df63a7
    7c18:			; <UNDEFINED> instruction: 0xf8df2cac
    7c1c:	ldrbtmi	r0, [ip], #-3244	; 0xfffff354
    7c20:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7c24:	andcs	lr, r0, fp, asr r5
    7c28:	stcl	7, cr15, [r2, #1000]!	; 0x3e8
    7c2c:			; <UNDEFINED> instruction: 0xf77f2802
    7c30:			; <UNDEFINED> instruction: 0xf8dfaca6
    7c34:			; <UNDEFINED> instruction: 0x46414c98
    7c38:	ldccs	8, cr15, [r4], {223}	; 0xdf
    7c3c:	orrsvs	pc, lr, #1325400064	; 0x4f000000
    7c40:	ldceq	8, cr15, [r0], {223}	; 0xdf
    7c44:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7c48:	strb	r4, [r8, #-1144]	; 0xfffffb88
    7c4c:	stccs	8, cr15, [r8], {223}	; 0xdf
    7c50:	msrvs	CPSR_fsx, #64, 4
    7c54:	stcmi	8, cr15, [r4], {223}	; 0xdf
    7c58:	stcne	8, cr15, [r4], {223}	; 0xdf
    7c5c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    7c60:	subvc	pc, sl, #8388608	; 0x800000
    7c64:	andls	r4, r0, #2030043136	; 0x79000000
    7c68:			; <UNDEFINED> instruction: 0xf7fb1ce2
    7c6c:	andcs	lr, r0, r0, asr r8
    7c70:	ldc	7, cr15, [lr, #1000]!	; 0x3e8
    7c74:			; <UNDEFINED> instruction: 0xf77f2802
    7c78:			; <UNDEFINED> instruction: 0xf8dfac82
    7c7c:	strbmi	r4, [r1], -r8, ror #24
    7c80:	stclcs	8, cr15, [r4], #-892	; 0xfffffc84
    7c84:	orrsvs	pc, pc, #1325400064	; 0x4f000000
    7c88:	stcleq	8, cr15, [r0], #-892	; 0xfffffc84
    7c8c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7c90:	str	r4, [r4, #-1144]!	; 0xfffffb88
    7c94:	ldrsbeq	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    7c98:	svc	0x005af7fa
    7c9c:			; <UNDEFINED> instruction: 0xf8d44603
    7ca0:	stmib	sp, {r2, r3, r4, r6, r8}^
    7ca4:			; <UNDEFINED> instruction: 0xf7fa312b
    7ca8:			; <UNDEFINED> instruction: 0x4603ef54
    7cac:	ldrdeq	pc, [r0, #-132]!	; 0xffffff7c
    7cb0:			; <UNDEFINED> instruction: 0x912d461e
    7cb4:	svc	0x004cf7fa
    7cb8:			; <UNDEFINED> instruction: 0xf8d44603
    7cbc:	stmib	sp, {r2, r5, r6, r8}^
    7cc0:			; <UNDEFINED> instruction: 0xf7fa312e
    7cc4:	tstcs	ip, #280	; 0x118
    7cc8:			; <UNDEFINED> instruction: 0xf8949325
    7ccc:	tstcs	r2, #-2147483621	; 0x8000001b
    7cd0:	ldccs	8, cr15, [ip], {223}	; 0xdf
    7cd4:	cdpeq	0, 0, cr15, cr4, cr15, {2}
    7cd8:	addhi	pc, r0, sp, asr #17
    7cdc:	addsgt	pc, r0, sp, asr #17
    7ce0:			; <UNDEFINED> instruction: 0x9323447a
    7ce4:	andcs	r9, r1, #536870914	; 0x20000002
    7ce8:			; <UNDEFINED> instruction: 0xf8d49221
    7cec:			; <UNDEFINED> instruction: 0xf8df3168
    7cf0:	blcc	3ad08 <log_oom_internal@plt+0x37f0c>
    7cf4:	ldrbtmi	r9, [ip], #540	; 0x21c
    7cf8:	rsbhi	pc, ip, sp, asr #17
    7cfc:	movwcs	fp, #7960	; 0x1f18
    7d00:	vnmlagt.f16	s28, s27, s26	; <UNPREDICTABLE>
    7d04:			; <UNDEFINED> instruction: 0xf8b4931f
    7d08:	strls	ip, [r8], -ip, ror #2
    7d0c:			; <UNDEFINED> instruction: 0xf8df9e2e
    7d10:			; <UNDEFINED> instruction: 0xf8df3be8
    7d14:	strls	lr, [lr], -r8, ror #23
    7d18:	mcrls	4, 1, r4, cr15, cr11, {3}
    7d1c:	tstls	r8, #-33554432	; 0xfe000000
    7d20:	blcc	ff7460a4 <log_oom_internal@plt+0xff7432a8>
    7d24:	cfmadda32ls	mvax0, mvax9, mvfx13, mvfx15
    7d28:			; <UNDEFINED> instruction: 0xf8cd447b
    7d2c:			; <UNDEFINED> instruction: 0xf04fc068
    7d30:	andsls	r0, r7, #2304	; 0x900
    7d34:	andsls	r9, r1, #9437184	; 0x900000
    7d38:			; <UNDEFINED> instruction: 0xf8cd920b
    7d3c:			; <UNDEFINED> instruction: 0xf04fe048
    7d40:	stmib	sp, {r0, r1, r4, r9, sl, fp}^
    7d44:			; <UNDEFINED> instruction: 0x46410114
    7d48:	strtmi	r9, [r8], -ip, lsl #6
    7d4c:	subshi	pc, r8, sp, asr #17
    7d50:	subhi	pc, r0, sp, asr #17
    7d54:	eorhi	pc, r8, sp, asr #17
    7d58:	rsb	pc, r4, sp, asr #17
    7d5c:			; <UNDEFINED> instruction: 0xf8cd9e2b
    7d60:			; <UNDEFINED> instruction: 0xf8cdc04c
    7d64:			; <UNDEFINED> instruction: 0x9602c034
    7d68:			; <UNDEFINED> instruction: 0xf8cd9e2c
    7d6c:			; <UNDEFINED> instruction: 0xf8cdc01c
    7d70:			; <UNDEFINED> instruction: 0xf8dfc000
    7d74:			; <UNDEFINED> instruction: 0xf8df3b90
    7d78:	ldrbtmi	ip, [fp], #-2960	; 0xfffff470
    7d7c:	ldrbtmi	r9, [ip], #1539	; 0x603
    7d80:			; <UNDEFINED> instruction: 0xf8cd9205
    7d84:			; <UNDEFINED> instruction: 0xf8cd8010
    7d88:			; <UNDEFINED> instruction: 0xf7fac018
    7d8c:	cdpne	14, 0, cr14, cr1, cr2, {1}
    7d90:	stmibge	fp, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}
    7d94:			; <UNDEFINED> instruction: 0x91284640
    7d98:	stc	7, cr15, [sl, #-1000]!	; 0xfffffc18
    7d9c:	stmdacs	r2, {r3, r5, r8, fp, ip, pc}
    7da0:	blge	ffb85ba4 <log_oom_internal@plt+0xffb82da8>
    7da4:	blmi	1946128 <log_oom_internal@plt+0x194332c>
    7da8:	cmppl	r3, #64, 4	; <UNPREDICTABLE>
    7dac:	blcs	1846130 <log_oom_internal@plt+0x1843334>
    7db0:	bleq	1846134 <log_oom_internal@plt+0x1843338>
    7db4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7db8:	ldr	r4, [r0], #1144	; 0x478
    7dbc:			; <UNDEFINED> instruction: 0xf7fa4640
    7dc0:	stmdbls	fp!, {r3, r4, r8, sl, fp, sp, lr, pc}
    7dc4:	vsub.i8	d2, d0, d2
    7dc8:	stmdals	sp, {r2, r4, r5, r7, r8, pc}^
    7dcc:	mcrr	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    7dd0:	bllt	ff585dd4 <log_oom_internal@plt+0xff582fd8>
    7dd4:	blcc	1046158 <log_oom_internal@plt+0x104335c>
    7dd8:	tstcs	r0, ip, lsl r2
    7ddc:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    7de0:	strtmi	r2, [r8], -r1, lsl #4
    7de4:	ldcl	7, cr15, [r4, #1000]!	; 0x3e8
    7de8:	vmull.p8	<illegal reg q8.5>, d0, d1
    7dec:			; <UNDEFINED> instruction: 0xf8d48285
    7df0:			; <UNDEFINED> instruction: 0xf1b881bc
    7df4:			; <UNDEFINED> instruction: 0xf0000f00
    7df8:	strbmi	r8, [r0], -pc, ror #3
    7dfc:	svc	0x00c2f7fa
    7e00:	strmi	r4, [r3], -r0, lsl #13
    7e04:			; <UNDEFINED> instruction: 0xf0002800
    7e08:	ldmdbge	r2, {r1, r3, r4, r7, r9, pc}^
    7e0c:	rscvc	pc, r0, r4, lsl #10
    7e10:			; <UNDEFINED> instruction: 0xf7fa932b
    7e14:			; <UNDEFINED> instruction: 0xf8dfed9c
    7e18:	tstcs	r0, r4, lsl #22
    7e1c:	ldrbtmi	r9, [sl], #-2859	; 0xfffff4d5
    7e20:	strtmi	r9, [r8], -r0
    7e24:	ldc	7, cr15, [r2], {250}	; 0xfa
    7e28:			; <UNDEFINED> instruction: 0x912b1e01
    7e2c:	bichi	pc, r8, r0, asr #5
    7e30:			; <UNDEFINED> instruction: 0xf7fa4640
    7e34:			; <UNDEFINED> instruction: 0xf7ffec12
    7e38:			; <UNDEFINED> instruction: 0xf8dfb93d
    7e3c:	andscs	r3, ip, #228, 20	; 0xe4000
    7e40:	andls	r2, r0, #0, 2
    7e44:	andcs	r4, r1, #2063597568	; 0x7b000000
    7e48:			; <UNDEFINED> instruction: 0xf7fa4628
    7e4c:	cdpne	13, 0, cr14, cr1, cr2, {6}
    7e50:	vaddw.s8	<illegal reg q12.5>, q0, d27
    7e54:	ldmib	r4, {r0, r2, r6, r7, r8, pc}^
    7e58:			; <UNDEFINED> instruction: 0xf04f2352
    7e5c:	tstcs	r0, r0, lsl #16
    7e60:			; <UNDEFINED> instruction: 0xf8cda84e
    7e64:			; <UNDEFINED> instruction: 0xf7fa8000
    7e68:	ldmib	r4, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    7e6c:	tstcs	r0, r4, asr r3
    7e70:	andhi	pc, r0, sp, asr #17
    7e74:	ldmdage	r2, {r1, r2, r9, sl, lr}^
    7e78:	mrc	7, 6, APSR_nzcv, cr0, cr10, {7}
    7e7c:	bcs	fe946200 <log_oom_internal@plt+0xfe943404>
    7e80:			; <UNDEFINED> instruction: 0x46414633
    7e84:	andls	r4, r0, sl, ror r4
    7e88:			; <UNDEFINED> instruction: 0xf7fa4628
    7e8c:	vmlsne.f64	d14, d17, d16
    7e90:			; <UNDEFINED> instruction: 0xf894bfa8
    7e94:			; <UNDEFINED> instruction: 0xf6bf31c6
    7e98:			; <UNDEFINED> instruction: 0x4640a912
    7e9c:			; <UNDEFINED> instruction: 0xf7fa9128
    7ea0:	stmdbls	r8!, {r3, r5, r7, sl, fp, sp, lr, pc}
    7ea4:			; <UNDEFINED> instruction: 0xf77f2802
    7ea8:			; <UNDEFINED> instruction: 0xf8dfab6a
    7eac:	vpmin.s8	q10, q0, q14
    7eb0:			; <UNDEFINED> instruction: 0xf8df53ae
    7eb4:			; <UNDEFINED> instruction: 0xf8df2a78
    7eb8:	ldrbtmi	r0, [ip], #-2680	; 0xfffff588
    7ebc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7ec0:	strbmi	lr, [r0], -sp, lsl #8
    7ec4:	ldc	7, cr15, [r4], {250}	; 0xfa
    7ec8:	stmdacs	r2, {r0, r1, r3, r5, r8, fp, ip, pc}
    7ecc:	svcge	0x007df77f
    7ed0:	bmi	1846254 <log_oom_internal@plt+0x1843458>
    7ed4:	tstpl	r9, #64, 4	; <UNPREDICTABLE>
    7ed8:	bcs	174625c <log_oom_internal@plt+0x1743460>
    7edc:	beq	1746260 <log_oom_internal@plt+0x1743464>
    7ee0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7ee4:			; <UNDEFINED> instruction: 0xf5024478
    7ee8:	stmib	sp, {r1, r2, r4, r6, r9, ip, sp, lr}^
    7eec:	strmi	r2, [r2], -r0, lsl #8
    7ef0:	andcc	r2, r3, #3
    7ef4:	svc	0x0010f7fa
    7ef8:			; <UNDEFINED> instruction: 0xf8dfe767
    7efc:	andscs	r3, ip, #68, 20	; 0x44000
    7f00:	andls	r2, r0, #0, 2
    7f04:	andcs	r4, r1, #2063597568	; 0x7b000000
    7f08:			; <UNDEFINED> instruction: 0xf7fa4628
    7f0c:	cdpne	13, 0, cr14, cr1, cr2, {3}
    7f10:	vaddw.s8	<illegal reg q12.5>, q0, d27
    7f14:	svcvs	0x00e681d7
    7f18:			; <UNDEFINED> instruction: 0xf8df2100
    7f1c:	strtmi	r2, [r8], -r8, lsr #20
    7f20:	ldrbtmi	r6, [sl], #-4003	; 0xfffff05d
    7f24:			; <UNDEFINED> instruction: 0xf7fa9600
    7f28:	vmovne.32	d17[0], lr
    7f2c:			; <UNDEFINED> instruction: 0xf894bfa8
    7f30:			; <UNDEFINED> instruction: 0xf6bf31c6
    7f34:	andcs	sl, r0, r8, asr #17
    7f38:			; <UNDEFINED> instruction: 0xf7fa9128
    7f3c:	stmdbls	r8!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    7f40:			; <UNDEFINED> instruction: 0xf77f2802
    7f44:			; <UNDEFINED> instruction: 0xf8dfab1c
    7f48:	vpmax.s8	d20, d0, d0
    7f4c:			; <UNDEFINED> instruction: 0xf8df53b9
    7f50:			; <UNDEFINED> instruction: 0xf8df29fc
    7f54:	ldrbtmi	r0, [ip], #-2556	; 0xfffff604
    7f58:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7f5c:	bllt	ff005f60 <log_oom_internal@plt+0xff003164>
    7f60:			; <UNDEFINED> instruction: 0xf7fa2000
    7f64:	stmdacs	r2, {r1, r2, r6, sl, fp, sp, lr, pc}
    7f68:	mcrrge	7, 7, pc, r6, cr15	; <UNPREDICTABLE>
    7f6c:	stmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7f70:			; <UNDEFINED> instruction: 0xf8df4621
    7f74:	vmla.i8	q9, q8, q10
    7f78:	ldrbtmi	r6, [r8], #-858	; 0xfffffca6
    7f7c:	ldmibpl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7f80:			; <UNDEFINED> instruction: 0xf502447a
    7f84:	ldrbtmi	r7, [sp], #-590	; 0xfffffdb2
    7f88:	strcs	lr, [r0, #-2509]	; 0xfffff633
    7f8c:	andcs	r4, r3, r2, lsl #12
    7f90:			; <UNDEFINED> instruction: 0xf7fa3203
    7f94:	strmi	lr, [r3], r2, asr #29
    7f98:	blt	ff545f9c <log_oom_internal@plt+0xff5431a0>
    7f9c:			; <UNDEFINED> instruction: 0xf7fa2000
    7fa0:	stmdacs	r2, {r3, r5, sl, fp, sp, lr, pc}
    7fa4:	svcge	0x0011f77f
    7fa8:	ldmibmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7fac:			; <UNDEFINED> instruction: 0xf8df4641
    7fb0:	vmul.i8	d18, d16, d20
    7fb4:			; <UNDEFINED> instruction: 0xf8df530c
    7fb8:	ldrbtmi	r0, [ip], #-2480	; 0xfffff650
    7fbc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7fc0:	blcs	c1e0c <log_oom_internal@plt+0xbf010>
    7fc4:	bicvc	pc, r0, r4, lsl #10
    7fc8:	andseq	pc, ip, #79	; 0x4f
    7fcc:	svclt	0x000c9101
    7fd0:	tstcs	r9, #24, 6	; 0x60000000
    7fd4:	mrscs	r9, LR_irq
    7fd8:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7fdc:	andls	r4, r2, #40, 12	; 0x2800000
    7fe0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7fe4:	ldcl	7, cr15, [r4], #1000	; 0x3e8
    7fe8:			; <UNDEFINED> instruction: 0xf6bf1e01
    7fec:	andcs	sl, r0, r4, asr r8
    7ff0:			; <UNDEFINED> instruction: 0xf7fa9128
    7ff4:	stmdbls	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7ff8:			; <UNDEFINED> instruction: 0xf77f2802
    7ffc:			; <UNDEFINED> instruction: 0xf8dfaac0
    8000:	vst2.16	{d20,d22}, [pc :256], r0
    8004:			; <UNDEFINED> instruction: 0xf8df63af
    8008:			; <UNDEFINED> instruction: 0xf8df296c
    800c:	ldrbtmi	r0, [ip], #-2412	; 0xfffff694
    8010:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8014:	bllt	1906018 <log_oom_internal@plt+0x190321c>
    8018:			; <UNDEFINED> instruction: 0xf7fa2000
    801c:	stmdbls	fp!, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8020:			; <UNDEFINED> instruction: 0xf77f2802
    8024:			; <UNDEFINED> instruction: 0xf8dfaed2
    8028:	vst2.16	{d20,d22}, [pc :64], r4
    802c:			; <UNDEFINED> instruction: 0xf8df63a4
    8030:			; <UNDEFINED> instruction: 0xf8df2950
    8034:	ldrbtmi	r0, [ip], #-2384	; 0xfffff6b0
    8038:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    803c:			; <UNDEFINED> instruction: 0xf8dfe753
    8040:	ldrbtmi	r2, [sl], #-2376	; 0xfffff6b8
    8044:			; <UNDEFINED> instruction: 0x46114610
    8048:	movwls	lr, #5128	; 0x1408
    804c:	movwls	r2, #788	; 0x314
    8050:			; <UNDEFINED> instruction: 0xf8df4601
    8054:	andscs	r3, ip, #56, 18	; 0xe0000
    8058:	andls	r4, r2, #40, 12	; 0x2800000
    805c:	andcs	r4, r1, #2063597568	; 0x7b000000
    8060:	ldc	7, cr15, [r6], #1000	; 0x3e8
    8064:			; <UNDEFINED> instruction: 0xf6bf1e01
    8068:	strbmi	sl, [r0], -r8, lsl #16
    806c:			; <UNDEFINED> instruction: 0xf7fa9128
    8070:	stmdbls	r8!, {r6, r7, r8, r9, fp, sp, lr, pc}
    8074:			; <UNDEFINED> instruction: 0xf77f2802
    8078:			; <UNDEFINED> instruction: 0xf8dfaa82
    807c:	vmul.i8	d20, d0, d4
    8080:			; <UNDEFINED> instruction: 0xf8df535c
    8084:			; <UNDEFINED> instruction: 0xf8df2910
    8088:	ldrbtmi	r0, [ip], #-2320	; 0xfffff6f0
    808c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8090:	bllt	986094 <log_oom_internal@plt+0x983298>
    8094:			; <UNDEFINED> instruction: 0xf0402a00
    8098:			; <UNDEFINED> instruction: 0xf8df80b7
    809c:			; <UNDEFINED> instruction: 0xf8df1900
    80a0:	ldrbtmi	r2, [r9], #-2304	; 0xfffff700
    80a4:	ldmhi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    80a8:			; <UNDEFINED> instruction: 0xf8dd447a
    80ac:	strmi	ip, [lr], -ip, lsr #1
    80b0:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    80b4:			; <UNDEFINED> instruction: 0x469644f8
    80b8:			; <UNDEFINED> instruction: 0x46104479
    80bc:			; <UNDEFINED> instruction: 0xf8dfe58d
    80c0:	ldrbtmi	r2, [sl], #-2284	; 0xfffff714
    80c4:			; <UNDEFINED> instruction: 0x46114610
    80c8:			; <UNDEFINED> instruction: 0xf504e4db
    80cc:	strbmi	r7, [r1], -r8, asr #17
    80d0:	stc	7, cr15, [lr, #-1000]	; 0xfffffc18
    80d4:	vsub.i8	d18, d0, d0
    80d8:			; <UNDEFINED> instruction: 0xf8df8119
    80dc:	ldrbtmi	r3, [fp], #-2260	; 0xfffff72c
    80e0:	ldrsbne	pc, [ip, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    80e4:			; <UNDEFINED> instruction: 0x4628221c
    80e8:	stmdbcs	r2, {r1, r9, ip, pc}
    80ec:	andeq	pc, r1, #79	; 0x4f
    80f0:	andhi	pc, r4, sp, asr #17
    80f4:	tstcs	r8, ip, lsl #30
    80f8:	tstls	r0, r9, lsl r1
    80fc:			; <UNDEFINED> instruction: 0xf7fa2100
    8100:	cdpne	12, 0, cr14, cr1, cr8, {3}
    8104:	svcge	0x00c0f6be
    8108:			; <UNDEFINED> instruction: 0x91282000
    810c:	bl	1c460fc <log_oom_internal@plt+0x1c43300>
    8110:	stmdacs	r2, {r3, r5, r8, fp, ip, pc}
    8114:	bge	d05f18 <log_oom_internal@plt+0xd0311c>
    8118:	ldmmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    811c:	msrpl	SPSR_fsx, #64, 4
    8120:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8124:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8128:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    812c:			; <UNDEFINED> instruction: 0xf7ff4478
    8130:			; <UNDEFINED> instruction: 0xf8dfbad6
    8134:	vadd.i8	d20, d16, d12
    8138:			; <UNDEFINED> instruction: 0xf8df5305
    813c:			; <UNDEFINED> instruction: 0xf8df2888
    8140:	ldrbtmi	r0, [ip], #-2184	; 0xfffff778
    8144:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8148:	andcs	lr, r0, sp, asr #13
    814c:	bl	144613c <log_oom_internal@plt+0x1443340>
    8150:			; <UNDEFINED> instruction: 0xf77f2802
    8154:			; <UNDEFINED> instruction: 0xf8dfaa14
    8158:			; <UNDEFINED> instruction: 0x46414874
    815c:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8160:	msrpl	CPSR_fsc, #64, 4
    8164:	stmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8168:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    816c:			; <UNDEFINED> instruction: 0xf7ff4478
    8170:	blt	16f6c50 <log_oom_internal@plt+0x16f3e54>
    8174:	tstcs	ip, r3, lsl r2
    8178:	addslt	r4, fp, #40, 12	; 0x2800000
    817c:	movwcs	lr, #2509	; 0x9cd
    8180:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8184:	tstls	r2, r1, lsl #4
    8188:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    818c:	stc	7, cr15, [r0], #-1000	; 0xfffffc18
    8190:			; <UNDEFINED> instruction: 0xf6be1e01
    8194:	andcs	sl, r0, r5, lsl #31
    8198:			; <UNDEFINED> instruction: 0xf7fa9128
    819c:	stmdbls	r8!, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
    81a0:			; <UNDEFINED> instruction: 0xf77f2802
    81a4:			; <UNDEFINED> instruction: 0xf8dfa9ec
    81a8:	vtst.8	d20, d0, d20
    81ac:			; <UNDEFINED> instruction: 0xf8df5381
    81b0:			; <UNDEFINED> instruction: 0xf8df2830
    81b4:	ldrbtmi	r0, [ip], #-2096	; 0xfffff7d0
    81b8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    81bc:	blt	fe4061c0 <log_oom_internal@plt+0xfe4033c4>
    81c0:			; <UNDEFINED> instruction: 0xf7fa2000
    81c4:	stmdbls	fp!, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    81c8:	vsub.i8	d2, d0, d2
    81cc:	strbmi	r8, [r0], -r3, lsr #1
    81d0:	b	10c61c0 <log_oom_internal@plt+0x10c33c4>
    81d4:	ldmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81d8:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    81dc:			; <UNDEFINED> instruction: 0xe614447b
    81e0:			; <UNDEFINED> instruction: 0xf7fa2000
    81e4:	stmdbls	fp!, {r1, r2, r8, r9, fp, sp, lr, pc}
    81e8:			; <UNDEFINED> instruction: 0xf77f2802
    81ec:			; <UNDEFINED> instruction: 0xf8dfa9c8
    81f0:	vaba.s8	q10, q8, q14
    81f4:			; <UNDEFINED> instruction: 0xf8df53a9
    81f8:			; <UNDEFINED> instruction: 0xf8df27f8
    81fc:	ldrbtmi	r0, [ip], #-2040	; 0xfffff808
    8200:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8204:	blt	1b06208 <log_oom_internal@plt+0x1b0340c>
    8208:	ubfxhi	pc, pc, #17, #13
    820c:	ubfxcs	pc, pc, #17, #13
    8210:	ldrdgt	pc, [ip], sp	; <UNPREDICTABLE>
    8214:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    8218:	ubfxne	pc, pc, #17, #5
    821c:			; <UNDEFINED> instruction: 0xf8df46b6
    8220:	ldrbtmi	r0, [r9], #-2020	; 0xfffff81c
    8224:			; <UNDEFINED> instruction: 0x460e4478
    8228:			; <UNDEFINED> instruction: 0x17dcf8df
    822c:	ldrb	r4, [r4], #1145	; 0x479
    8230:	movwcs	r9, #17153	; 0x4301
    8234:	andscs	r9, ip, #0, 6
    8238:			; <UNDEFINED> instruction: 0x37d0f8df
    823c:	andls	r2, r2, #0, 2
    8240:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    8244:			; <UNDEFINED> instruction: 0xf7fa2201
    8248:	vmlsne.f64	d14, d17, d4
    824c:	svcge	0x004af6be
    8250:			; <UNDEFINED> instruction: 0x91282000
    8254:	b	ff346244 <log_oom_internal@plt+0xff343448>
    8258:	stmdacs	r2, {r3, r5, r8, fp, ip, pc}
    825c:	stmibge	pc, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    8260:	sbfxmi	pc, pc, #17, #13
    8264:	bicpl	pc, r6, #64, 4
    8268:	sbfxcs	pc, pc, #17, #9
    826c:	sbfxeq	pc, pc, #17, #9
    8270:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8274:			; <UNDEFINED> instruction: 0xf7ff4478
    8278:	movwls	fp, #6706	; 0x1a32
    827c:	movwls	r2, #791	; 0x317
    8280:			; <UNDEFINED> instruction: 0xf8df221c
    8284:			; <UNDEFINED> instruction: 0x21003798
    8288:	strtmi	r9, [r8], -r2, lsl #4
    828c:	andcs	r4, r1, #2063597568	; 0x7b000000
    8290:	bl	fe7c6280 <log_oom_internal@plt+0xfe7c3484>
    8294:			; <UNDEFINED> instruction: 0xf6be1e01
    8298:	andcs	sl, r0, r8, lsl #30
    829c:			; <UNDEFINED> instruction: 0xf7fa9128
    82a0:	stmdbls	r8!, {r3, r5, r7, r9, fp, sp, lr, pc}
    82a4:			; <UNDEFINED> instruction: 0xf77f2802
    82a8:			; <UNDEFINED> instruction: 0xf8dfa96a
    82ac:	vaba.s8	q10, q0, q10
    82b0:			; <UNDEFINED> instruction: 0xf8df538a
    82b4:			; <UNDEFINED> instruction: 0xf8df2770
    82b8:	ldrbtmi	r0, [ip], #-1904	; 0xfffff890
    82bc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    82c0:	blt	3862c4 <log_oom_internal@plt+0x3834c8>
    82c4:			; <UNDEFINED> instruction: 0xf7fa2000
    82c8:	stmdbls	fp!, {r2, r4, r7, r9, fp, sp, lr, pc}
    82cc:			; <UNDEFINED> instruction: 0xf77f2802
    82d0:			; <UNDEFINED> instruction: 0xf8dfa956
    82d4:	vaba.s8	q10, q0, q4
    82d8:			; <UNDEFINED> instruction: 0xf8df53b6
    82dc:			; <UNDEFINED> instruction: 0xf8df2754
    82e0:	ldrbtmi	r0, [ip], #-1876	; 0xfffff8ac
    82e4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    82e8:	ldmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82ec:			; <UNDEFINED> instruction: 0xc748f8df
    82f0:			; <UNDEFINED> instruction: 0x46e044fc
    82f4:	str	r4, [pc, r2, ror #12]
    82f8:			; <UNDEFINED> instruction: 0x91282000
    82fc:	b	1e462ec <log_oom_internal@plt+0x1e434f0>
    8300:	stmdacs	r2, {r3, r5, r8, fp, ip, pc}
    8304:			; <UNDEFINED> instruction: 0xf04fdc4f
    8308:	strb	r0, [r0, -r0, lsl #16]!
    830c:			; <UNDEFINED> instruction: 0x372cf8df
    8310:	uxtab	r4, r5, fp, ror #8
    8314:			; <UNDEFINED> instruction: 0x4728f8df
    8318:	orrspl	pc, pc, #64, 4
    831c:			; <UNDEFINED> instruction: 0x2724f8df
    8320:			; <UNDEFINED> instruction: 0xf8df447c
    8324:	ldrbtmi	r0, [sl], #-1828	; 0xfffff8dc
    8328:			; <UNDEFINED> instruction: 0xf5024478
    832c:	stmib	sp, {r1, r2, r4, r6, r9, ip, sp, lr}^
    8330:	strtmi	r2, [r2], -r0
    8334:	andcc	r2, r3, #3
    8338:	stcl	7, cr15, [lr], #1000	; 0x3e8
    833c:			; <UNDEFINED> instruction: 0xf8dfe747
    8340:	ldrbtmi	r3, [fp], #-1804	; 0xfffff8f4
    8344:	andcs	lr, r0, r1, ror #10
    8348:			; <UNDEFINED> instruction: 0xf7fa9128
    834c:	stmdbls	r8!, {r1, r4, r6, r9, fp, sp, lr, pc}
    8350:			; <UNDEFINED> instruction: 0xf77f2802
    8354:			; <UNDEFINED> instruction: 0xf8dfa914
    8358:	vst1.64	{d20-d22}, [pc :256], r8
    835c:			; <UNDEFINED> instruction: 0xf8df63bb
    8360:			; <UNDEFINED> instruction: 0xf8df26f4
    8364:	ldrbtmi	r0, [ip], #-1780	; 0xfffff90c
    8368:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    836c:	ldmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8370:	bl	d46360 <log_oom_internal@plt+0xd43564>
    8374:			; <UNDEFINED> instruction: 0x91282000
    8378:	b	ec6368 <log_oom_internal@plt+0xec356c>
    837c:	stmdacs	r2, {r3, r5, r8, fp, ip, pc}
    8380:	ldmge	sp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    8384:			; <UNDEFINED> instruction: 0x46d4f8df
    8388:	mvnpl	pc, #64, 4
    838c:			; <UNDEFINED> instruction: 0x26d0f8df
    8390:			; <UNDEFINED> instruction: 0x06d0f8df
    8394:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8398:			; <UNDEFINED> instruction: 0xf7ff4478
    839c:	stmdals	sl!, {r5, r7, r8, fp, ip, sp, pc}
    83a0:			; <UNDEFINED> instruction: 0xf7fe4684
    83a4:			; <UNDEFINED> instruction: 0xf8dfbf8b
    83a8:	vmax.s8	q8, q8, q0
    83ac:			; <UNDEFINED> instruction: 0xf8df5396
    83b0:			; <UNDEFINED> instruction: 0xf04f26bc
    83b4:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    83b8:	ssatmi	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    83bc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    83c0:	subsvc	pc, r6, #8388608	; 0x800000
    83c4:	strcs	lr, [r0], #-2509	; 0xfffff633
    83c8:	andcs	r4, r3, r2, lsl #12
    83cc:			; <UNDEFINED> instruction: 0xf7fa3203
    83d0:	ldrbt	lr, [ip], r4, lsr #25
    83d4:	strtmi	r4, [r1], -r4, lsr #13
    83d8:			; <UNDEFINED> instruction: 0xf7fe4620
    83dc:	strls	fp, [r6, -pc, ror #30]!
    83e0:			; <UNDEFINED> instruction: 0x46574634
    83e4:	ldrdlt	r4, [r8, -sl]
    83e8:			; <UNDEFINED> instruction: 0xff60f7fa
    83ec:	bcs	2ed14 <log_oom_internal@plt+0x2bf18>
    83f0:	strbhi	pc, [r5], #0	; <UNPREDICTABLE>
    83f4:	blcs	22448 <log_oom_internal@plt+0x1f64c>
    83f8:	strbhi	pc, [r1], #0	; <UNPREDICTABLE>
    83fc:			; <UNDEFINED> instruction: 0x1674f8df
    8400:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8404:	blx	ffcc63fa <log_oom_internal@plt+0xffcc35fe>
    8408:	stmdals	r9, {r0, r1, r7, r9, sl, lr}^
    840c:	bl	ffa463fc <log_oom_internal@plt+0xffa43600>
    8410:	tstlt	r8, r8, asr #16
    8414:	ldc	7, cr15, [r2], {250}	; 0xfa
    8418:	svceq	0x0000f1bb
    841c:	stmiage	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    8420:			; <UNDEFINED> instruction: 0x3654f8df
    8424:	bvc	6d9618 <log_oom_internal@plt+0x6d681c>
    8428:			; <UNDEFINED> instruction: 0xf0002b00
    842c:			; <UNDEFINED> instruction: 0xf8948180
    8430:	ldrbeq	r3, [sl], r6, asr #3
    8434:	ldreq	sp, [lr], r2, lsl #8
    8438:	cmnhi	r9, r0, asr #2	; <UNPREDICTABLE>
    843c:			; <UNDEFINED> instruction: 0x363cf8df
    8440:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8444:	tstcs	r0, r1, lsl #4
    8448:			; <UNDEFINED> instruction: 0x4628447b
    844c:	andhi	pc, r0, sp, asr #17
    8450:	b	fefc6440 <log_oom_internal@plt+0xfefc3644>
    8454:	bleq	44b1c <log_oom_internal@plt+0x41d20>
    8458:	ldrthi	pc, [ip], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    845c:			; <UNDEFINED> instruction: 0x21c6f894
    8460:	rscscc	pc, pc, pc, asr #32
    8464:	orreq	pc, r8, #4, 2
    8468:			; <UNDEFINED> instruction: 0xf0129004
    846c:	andls	r0, r3, r0, lsl pc
    8470:	andeq	lr, r1, sp, asr #19
    8474:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8478:	andscs	fp, r4, #12, 30	; 0x30
    847c:	andls	r2, r0, r5, lsl r2
    8480:			; <UNDEFINED> instruction: 0xf7fa4628
    8484:			; <UNDEFINED> instruction: 0xf1b0e914
    8488:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    848c:			; <UNDEFINED> instruction: 0xf8df8419
    8490:	andcs	r3, r1, #240, 10	; 0x3c000000
    8494:	andhi	pc, r0, sp, asr #17
    8498:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    849c:			; <UNDEFINED> instruction: 0xf7fa4628
    84a0:			; <UNDEFINED> instruction: 0xf1b0ea98
    84a4:	vmlal.s8	q8, d0, d0
    84a8:			; <UNDEFINED> instruction: 0xf89483fa
    84ac:	ldrbeq	r3, [r8], r6, asr #3
    84b0:	mvnshi	pc, #64, 2
    84b4:	orrseq	pc, r0, #4, 2
    84b8:			; <UNDEFINED> instruction: 0xf04f2215
    84bc:	strdcs	r3, [r0, -pc]
    84c0:			; <UNDEFINED> instruction: 0xf8cd4628
    84c4:	stmib	sp, {r4, lr, pc}^
    84c8:	stmib	sp, {r1, sl, fp, lr, pc}^
    84cc:			; <UNDEFINED> instruction: 0xf7facc00
    84d0:			; <UNDEFINED> instruction: 0xf1b0e8ee
    84d4:	vmlal.s8	q8, d0, d0
    84d8:			; <UNDEFINED> instruction: 0xf8df83cd
    84dc:	andscs	r3, ip, #168, 10	; 0x2a000000
    84e0:	andls	r2, r0, #0, 2
    84e4:	andcs	r4, r1, #2063597568	; 0x7b000000
    84e8:			; <UNDEFINED> instruction: 0xf7fa4628
    84ec:			; <UNDEFINED> instruction: 0xf1b0ea72
    84f0:	vmlal.s8	q8, d0, d0
    84f4:			; <UNDEFINED> instruction: 0xf89483ae
    84f8:	ldrbeq	r3, [r9], r6, asr #3
    84fc:			; <UNDEFINED> instruction: 0x83a5f140
    8500:	orrseq	pc, r8, #4, 2
    8504:			; <UNDEFINED> instruction: 0xf04f2215
    8508:	strdcs	r3, [r0, -pc]
    850c:			; <UNDEFINED> instruction: 0xf8cd4628
    8510:	stmib	sp, {r4, lr, pc}^
    8514:	stmib	sp, {r1, sl, fp, lr, pc}^
    8518:			; <UNDEFINED> instruction: 0xf7facc00
    851c:			; <UNDEFINED> instruction: 0xf1b0e8c8
    8520:	vmlal.s8	q8, d0, d0
    8524:			; <UNDEFINED> instruction: 0xf8df8381
    8528:	andscs	r3, ip, #96, 10	; 0x18000000
    852c:	andls	r2, r0, #0, 2
    8530:	andcs	r4, r1, #2063597568	; 0x7b000000
    8534:			; <UNDEFINED> instruction: 0xf7fa4628
    8538:			; <UNDEFINED> instruction: 0xf1b0ea4c
    853c:	vmlal.s8	q8, d0, d0
    8540:			; <UNDEFINED> instruction: 0xf8948362
    8544:	ldrbeq	r3, [sl], r6, asr #3
    8548:	cmphi	r9, #64, 2	; <UNPREDICTABLE>
    854c:	moveq	pc, #4, 2
    8550:			; <UNDEFINED> instruction: 0xf04f2215
    8554:	strdcs	r3, [r0, -pc]
    8558:			; <UNDEFINED> instruction: 0xf8cd4628
    855c:	stmib	sp, {r4, lr, pc}^
    8560:	stmib	sp, {r1, sl, fp, lr, pc}^
    8564:			; <UNDEFINED> instruction: 0xf7facc00
    8568:			; <UNDEFINED> instruction: 0xf1b0e8a2
    856c:	vmlal.s8	q8, d0, d0
    8570:			; <UNDEFINED> instruction: 0xf8df8335
    8574:	andscs	r3, ip, #24, 10	; 0x6000000
    8578:	andls	r2, r0, #0, 2
    857c:	andcs	r4, r1, #2063597568	; 0x7b000000
    8580:			; <UNDEFINED> instruction: 0xf7fa4628
    8584:			; <UNDEFINED> instruction: 0xf1b0ea26
    8588:	vmlal.s8	q8, d0, d0
    858c:			; <UNDEFINED> instruction: 0xf8948316
    8590:	ldrbeq	r3, [fp], r6, asr #3
    8594:	movwhi	pc, #53568	; 0xd140	; <UNPREDICTABLE>
    8598:			; <UNDEFINED> instruction: 0x03a8f104
    859c:			; <UNDEFINED> instruction: 0xf04f2215
    85a0:	strdcs	r3, [r0, -pc]
    85a4:			; <UNDEFINED> instruction: 0xf8cd4628
    85a8:	stmib	sp, {r4, lr, pc}^
    85ac:	stmib	sp, {r1, sl, fp, lr, pc}^
    85b0:			; <UNDEFINED> instruction: 0xf7facc00
    85b4:			; <UNDEFINED> instruction: 0xf1b0e87c
    85b8:	vmlal.s8	q8, d0, d0
    85bc:			; <UNDEFINED> instruction: 0xf8df82e9
    85c0:	andscs	r3, ip, #208, 8	; 0xd0000000
    85c4:	andls	r2, r0, #0, 2
    85c8:	andcs	r4, r1, #2063597568	; 0x7b000000
    85cc:			; <UNDEFINED> instruction: 0xf7fa4628
    85d0:			; <UNDEFINED> instruction: 0xf1b0ea00
    85d4:	vmlal.s8	q8, d0, d0
    85d8:			; <UNDEFINED> instruction: 0xf89482ca
    85dc:	ldrbeq	r3, [lr], r6, asr #3
    85e0:	sbchi	pc, r1, #64, 2
    85e4:	movseq	pc, #4, 2
    85e8:			; <UNDEFINED> instruction: 0xf04f2215
    85ec:	strdcs	r3, [r0, -pc]
    85f0:			; <UNDEFINED> instruction: 0xf8cd4628
    85f4:	stmib	sp, {r4, lr, pc}^
    85f8:	stmib	sp, {r1, sl, fp, lr, pc}^
    85fc:			; <UNDEFINED> instruction: 0xf7facc00
    8600:			; <UNDEFINED> instruction: 0xf1b0e856
    8604:	vmlal.s8	q8, d0, d0
    8608:			; <UNDEFINED> instruction: 0xf8df829d
    860c:	andscs	r3, ip, #136, 8	; 0x88000000
    8610:	andls	r2, r0, #0, 2
    8614:	andcs	r4, r1, #2063597568	; 0x7b000000
    8618:			; <UNDEFINED> instruction: 0xf7fa4628
    861c:			; <UNDEFINED> instruction: 0xf1b0e9da
    8620:	vmlal.s8	q8, d0, d0
    8624:			; <UNDEFINED> instruction: 0xf894827e
    8628:	ldrbeq	r3, [r8], r6, asr #3
    862c:	rsbshi	pc, r5, #64, 2
    8630:			; <UNDEFINED> instruction: 0x03b8f104
    8634:			; <UNDEFINED> instruction: 0xf04f2215
    8638:	strdcs	r3, [r0, -pc]
    863c:			; <UNDEFINED> instruction: 0xf8cd4628
    8640:	stmib	sp, {r4, lr, pc}^
    8644:	stmib	sp, {r1, sl, fp, lr, pc}^
    8648:			; <UNDEFINED> instruction: 0xf7facc00
    864c:			; <UNDEFINED> instruction: 0xf1b0e830
    8650:	vmlal.s8	q8, d0, d0
    8654:			; <UNDEFINED> instruction: 0xf8df8251
    8658:	andscs	r3, ip, #64, 8	; 0x40000000
    865c:	andls	r2, r0, #0, 2
    8660:	andcs	r4, r1, #2063597568	; 0x7b000000
    8664:			; <UNDEFINED> instruction: 0xf7fa4628
    8668:			; <UNDEFINED> instruction: 0xf1b0e9b4
    866c:	vmlal.s8	q8, d0, d0
    8670:			; <UNDEFINED> instruction: 0xf89480e8
    8674:	ldrbeq	r3, [r9], r6, asr #3
    8678:	sbcshi	pc, pc, r0, asr #2
    867c:	biceq	pc, r0, #4, 2
    8680:			; <UNDEFINED> instruction: 0xf04f2215
    8684:	strdcs	r3, [r0, -pc]
    8688:			; <UNDEFINED> instruction: 0xf8cd4628
    868c:	stmib	sp, {r4, lr, pc}^
    8690:	stmib	sp, {r1, sl, fp, lr, pc}^
    8694:			; <UNDEFINED> instruction: 0xf7facc00
    8698:			; <UNDEFINED> instruction: 0xf1b0e80a
    869c:	vmlal.s8	q8, d0, d0
    86a0:	blmi	fffa8998 <log_oom_internal@plt+0xfffa5b9c>
    86a4:	tstcs	r0, ip, lsl r2
    86a8:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    86ac:	strtmi	r2, [r8], -r1, lsl #4
    86b0:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86b4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    86b8:	addshi	pc, pc, r0, asr #5
    86bc:			; <UNDEFINED> instruction: 0x31c6f894
    86c0:			; <UNDEFINED> instruction: 0xf14006da
    86c4:			; <UNDEFINED> instruction: 0xf1048096
    86c8:	andscs	r0, r5, #200, 6	; 0x20000003
    86cc:	ldclcc	0, cr15, [pc], #316	; 8810 <log_oom_internal@plt+0x5a14>
    86d0:	strtmi	r2, [r8], -r0, lsl #2
    86d4:	andsgt	pc, r0, sp, asr #17
    86d8:			; <UNDEFINED> instruction: 0xcc02e9cd
    86dc:			; <UNDEFINED> instruction: 0xcc00e9cd
    86e0:	svc	0x00e4f7f9
    86e4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    86e8:	blmi	ffb7f4bc <log_oom_internal@plt+0xffb7c6c0>
    86ec:	tstcs	r0, ip, lsl r2
    86f0:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    86f4:	strtmi	r2, [r8], -r1, lsl #4
    86f8:	stmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86fc:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    8700:			; <UNDEFINED> instruction: 0xf894db57
    8704:	ldrbeq	r3, [fp], r6, asr #3
    8708:			; <UNDEFINED> instruction: 0xf104d54f
    870c:	andscs	r0, r5, #208, 6	; 0x40000003
    8710:	ldclcc	0, cr15, [pc], #316	; 8854 <log_oom_internal@plt+0x5a58>
    8714:	strtmi	r2, [r8], -r0, lsl #2
    8718:	andsgt	pc, r0, sp, asr #17
    871c:			; <UNDEFINED> instruction: 0xcc02e9cd
    8720:			; <UNDEFINED> instruction: 0xcc00e9cd
    8724:	svc	0x00c2f7f9
    8728:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    872c:	tstcs	r0, sl, lsl #22
    8730:			; <UNDEFINED> instruction: 0xf7fa4628
    8734:	vmlane.f32	s28, s2, s4
    8738:			; <UNDEFINED> instruction: 0x4620db11
    873c:	mcr2	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    8740:	svclt	0x001df7fe
    8744:			; <UNDEFINED> instruction: 0xf7fa2000
    8748:	stmdacs	r2, {r2, r4, r6, fp, sp, lr, pc}
    874c:			; <UNDEFINED> instruction: 0xf1c8dc19
    8750:	sbclt	r0, r0, #0
    8754:	stmdacs	r0, {r6, r9, lr}
    8758:	svcge	0x0011f6fe
    875c:	andcs	lr, r0, r7, ror #15
    8760:			; <UNDEFINED> instruction: 0xf7fa9128
    8764:	stmdbls	r8!, {r1, r2, r6, fp, sp, lr, pc}
    8768:			; <UNDEFINED> instruction: 0xf77e2802
    876c:	stclmi	15, cr10, [sp], {8}
    8770:	tstvs	r2, #64, 4	; <UNPREDICTABLE>
    8774:	stmiami	sp, {r2, r3, r6, r7, r9, fp, lr}^
    8778:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    877c:			; <UNDEFINED> instruction: 0xf7fe4478
    8780:	stmiami	fp, {r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    8784:	bmi	ff2da090 <log_oom_internal@plt+0xff2d7294>
    8788:	orrvs	pc, r6, #1325400064	; 0x4f000000
    878c:	msrgt	CPSR_f, #14614528	; 0xdf0000
    8790:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8794:			; <UNDEFINED> instruction: 0xf50244fc
    8798:	stmib	sp, {r2, r5, r6, r9, ip, sp, lr}^
    879c:	strbtmi	r2, [r2], -r0
    87a0:	andcc	r2, r3, #3
    87a4:	b	fee46794 <log_oom_internal@plt+0xfee43998>
    87a8:			; <UNDEFINED> instruction: 0xf104e7d5
    87ac:	andscs	r0, r4, #172, 6	; 0xb0000002
    87b0:	andcs	lr, r0, lr, lsr #15
    87b4:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87b8:	stclle	8, cr2, [r8, #8]
    87bc:			; <UNDEFINED> instruction: 0x464148bf
    87c0:	vst1.32	{d20-d21}, [pc :256]
    87c4:			; <UNDEFINED> instruction: 0xf8df6386
    87c8:	ldrbtmi	ip, [r8], #-764	; 0xfffffd04
    87cc:	ldrbtmi	r4, [ip], #1146	; 0x47a
    87d0:	andcs	lr, r0, r1, ror #15
    87d4:	stmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87d8:	ldcle	8, cr2, [r8, #8]!
    87dc:			; <UNDEFINED> instruction: 0x464148ba
    87e0:	vpmin.s8	d20, d16, d26
    87e4:			; <UNDEFINED> instruction: 0xf8df432f
    87e8:	ldrbtmi	ip, [r8], #-744	; 0xfffffd18
    87ec:	ldrbtmi	r4, [ip], #1146	; 0x47a
    87f0:			; <UNDEFINED> instruction: 0xf104e7d1
    87f4:	andscs	r0, r4, #168, 6	; 0xa0000002
    87f8:	andcs	lr, r0, r8, ror #14
    87fc:	svc	0x00f8f7f9
    8800:	stcle	8, cr2, [r4, #8]!
    8804:			; <UNDEFINED> instruction: 0x464148b3
    8808:	vpmin.s8	d20, d16, d19
    880c:			; <UNDEFINED> instruction: 0xf8df432f
    8810:	ldrbtmi	ip, [r8], #-716	; 0xfffffd34
    8814:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8818:			; <UNDEFINED> instruction: 0x2000e7bd
    881c:	svc	0x00e8f7f9
    8820:	ldcle	8, cr2, [r4, #8]
    8824:	strbmi	r4, [r1], -lr, lsr #17
    8828:	vpmax.s8	d20, d16, d30
    882c:			; <UNDEFINED> instruction: 0xf8df432e
    8830:	ldrbtmi	ip, [r8], #-696	; 0xfffffd48
    8834:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8838:			; <UNDEFINED> instruction: 0xf104e7ad
    883c:	andscs	r0, r4, #164, 6	; 0x90000002
    8840:	andcs	lr, r0, pc, lsl r7
    8844:	svc	0x00d4f7f9
    8848:	stcle	8, cr2, [r0, #8]
    884c:	strbmi	r4, [r1], -r7, lsr #17
    8850:	vpmax.s8	d20, d16, d23
    8854:			; <UNDEFINED> instruction: 0xf8df432e
    8858:	ldrbtmi	ip, [r8], #-668	; 0xfffffd64
    885c:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8860:	svclt	0x0000e799
    8864:	andeq	r2, r0, r4, ror r7
    8868:	andeq	r2, r0, r6, ror r1
    886c:	strheq	r2, [r0], -r8
    8870:	andeq	r2, r0, r4, ror #14
    8874:	andeq	r1, r0, r2, lsl ip
    8878:	andeq	r2, r0, ip, ror pc
    887c:	andeq	r1, r0, sl, asr #17
    8880:	andeq	r2, r0, r4, ror #30
    8884:			; <UNDEFINED> instruction: 0x000018b2
    8888:	andeq	r1, r0, r4, ror sp
    888c:	andeq	r2, r0, r0, asr #30
    8890:	andeq	r1, r0, lr, lsl #17
    8894:	andeq	r1, r0, ip, asr #23
    8898:	muleq	r0, ip, fp
    889c:	andeq	r2, r0, r6, lsl #30
    88a0:	andeq	r1, r0, r4, asr r8
    88a4:	strdeq	r2, [r0], -r0
    88a8:	andeq	r1, r0, lr, lsr r8
    88ac:	andeq	r1, r0, r0, lsr #29
    88b0:	andeq	r2, r0, sl, ror #12
    88b4:	andeq	r2, r0, r0, asr #12
    88b8:	andeq	r2, r0, r4, lsl #25
    88bc:	andeq	r2, r0, r2, lsl #12
    88c0:			; <UNDEFINED> instruction: 0x00001aba
    88c4:	andeq	r2, r0, r4, lsr #28
    88c8:	andeq	r1, r0, r2, ror r7
    88cc:	muleq	r0, r4, sl
    88d0:	strdeq	r2, [r0], -lr
    88d4:	andeq	r1, r0, ip, asr #14
    88d8:	andeq	r2, r0, r8, ror #27
    88dc:	andeq	r1, r0, r6, lsr r7
    88e0:			; <UNDEFINED> instruction: 0x00001dbc
    88e4:	andeq	r1, r0, ip, asr #20
    88e8:			; <UNDEFINED> instruction: 0x00002db6
    88ec:	andeq	r1, r0, r4, lsl #14
    88f0:	andeq	r2, r0, r0, lsr r5
    88f4:	andeq	r2, r0, r2, lsr r5
    88f8:	andeq	r2, r0, r8, lsl r5
    88fc:	andeq	r2, r0, r0, lsr #10
    8900:	andeq	r2, r0, r4, lsr #10
    8904:	andeq	r2, r0, r6, lsl #9
    8908:	ldrdeq	r2, [r0], -sl
    890c:	andeq	r1, r0, r4, lsr #18
    8910:	andeq	r2, r0, lr, lsl #25
    8914:	ldrdeq	r1, [r0], -ip
    8918:			; <UNDEFINED> instruction: 0x000024be
    891c:	muleq	r0, r2, r4
    8920:	andeq	r2, r0, r4, ror r4
    8924:	andeq	r2, r0, r8, asr #8
    8928:	andeq	r1, r0, lr, lsl r8
    892c:	andeq	r2, r0, r8, lsl #23
    8930:	ldrdeq	r1, [r0], -r6
    8934:	strdeq	r1, [r0], -r8
    8938:	andeq	r2, r0, r2, ror #22
    893c:			; <UNDEFINED> instruction: 0x000014b0
    8940:	ldrdeq	r2, [r0], -r4
    8944:	andeq	r2, r0, lr, asr #7
    8948:	andeq	r1, r0, r2, lsl #15
    894c:	andeq	r2, r0, ip, ror #21
    8950:	andeq	r1, r0, sl, lsr r4
    8954:	andeq	r1, r0, sl, lsl r4
    8958:	andeq	r2, r0, r4, asr #21
    895c:	strdeq	r1, [r0], -lr
    8960:	andeq	r1, r0, lr, lsl r7
    8964:	andeq	r2, r0, r8, lsl #21
    8968:	ldrdeq	r1, [r0], -r6
    896c:	andeq	r2, r0, sl, lsl #5
    8970:	andeq	r1, r0, sl, asr #13
    8974:	andeq	r2, r0, r4, lsr sl
    8978:	andeq	r1, r0, r2, lsl #7
    897c:	andeq	r1, r0, r2, lsr #13
    8980:	andeq	r2, r0, ip, lsl #20
    8984:	andeq	r1, r0, sl, asr r3
    8988:	andeq	r2, r0, lr, lsl #16
    898c:	andeq	r2, r0, r8, lsl #4
    8990:	andeq	r1, r0, lr, asr #12
    8994:			; <UNDEFINED> instruction: 0x000029b8
    8998:	andeq	r1, r0, r6, lsl #6
    899c:	andeq	r1, r0, r2, asr fp
    89a0:	andeq	r2, r0, r8, lsr #15
    89a4:	andeq	r1, r0, r8, asr #31
    89a8:	andeq	r1, r0, r0, lsl #21
    89ac:	andeq	r2, r0, lr, lsl #15
    89b0:	andeq	r1, r0, lr, lsr #31
    89b4:			; <UNDEFINED> instruction: 0x000015b0
    89b8:	andeq	r2, r0, sl, lsl r9
    89bc:	andeq	r1, r0, r8, ror #4
    89c0:	muleq	r0, r6, r5
    89c4:	andeq	r2, r0, r0, lsl #18
    89c8:	andeq	r1, r0, lr, asr #4
    89cc:	andeq	r1, r0, r0, ror r5
    89d0:	ldrdeq	r2, [r0], -sl
    89d4:	andeq	r1, r0, r8, lsr #4
    89d8:	andeq	r2, r0, sl, ror #1
    89dc:	andeq	r1, r0, r2, lsr #10
    89e0:	andeq	r2, r0, ip, lsl #17
    89e4:	ldrdeq	r1, [r0], -sl
    89e8:			; <UNDEFINED> instruction: 0x00001eb8
    89ec:	ldrdeq	r1, [r0], -sl
    89f0:	andeq	r2, r0, r4, asr #16
    89f4:	muleq	r0, r2, r1
    89f8:	andeq	r1, r0, r8, ror #28
    89fc:	andeq	r1, r0, r6, lsl #29
    8a00:	ldrdeq	r1, [r0], -r2
    8a04:	andeq	r1, r0, r0, asr lr
    8a08:	andeq	r1, r0, ip, lsl #18
    8a0c:	strheq	r2, [r0], -r6
    8a10:	andeq	r1, r0, r8, ror #8
    8a14:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    8a18:	andeq	r1, r0, r0, lsr #2
    8a1c:	strdeq	r1, [r0], -ip
    8a20:	andeq	r1, r0, lr, lsl r4
    8a24:	andeq	r2, r0, r8, lsl #15
    8a28:	ldrdeq	r1, [r0], -r6
    8a2c:	strdeq	r1, [r0], -r6
    8a30:	andeq	r2, r0, r0, ror #14
    8a34:	andeq	r1, r0, lr, lsr #1
    8a38:	andeq	r2, r0, r0, ror #10
    8a3c:	andeq	r1, r0, r4, ror sp
    8a40:	andeq	r1, r0, r4, ror r0
    8a44:	andeq	r2, r0, lr, lsl r7
    8a48:			; <UNDEFINED> instruction: 0x000013b0
    8a4c:	andeq	r1, r0, r2, asr sp
    8a50:	andeq	r1, r0, r2, ror r3
    8a54:	ldrdeq	r2, [r0], -ip
    8a58:	andeq	r1, r0, sl, lsr #32
    8a5c:	andeq	r1, r0, r4, asr #6
    8a60:	andeq	r2, r0, lr, lsr #13
    8a64:	strdeq	r0, [r0], -ip
    8a68:	ldrdeq	r0, [r0], -lr
    8a6c:	andeq	r2, r0, r8, lsl #13
    8a70:	andeq	r1, r0, sl, lsl r3
    8a74:	andeq	r1, r0, lr, ror #31
    8a78:	andeq	r3, r1, r0, lsl #24
    8a7c:	andeq	r1, r0, r8, lsr #30
    8a80:	andeq	r1, r0, r2, ror #29
    8a84:	andeq	r1, r0, r4, lsr #29
    8a88:	andeq	r1, r0, r4, ror #28
    8a8c:	andeq	r1, r0, r4, lsr #28
    8a90:	andeq	r1, r0, r4, ror #27
    8a94:	andeq	r1, r0, r4, lsr #27
    8a98:	andeq	r1, r0, r4, ror #26
    8a9c:	andeq	r1, r0, r6, lsr #26
    8aa0:	strdeq	r1, [r0], -r2
    8aa4:	andeq	r1, r0, ip, lsl #6
    8aa8:	andeq	r2, r0, sl, asr #5
    8aac:	andeq	r0, r0, r8, lsl ip
    8ab0:	andeq	r0, r0, r8, asr #30
    8ab4:			; <UNDEFINED> instruction: 0x000022b2
    8ab8:	andeq	r0, r0, r0, lsl #24
    8abc:	andeq	r0, r0, lr, lsl #30
    8ac0:	andeq	r2, r0, r8, ror r2
    8ac4:	andeq	r0, r0, r6, asr #23
    8ac8:	andeq	r0, r0, lr, ror #29
    8acc:	andeq	r2, r0, r8, asr r2
    8ad0:	andeq	r0, r0, r6, lsr #23
    8ad4:	andeq	r0, r0, r6, asr #29
    8ad8:	andeq	r2, r0, r0, lsr r2
    8adc:	andeq	r0, r0, lr, ror fp
    8ae0:	andeq	r0, r0, r6, lsr #29
    8ae4:	andeq	r2, r0, r0, lsl r2
    8ae8:	andeq	r0, r0, lr, asr fp
    8aec:	andeq	r0, r0, lr, ror lr
    8af0:	andeq	r2, r0, r8, ror #3
    8af4:	andeq	r0, r0, r6, lsr fp
    8af8:			; <UNDEFINED> instruction: 0xf7f92000
    8afc:	stmdacs	r2, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    8b00:	mcrge	7, 1, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    8b04:	strbmi	r4, [r1], -fp, lsr #17
    8b08:	vpmax.s8	d20, d16, d27
    8b0c:			; <UNDEFINED> instruction: 0xf8df432d
    8b10:	ldrbtmi	ip, [r8], #-684	; 0xfffffd54
    8b14:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8b18:			; <UNDEFINED> instruction: 0xf104e63d
    8b1c:	andscs	r0, r4, #160, 6	; 0x80000002
    8b20:	andcs	lr, r0, r9, lsl #11
    8b24:	mcr	7, 3, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8b28:			; <UNDEFINED> instruction: 0xf77f2802
    8b2c:	stmiami	r4!, {r4, r9, sl, fp, sp, pc}
    8b30:	bmi	fe91a43c <log_oom_internal@plt+0xfe917640>
    8b34:	msrmi	CPSR_fsc, #64, 4
    8b38:	addgt	pc, ip, #14614528	; 0xdf0000
    8b3c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8b40:			; <UNDEFINED> instruction: 0xe62844fc
    8b44:			; <UNDEFINED> instruction: 0xf7f92000
    8b48:	stmdacs	r2, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    8b4c:	ldclge	7, cr15, [pc, #508]!	; 8d50 <log_oom_internal@plt+0x5f54>
    8b50:			; <UNDEFINED> instruction: 0x4641489e
    8b54:	vpmin.s8	d20, d16, d14
    8b58:			; <UNDEFINED> instruction: 0xf8df432c
    8b5c:	ldrbtmi	ip, [r8], #-632	; 0xfffffd88
    8b60:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8b64:			; <UNDEFINED> instruction: 0xf104e617
    8b68:	andscs	r0, r4, #156, 6	; 0x70000002
    8b6c:	andcs	lr, r0, sp, lsr r5
    8b70:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    8b74:			; <UNDEFINED> instruction: 0xf77f2802
    8b78:	ldmmi	r7, {r1, r3, r5, r6, r7, r8, sl, fp, sp, pc}
    8b7c:	bmi	fe5da488 <log_oom_internal@plt+0xfe5d768c>
    8b80:	msrmi	CPSR_fs, #64, 4
    8b84:	subsgt	pc, r8, #14614528	; 0xdf0000
    8b88:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8b8c:			; <UNDEFINED> instruction: 0xe60244fc
    8b90:			; <UNDEFINED> instruction: 0xf7f92000
    8b94:	stmdacs	r2, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    8b98:	ldclge	7, cr15, [r9, #508]	; 0x1fc
    8b9c:			; <UNDEFINED> instruction: 0x46414891
    8ba0:	vpmin.s8	d20, d16, d1
    8ba4:			; <UNDEFINED> instruction: 0xf8df432b
    8ba8:	ldrbtmi	ip, [r8], #-580	; 0xfffffdbc
    8bac:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8bb0:			; <UNDEFINED> instruction: 0xf104e5f1
    8bb4:	andscs	r0, r4, #152, 6	; 0x60000002
    8bb8:	strdcs	lr, [r0], -r1
    8bbc:	mrc	7, 0, APSR_nzcv, cr8, cr9, {7}
    8bc0:			; <UNDEFINED> instruction: 0xf77f2802
    8bc4:	stmmi	sl, {r2, r6, r7, r8, sl, fp, sp, pc}
    8bc8:	bmi	fe29a4d4 <log_oom_internal@plt+0xfe2976d8>
    8bcc:	msrmi	CPSR_fxc, #64, 4
    8bd0:	eorgt	pc, r4, #14614528	; 0xdf0000
    8bd4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8bd8:	ldrb	r4, [ip, #1276]	; 0x4fc
    8bdc:			; <UNDEFINED> instruction: 0xf7f92000
    8be0:	stmdacs	r2, {r3, r9, sl, fp, sp, lr, pc}
    8be4:	ldcge	7, cr15, [r3, #508]!	; 0x1fc
    8be8:	strbmi	r4, [r1], -r4, lsl #17
    8bec:	vpmax.s8	d20, d16, d4
    8bf0:			; <UNDEFINED> instruction: 0xf8df432a
    8bf4:	ldrbtmi	ip, [r8], #-528	; 0xfffffdf0
    8bf8:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8bfc:			; <UNDEFINED> instruction: 0xf104e5cb
    8c00:	andscs	r0, r4, #148, 6	; 0x50000002
    8c04:	andcs	lr, r0, r5, lsr #9
    8c08:	ldcl	7, cr15, [r2, #996]!	; 0x3e4
    8c0c:			; <UNDEFINED> instruction: 0xf77f2802
    8c10:	ldmdami	sp!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, pc}^
    8c14:	bmi	1f5a520 <log_oom_internal@plt+0x1f57724>
    8c18:	msrmi	CPSR_fx, #64, 4
    8c1c:	ldrsbgt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    8c20:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8c24:	ldr	r4, [r6, #1276]!	; 0x4fc
    8c28:			; <UNDEFINED> instruction: 0xf7f92000
    8c2c:	stmdacs	r2, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    8c30:	stcge	7, cr15, [sp, #508]	; 0x1fc
    8c34:			; <UNDEFINED> instruction: 0x46414877
    8c38:	vpmin.s8	q10, q0, <illegal reg q11.5>
    8c3c:			; <UNDEFINED> instruction: 0xf8df4329
    8c40:	ldrbtmi	ip, [r8], #-476	; 0xfffffe24
    8c44:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8c48:			; <UNDEFINED> instruction: 0xf104e5a5
    8c4c:	andscs	r0, r4, #144, 6	; 0x40000002
    8c50:	andcs	lr, r0, r9, asr r4
    8c54:	stcl	7, cr15, [ip, #996]	; 0x3e4
    8c58:			; <UNDEFINED> instruction: 0xf77f2802
    8c5c:	ldmdami	r0!, {r3, r4, r5, r6, r8, sl, fp, sp, pc}^
    8c60:	bmi	1c1a56c <log_oom_internal@plt+0x1c17770>
    8c64:	msrmi	CPSR_fc, #64, 4
    8c68:			; <UNDEFINED> instruction: 0xc1bcf8df
    8c6c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8c70:	ldr	r4, [r0, #1276]	; 0x4fc
    8c74:			; <UNDEFINED> instruction: 0xf7f92000
    8c78:	stmdacs	r2, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    8c7c:	stclge	7, cr15, [r7, #-508]!	; 0xfffffe04
    8c80:	strbmi	r4, [r1], -sl, ror #16
    8c84:	vst1.16	{d20-d21}, [pc :128], sl
    8c88:			; <UNDEFINED> instruction: 0xf8df6385
    8c8c:	ldrbtmi	ip, [r8], #-424	; 0xfffffe58
    8c90:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8c94:			; <UNDEFINED> instruction: 0xf104e57f
    8c98:	andscs	r0, r4, #140, 6	; 0x30000002
    8c9c:	andcs	lr, r0, sp, lsl #8
    8ca0:	stc	7, cr15, [r6, #996]!	; 0x3e4
    8ca4:			; <UNDEFINED> instruction: 0xf77f2802
    8ca8:	stmdami	r3!, {r1, r4, r6, r8, sl, fp, sp, pc}^
    8cac:	bmi	18da5b8 <log_oom_internal@plt+0x18d77bc>
    8cb0:	orrvs	pc, r5, #1325400064	; 0x4f000000
    8cb4:	ldrdgt	pc, [r8, pc]
    8cb8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8cbc:	strb	r4, [sl, #-1276]!	; 0xfffffb04
    8cc0:			; <UNDEFINED> instruction: 0xf7f92000
    8cc4:	stmdacs	r2, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    8cc8:			; <UNDEFINED> instruction: 0xf1cbdc14
    8ccc:	sbclt	r0, r0, #0
    8cd0:	strb	r4, [r0, #-576]	; 0xfffffdc0
    8cd4:			; <UNDEFINED> instruction: 0xf7f92000
    8cd8:	stmdacs	r2, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    8cdc:	ldmdami	r9, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    8ce0:	bmi	165a64c <log_oom_internal@plt+0x1657850>
    8ce4:	msrmi	CPSR_sxc, #64, 4
    8ce8:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    8cec:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8cf0:	ldrb	r4, [r0, #-1276]	; 0xfffffb04
    8cf4:			; <UNDEFINED> instruction: 0x46594856
    8cf8:	vpmin.s8	q10, q0, q3
    8cfc:			; <UNDEFINED> instruction: 0xf8df4327
    8d00:	ldrbtmi	ip, [r8], #-344	; 0xfffffea8
    8d04:	ldrbtmi	r4, [ip], #1146	; 0x47a
    8d08:	blmi	1542224 <log_oom_internal@plt+0x153f428>
    8d0c:	rscscc	pc, r7, #64, 4
    8d10:	andcs	r4, r0, r3, asr r9
    8d14:			; <UNDEFINED> instruction: 0x9726447b
    8d18:			; <UNDEFINED> instruction: 0xf5034479
    8d1c:	tstcc	r3, pc, asr r3
    8d20:			; <UNDEFINED> instruction: 0xf7fa4657
    8d24:	ldrbmi	lr, [sl], ip, ror #16
    8d28:			; <UNDEFINED> instruction: 0x46834634
    8d2c:	stmdacs	r0, {r0, r2, r3, r6, fp, ip, pc}
    8d30:	blge	1b05e34 <log_oom_internal@plt+0x1b03038>
    8d34:	blx	feec6d24 <log_oom_internal@plt+0xfeec3f28>
    8d38:	bllt	1a06d3c <log_oom_internal@plt+0x1a03f40>
    8d3c:			; <UNDEFINED> instruction: 0x91282000
    8d40:	ldcl	7, cr15, [r6, #-996]	; 0xfffffc1c
    8d44:	stmdacs	r2, {r3, r5, r8, fp, ip, pc}
    8d48:	ldcge	7, cr15, [r9], {126}	; 0x7e
    8d4c:	sha1c.32	q10, q0, <illegal reg q2.5>
    8d50:	bmi	116196c <log_oom_internal@plt+0x115eb70>
    8d54:	ldrbtmi	r4, [ip], #-2117	; 0xfffff7bb
    8d58:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8d5c:	ldclt	7, cr15, [pc], #1016	; 915c <log_oom_internal@plt+0x6360>
    8d60:	ldrtmi	r9, [r4], -r6, lsr #14
    8d64:			; <UNDEFINED> instruction: 0x46da4657
    8d68:	ldrb	r4, [pc, r3, lsl #13]
    8d6c:			; <UNDEFINED> instruction: 0xf7f99849
    8d70:	stmdals	r8, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    8d74:			; <UNDEFINED> instruction: 0xf47f2800
    8d78:			; <UNDEFINED> instruction: 0xf7feab4d
    8d7c:	stmdals	r9, {sl, fp, ip, sp, pc}^
    8d80:	svc	0x002ef7f9
    8d84:	stmdacs	r0, {r3, r6, fp, ip, pc}
    8d88:	blge	12c5e8c <log_oom_internal@plt+0x12c3090>
    8d8c:	bleq	44ed0 <log_oom_internal@plt+0x420d4>
    8d90:	bllt	1046d94 <log_oom_internal@plt+0x1043f98>
    8d94:			; <UNDEFINED> instruction: 0x46184c36
    8d98:	vpmin.s8	d20, d0, d22
    8d9c:	ldmdbmi	r6!, {r1, r3, r4, r6, r7, r8, r9, ip, sp}
    8da0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8da4:	subsvc	pc, sl, #8388608	; 0x800000
    8da8:	andls	r4, r0, #2030043136	; 0x79000000
    8dac:	andcc	r4, r3, #35651584	; 0x2200000
    8db0:	svc	0x00acf7f9
    8db4:	andeq	r0, r0, r6, asr #23
    8db8:	andeq	r1, r0, r0, lsr pc
    8dbc:	andeq	r0, r0, lr, ror r8
    8dc0:	muleq	r0, ip, fp
    8dc4:	andeq	r1, r0, r6, lsl #30
    8dc8:	andeq	r0, r0, r4, asr r8
    8dcc:	andeq	r0, r0, sl, ror fp
    8dd0:	andeq	r1, r0, r4, ror #29
    8dd4:	andeq	r0, r0, r2, lsr r8
    8dd8:	andeq	r0, r0, r0, asr fp
    8ddc:			; <UNDEFINED> instruction: 0x00001eba
    8de0:	andeq	r0, r0, r8, lsl #16
    8de4:	andeq	r0, r0, lr, lsr #22
    8de8:	muleq	r0, r8, lr
    8dec:	andeq	r0, r0, r6, ror #15
    8df0:	andeq	r0, r0, r4, lsl #22
    8df4:	andeq	r1, r0, lr, ror #28
    8df8:			; <UNDEFINED> instruction: 0x000007bc
    8dfc:	andeq	r0, r0, r2, ror #21
    8e00:	andeq	r1, r0, ip, asr #28
    8e04:	muleq	r0, sl, r7
    8e08:			; <UNDEFINED> instruction: 0x00000ab8
    8e0c:	andeq	r1, r0, r2, lsr #28
    8e10:	andeq	r0, r0, r0, ror r7
    8e14:	muleq	r0, r6, sl
    8e18:	andeq	r1, r0, r0, lsl #28
    8e1c:	andeq	r0, r0, lr, asr #14
    8e20:	andeq	r0, r0, ip, ror #20
    8e24:	ldrdeq	r1, [r0], -r6
    8e28:	andeq	r0, r0, r4, lsr #14
    8e2c:	andeq	r0, r0, sl, asr #20
    8e30:			; <UNDEFINED> instruction: 0x00001db4
    8e34:	andeq	r0, r0, r2, lsl #14
    8e38:	andeq	r0, r0, r0, lsr #20
    8e3c:	andeq	r1, r0, sl, lsl #27
    8e40:	ldrdeq	r0, [r0], -r8
    8e44:	andeq	r0, r0, ip, ror #19
    8e48:	andeq	r1, r0, r6, asr sp
    8e4c:	andeq	r0, r0, r4, lsr #13
    8e50:	ldrdeq	r0, [r0], -r6
    8e54:	andeq	r1, r0, r0, asr #26
    8e58:	andeq	r0, r0, lr, lsl #13
    8e5c:	andeq	r1, r0, r0, lsr sp
    8e60:	andeq	r0, r0, ip, ror r6
    8e64:	andeq	r0, r0, r2, lsl #19
    8e68:	andeq	r1, r0, ip, ror #25
    8e6c:	andeq	r0, r0, sl, lsr r6
    8e70:	strdeq	r0, [r0], -r4
    8e74:	andeq	r1, r0, r2, lsr #25
    8e78:	andeq	r1, r0, r8, lsr #11
    8e7c:	svcmi	0x00f0e92d
    8e80:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    8e84:	strmi	r8, [pc], -r4, lsl #22
    8e88:	strcs	r4, [r0], #-2781	; 0xfffff523
    8e8c:	ldrbtmi	r4, [sl], #-3037	; 0xfffff423
    8e90:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
    8e94:	ldmdavs	fp, {r1, r4, fp, sp, pc}
    8e98:			; <UNDEFINED> instruction: 0xf04f9319
    8e9c:	stmib	sp, {r8, r9}^
    8ea0:			; <UNDEFINED> instruction: 0xf7f94411
    8ea4:	vmlane.f64	d14, d21, d12
    8ea8:	tsthi	r4, r0, asr #5	; <UNPREDICTABLE>
    8eac:	ldmdbls	r2, {r0, r9, sl, fp, sp}
    8eb0:	ldcne	15, cr11, [sl, #-800]!	; 0xfffffce0
    8eb4:	svclt	0x00d8ab11
    8eb8:	andcs	r4, r0, r2, lsr #12
    8ebc:	blx	ff6c6eb4 <log_oom_internal@plt+0xff6c40b8>
    8ec0:	vmull.p8	<illegal reg q8.5>, d0, d4
    8ec4:	ldclmi	0, cr8, [r0, #928]	; 0x3a0
    8ec8:	ldrbtmi	r2, [sp], #-1536	; 0xfffffa00
    8ecc:			; <UNDEFINED> instruction: 0xf7f96868
    8ed0:	bmi	ff3c4bc8 <log_oom_internal@plt+0xff3c1dcc>
    8ed4:	ldrbtmi	r4, [sl], #-3022	; 0xfffff432
    8ed8:	andls	r4, r0, #3375104	; 0x338000
    8edc:	bmi	ff39a0d0 <log_oom_internal@plt+0xff3972d4>
    8ee0:	stmiami	lr, {r0, r3, r4, r5, r6, sl, lr}^
    8ee4:			; <UNDEFINED> instruction: 0x9601447a
    8ee8:			; <UNDEFINED> instruction: 0xf7f94478
    8eec:	strmi	lr, [r0], r4, lsr #26
    8ef0:			; <UNDEFINED> instruction: 0xf0002800
    8ef4:	stmdavc	fp!, {r1, r4, r6, r8, pc}^
    8ef8:			; <UNDEFINED> instruction: 0xf0402b00
    8efc:	blmi	ff229374 <log_oom_internal@plt+0xff226578>
    8f00:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    8f04:			; <UNDEFINED> instruction: 0xf7f97919
    8f08:	andcs	lr, r0, #128, 24	; 0x8000
    8f0c:			; <UNDEFINED> instruction: 0x46404611
    8f10:	svc	0x006ef7f9
    8f14:	stmdacs	r0, {r0, r9, sl, lr}
    8f18:	cmphi	r4, r0	; <UNPREDICTABLE>
    8f1c:	andls	r2, sp, r3, lsl #4
    8f20:			; <UNDEFINED> instruction: 0xf7f94640
    8f24:	stmdbls	sp, {r7, r8, sl, fp, sp, lr, pc}
    8f28:	strbmi	r2, [r0], -r0, lsl #4
    8f2c:	ldc	7, cr15, [ip, #996]!	; 0x3e4
    8f30:	rsbcs	r9, r4, #212992	; 0x34000
    8f34:			; <UNDEFINED> instruction: 0xf7f94640
    8f38:	stmdbls	sp, {r2, r4, sl, fp, sp, lr, pc}
    8f3c:	strbmi	r2, [r0], -r4, ror #4
    8f40:	ldc	7, cr15, [sl, #-996]!	; 0xfffffc1c
    8f44:	andcs	r2, r1, #0, 2
    8f48:			; <UNDEFINED> instruction: 0xf7f94640
    8f4c:			; <UNDEFINED> instruction: 0x4601ef52
    8f50:			; <UNDEFINED> instruction: 0xf0002800
    8f54:	rsbcs	r8, r4, #1073741841	; 0x40000011
    8f58:			; <UNDEFINED> instruction: 0xf7f94640
    8f5c:	stccs	12, cr14, [r0], {2}
    8f60:	addhi	pc, r9, r0
    8f64:	bge	4dbe28 <log_oom_internal@plt+0x4d902c>
    8f68:			; <UNDEFINED> instruction: 0xf10d2500
    8f6c:	ldrbtmi	r0, [fp], #-2908	; 0xfffff4a4
    8f70:	bcs	444798 <log_oom_internal@plt+0x44199c>
    8f74:			; <UNDEFINED> instruction: 0xf10daa14
    8f78:			; <UNDEFINED> instruction: 0xee090a54
    8f7c:	blmi	fea979c4 <log_oom_internal@plt+0xfea94bc8>
    8f80:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8f84:	bcs	fe4447ac <log_oom_internal@plt+0xfe4419b0>
    8f88:	movwls	r4, #54395	; 0xd47b
    8f8c:	strtmi	r4, [pc], -r7, lsr #23
    8f90:	ldrbtmi	r9, [fp], #-1039	; 0xfffffbf1
    8f94:	blge	62dbd4 <log_oom_internal@plt+0x62add8>
    8f98:	bcc	4447c4 <log_oom_internal@plt+0x4419c8>
    8f9c:	andls	lr, r2, ip, lsr #32
    8fa0:	movwls	r9, #34836	; 0x8814
    8fa4:			; <UNDEFINED> instruction: 0xf8cd2301
    8fa8:			; <UNDEFINED> instruction: 0xf04fe018
    8fac:			; <UNDEFINED> instruction: 0xf8cd0e1c
    8fb0:			; <UNDEFINED> instruction: 0xf04fc010
    8fb4:	tstls	r0, r2, lsr #24
    8fb8:	andls	r2, sl, ip, lsl #2
    8fbc:	movwls	r4, #30272	; 0x7640
    8fc0:	movwls	r9, #4867	; 0x1303
    8fc4:	eor	pc, ip, sp, asr #17
    8fc8:	eorgt	pc, r4, sp, asr #17
    8fcc:	andsgt	pc, r4, sp, asr #17
    8fd0:	ldcl	7, cr15, [lr], #996	; 0x3e4
    8fd4:	vmlal.s8	q9, d0, d0
    8fd8:			; <UNDEFINED> instruction: 0x46308099
    8fdc:			; <UNDEFINED> instruction: 0xf7f93701
    8fe0:	ldmdals	r7, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    8fe4:	bl	e46fd0 <log_oom_internal@plt+0xe441d4>
    8fe8:			; <UNDEFINED> instruction: 0xf7f99818
    8fec:	blls	403ccc <log_oom_internal@plt+0x400ed0>
    8ff0:	strbvc	pc, [r4, #1285]!	; 0x505	; <UNPREDICTABLE>
    8ff4:	ldrhtle	r4, [sp], -fp
    8ff8:			; <UNDEFINED> instruction: 0x46599b11
    8ffc:	andsls	r2, r8, #0, 4
    9000:	andsls	r4, r7, #721420288	; 0x2b000000
    9004:			; <UNDEFINED> instruction: 0xf7f96d98
    9008:	ldmdals	r1, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    900c:			; <UNDEFINED> instruction: 0x46539917
    9010:	strbmi	r4, [sl], -r8, lsr #8
    9014:	ldc2	7, cr15, [r6, #1012]	; 0x3f4
    9018:	vmov.32	r9, d9[0]
    901c:	strtmi	r1, [fp], #-2576	; 0xfffff5f0
    9020:			; <UNDEFINED> instruction: 0xf7f96d98
    9024:	eorscc	lr, sp, sl, ror #27
    9028:	ldmdals	r8, {r1, r2, r3, r6, ip, lr, pc}
    902c:	bcs	444894 <log_oom_internal@plt+0x441a98>
    9030:	bne	fe444898 <log_oom_internal@plt+0xfe441a9c>
    9034:	stc2l	7, cr15, [r8], #1012	; 0x3f4
    9038:	strtmi	r9, [fp], #-2833	; 0xfffff4ef
    903c:			; <UNDEFINED> instruction: 0xf8b36d59
    9040:			; <UNDEFINED> instruction: 0xf7fa005c
    9044:	bls	3886b0 <log_oom_internal@plt+0x3858b4>
    9048:	ldrsbgt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    904c:			; <UNDEFINED> instruction: 0x9c0e9911
    9050:	strtmi	r9, [r9], #-2840	; 0xfffff4e8
    9054:	ldrsb	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    9058:	strmi	r2, [r6], -r0, lsl #16
    905c:	ldrmi	fp, [r0], -r8, lsl #30
    9060:	svceq	0x0000f1bc
    9064:	svclt	0x00086d8a
    9068:	blcs	1ab00 <log_oom_internal@plt+0x17d04>
    906c:	blmi	1c3d6d0 <log_oom_internal@plt+0x1c3a8d4>
    9070:			; <UNDEFINED> instruction: 0xe794447b
    9074:	tstcs	r0, ip, lsl r6
    9078:			; <UNDEFINED> instruction: 0xf7f94640
    907c:	mcrne	13, 0, lr, cr5, cr14, {2}
    9080:	blmi	1b3fe44 <log_oom_internal@plt+0x1b3d048>
    9084:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9088:			; <UNDEFINED> instruction: 0xf0402b00
    908c:			; <UNDEFINED> instruction: 0x461c8093
    9090:			; <UNDEFINED> instruction: 0xf7f94640
    9094:	ldmdals	r1, {r4, r8, sl, fp, sp, lr, pc}
    9098:			; <UNDEFINED> instruction: 0xf7fcb108
    909c:	ldmdals	r2, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    90a0:			; <UNDEFINED> instruction: 0xf7f9b108
    90a4:	bmi	194437c <log_oom_internal@plt+0x1941580>
    90a8:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
    90ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90b0:	subsmi	r9, sl, r9, lsl fp
    90b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    90b8:	adchi	pc, r0, r0, asr #32
    90bc:	andslt	r4, fp, r0, lsr #12
    90c0:	blhi	1443bc <log_oom_internal@plt+0x1415c0>
    90c4:	svchi	0x00f0e8bd
    90c8:	beq	fe444934 <log_oom_internal@plt+0xfe441b38>
    90cc:	mrc	7, 3, APSR_nzcv, cr8, cr9, {7}
    90d0:			; <UNDEFINED> instruction: 0xe7ab9018
    90d4:			; <UNDEFINED> instruction: 0xf7f94620
    90d8:	stmdacs	r2, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    90dc:	rsbmi	fp, r8, #888	; 0x378
    90e0:	submi	fp, r4, #192, 4
    90e4:	mrrcmi	13, 13, sp, r5, cr7
    90e8:	bmi	15510fc <log_oom_internal@plt+0x154e300>
    90ec:	cdpmi	6, 5, cr4, cr5, cr9, {1}
    90f0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    90f4:	strbtvc	pc, [r8], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    90f8:	strmi	r4, [r2], #-1150	; 0xfffffb82
    90fc:	strmi	lr, [r0], -sp, asr #19
    9100:	movwvc	pc, #9295	; 0x244f	; <UNPREDICTABLE>
    9104:	mcr	7, 0, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    9108:	strb	r4, [r4, r4, lsl #12]
    910c:	andcs	r9, r0, sp
    9110:	bl	1bc70fc <log_oom_internal@plt+0x1bc4300>
    9114:	stmdacs	r2, {r0, r2, r3, r8, fp, ip, pc}
    9118:	submi	fp, r8, #888	; 0x378
    911c:	submi	fp, r4, #192, 4
    9120:	ldrtmi	sp, [r0], -sp, lsl #24
    9124:	b	fe647110 <log_oom_internal@plt+0xfe644314>
    9128:			; <UNDEFINED> instruction: 0xf7f99817
    912c:	ldmdals	r8, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    9130:	b	fe4c711c <log_oom_internal@plt+0xfe4c4320>
    9134:	ldrtmi	lr, [r1], -ip, lsr #15
    9138:	ldcl	7, cr15, [r8], #996	; 0x3e4
    913c:	stmdami	r2, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    9140:	teqcs	fp, #64, 4	; <UNPREDICTABLE>
    9144:	mcrrmi	10, 4, r4, r2, cr1
    9148:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    914c:	rsbvc	pc, r8, r0, lsl #10
    9150:	andcc	r4, r3, #124, 8	; 0x7c000000
    9154:	streq	lr, [r0], #-2509	; 0xfffff633
    9158:			; <UNDEFINED> instruction: 0xf7f92003
    915c:			; <UNDEFINED> instruction: 0x4604edde
    9160:	ldrdcs	lr, [r0], -pc	; <UNPREDICTABLE>
    9164:	bl	1147150 <log_oom_internal@plt+0x1144354>
    9168:	svclt	0x00de2802
    916c:	rsclt	r4, r4, #108, 4	; 0xc0000006
    9170:	sfmle	f4, 4, [sp, #400]	; 0x190
    9174:			; <UNDEFINED> instruction: 0x46294a37
    9178:	vst2.8	{d20-d21}, [pc :256], r7
    917c:	ldcmi	3, cr7, [r7], #-64	; 0xffffffc0
    9180:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    9184:	rsbvc	pc, r8, #8388608	; 0x800000
    9188:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    918c:	cfstrdne	mvd2, [r2], {0}
    9190:			; <UNDEFINED> instruction: 0xf7f92003
    9194:	strmi	lr, [r4], -r2, asr #27
    9198:	blmi	c82f88 <log_oom_internal@plt+0xc8018c>
    919c:	andscs	pc, r2, #64, 4
    91a0:	ldrbtmi	r4, [fp], #-2352	; 0xfffff6d0
    91a4:			; <UNDEFINED> instruction: 0xf5034479
    91a8:	tstcc	r3, r8, ror #6
    91ac:	mcr	7, 1, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    91b0:	ldrb	r4, [r0, -r4, lsl #12]!
    91b4:	strtmi	r4, [r2], -ip, lsr #18
    91b8:	strcs	r2, [r0], #-1
    91bc:			; <UNDEFINED> instruction: 0xf7f94479
    91c0:	strb	lr, [r5, -r6, lsl #28]!
    91c4:			; <UNDEFINED> instruction: 0xf2404c29
    91c8:	bmi	a51e34 <log_oom_internal@plt+0xa4f038>
    91cc:	ldrbtmi	r4, [ip], #-2345	; 0xfffff6d7
    91d0:			; <UNDEFINED> instruction: 0xf504447a
    91d4:	ldrbtmi	r7, [r9], #-1131	; 0xfffffb95
    91d8:	strls	r3, [r0], #-515	; 0xfffffdfd
    91dc:	ldc	7, cr15, [r6, #996]	; 0x3e4
    91e0:			; <UNDEFINED> instruction: 0xf2404c25
    91e4:	bmi	951e68 <log_oom_internal@plt+0x94f06c>
    91e8:	ldrbtmi	r4, [ip], #-2341	; 0xfffff6db
    91ec:			; <UNDEFINED> instruction: 0xf504447a
    91f0:	ldrbtmi	r7, [r9], #-1131	; 0xfffffb95
    91f4:	strls	r3, [r0], #-515	; 0xfffffdfd
    91f8:	stc	7, cr15, [r8, #996]	; 0x3e4
    91fc:	bl	ffbc71e8 <log_oom_internal@plt+0xffbc43ec>
    9200:	andeq	r2, r1, lr, asr lr
    9204:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9208:	andeq	r3, r1, sl, asr r1
    920c:	andeq	r1, r0, r6, lsl #11
    9210:	andeq	r1, r0, r8, ror #10
    9214:			; <UNDEFINED> instruction: 0x00000fbc
    9218:	andeq	r1, r0, ip, ror #10
    921c:	andeq	r1, r0, r0, ror r5
    9220:	strdeq	r3, [r1], -lr
    9224:	andeq	r1, r0, r2, ror r1
    9228:	andeq	r0, r0, r8, ror #29
    922c:	ldrdeq	r0, [r0], -lr
    9230:	andeq	r0, r0, r0, lsl #28
    9234:	andeq	r2, r1, ip, ror pc
    9238:	andeq	r2, r1, r2, asr #24
    923c:	andeq	r1, r0, r4, asr r9
    9240:	andeq	r0, r0, r2, lsr #5
    9244:	andeq	r0, r0, r0, asr #14
    9248:	strdeq	r1, [r0], -ip
    924c:	andeq	r0, r0, sl, asr #4
    9250:	andeq	r0, r0, r8, lsl #11
    9254:	andeq	r1, r0, r4, asr #17
    9258:	andeq	r0, r0, r2, lsl r2
    925c:	strdeq	r0, [r0], -ip
    9260:	andeq	r1, r0, r2, lsr #17
    9264:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9268:	andeq	r1, r0, r8, lsr #5
    926c:	andeq	r1, r0, r6, ror r8
    9270:	andeq	r0, r0, r4, asr #3
    9274:	andeq	r0, r0, r6, lsr #16
    9278:	andeq	r1, r0, sl, asr r8
    927c:	andeq	r0, r0, r8, lsr #3
    9280:	andeq	r0, r0, lr, lsr #16
    9284:	mvnsmi	lr, #737280	; 0xb4000
    9288:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    928c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    9290:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    9294:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9298:	blne	1d9a494 <log_oom_internal@plt+0x1d97698>
    929c:	strhle	r1, [sl], -r6
    92a0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    92a4:	svccc	0x0004f855
    92a8:	strbmi	r3, [sl], -r1, lsl #8
    92ac:	ldrtmi	r4, [r8], -r1, asr #12
    92b0:	adcmi	r4, r6, #152, 14	; 0x2600000
    92b4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    92b8:	svclt	0x000083f8
    92bc:	ldrdeq	r2, [r1], -r6
    92c0:	andeq	r2, r1, ip, asr #15
    92c4:	svclt	0x00004770

Disassembly of section .fini:

000092c8 <.fini>:
    92c8:	push	{r3, lr}
    92cc:	pop	{r3, pc}
