Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Thu Jul 28 03:04:11 2016
| Host             : LinuxBox running 64-bit Debian GNU/Linux 8.5 (jessie)
| Command          : 
| Design           : FullChip
| Device           : xc7a100tcsg324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.108  |
| Dynamic (W)              | 0.016  |
| Device Static (W)        | 0.091  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.5   |
| Junction Temperature (C) | 25.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      745 |       --- |             --- |
|   LUT as Logic |    <0.001 |      270 |     63400 |            0.43 |
|   CARRY4       |    <0.001 |       98 |     15850 |            0.62 |
|   Register     |    <0.001 |       95 |    126800 |            0.07 |
|   Others       |     0.000 |      138 |       --- |             --- |
| Signals        |    <0.001 |      743 |       --- |             --- |
| Block RAM      |     0.008 |        4 |       135 |            2.96 |
| DSPs           |     0.006 |        8 |       240 |            3.33 |
| I/O            |    <0.001 |       35 |       210 |           16.67 |
| Static Power   |     0.091 |          |           |                 |
| Total          |     0.108 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.015 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| FullChip                                       |     0.016 |
|   Core1                                        |     0.002 |
|     multblu                                    |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|     multrosso                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_mult                                 |    <0.001 |
|           gLUT.gLUT_speed.iLUT                 |    <0.001 |
|     multverde                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|   Core2                                        |     0.002 |
|     multblu                                    |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|     multrosso                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_mult                                 |    <0.001 |
|           gLUT.gLUT_speed.iLUT                 |    <0.001 |
|     multverde                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|   Core3                                        |     0.002 |
|     multblu                                    |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|     multrosso                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_mult                                 |    <0.001 |
|           gLUT.gLUT_speed.iLUT                 |    <0.001 |
|     multverde                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|   Core4                                        |     0.002 |
|     multblu                                    |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|     multrosso                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_mult                                 |    <0.001 |
|           gLUT.gLUT_speed.iLUT                 |    <0.001 |
|     multverde                                  |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           device_supports_dsp.use_multadd_dsp  |    <0.001 |
|             dsp48_multadd.multadd_usecase_inst |    <0.001 |
|               i_synth_option.i_synth_model     |    <0.001 |
|                 opt_vx7.i_uniwrap              |    <0.001 |
|   InputMemory2x                                |     0.003 |
|     U0                                         |     0.003 |
|       inst_blk_mem_gen                         |     0.003 |
|         gnativebmg.native_blk_mem_gen          |     0.003 |
|           valid.cstr                           |     0.003 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[1].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|   finalResult                                  |     0.002 |
|     outputmem1                                 |     0.001 |
|       U0                                       |     0.001 |
|         inst_blk_mem_gen                       |     0.001 |
|           gnativebmg.native_blk_mem_gen        |     0.001 |
|             valid.cstr                         |     0.001 |
|               ramloop[0].ram.r                 |     0.001 |
|                 prim_noinit.ram                |     0.001 |
|     outputmem2                                 |     0.001 |
|       U0                                       |     0.001 |
|         inst_blk_mem_gen                       |     0.001 |
|           gnativebmg.native_blk_mem_gen        |     0.001 |
|             valid.cstr                         |     0.001 |
|               ramloop[0].ram.r                 |     0.001 |
|                 prim_noinit.ram                |     0.001 |
|   inputController1                             |    <0.001 |
|     AddGen                                     |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_baseblox.i_baseblox_counter        |    <0.001 |
|             the_addsub                         |    <0.001 |
|               no_pipelining.the_addsub         |    <0.001 |
|                 i_lut6.i_lut6_addsub           |    <0.001 |
|                   i_q.i_simple.qreg            |    <0.001 |
|   inputController2                             |    <0.001 |
|     Slave                                      |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_baseblox.i_baseblox_counter        |    <0.001 |
|             the_addsub                         |    <0.001 |
|               no_pipelining.the_addsub         |    <0.001 |
|                 i_lut6.i_lut6_addsub           |    <0.001 |
|                   i_q.i_simple.qreg            |    <0.001 |
|   inputMemory1                                 |     0.003 |
|     U0                                         |     0.003 |
|       inst_blk_mem_gen                         |     0.003 |
|         gnativebmg.native_blk_mem_gen          |     0.003 |
|           valid.cstr                           |     0.003 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[1].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|   outputmemorycontroller                       |    <0.001 |
|     generator1                                 |    <0.001 |
|       AddGen                                   |    <0.001 |
|         U0                                     |    <0.001 |
|           i_synth                              |    <0.001 |
|             i_baseblox.i_baseblox_counter      |    <0.001 |
|               the_addsub                       |    <0.001 |
|                 no_pipelining.the_addsub       |    <0.001 |
|                   i_lut6.i_lut6_addsub         |    <0.001 |
|                     i_q.i_simple.qreg          |    <0.001 |
|     generator2                                 |    <0.001 |
|       AddGen2                                  |    <0.001 |
|         U0                                     |    <0.001 |
|           i_synth                              |    <0.001 |
|             i_baseblox.i_baseblox_counter      |    <0.001 |
|               the_addsub                       |    <0.001 |
|                 no_pipelining.the_addsub       |    <0.001 |
|                   i_lut6.i_lut6_addsub         |    <0.001 |
|                     i_q.i_simple.qreg          |    <0.001 |
|     outputsync                                 |    <0.001 |
|       Master                                   |    <0.001 |
|         U0                                     |    <0.001 |
|           i_synth                              |    <0.001 |
|             i_baseblox.i_baseblox_counter      |    <0.001 |
|               the_addsub                       |    <0.001 |
|                 no_pipelining.the_addsub       |    <0.001 |
|                   i_lut6.i_lut6_addsub         |    <0.001 |
|                     i_q.i_simple.qreg          |    <0.001 |
|   synchronizer1                                |    <0.001 |
|     Master                                     |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_baseblox.i_baseblox_counter        |    <0.001 |
|             the_addsub                         |    <0.001 |
|               no_pipelining.the_addsub         |    <0.001 |
|                 i_lut6.i_lut6_addsub           |    <0.001 |
|                   i_q.i_simple.qreg            |    <0.001 |
+------------------------------------------------+-----------+


