-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    xb_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_15_ce1 : OUT STD_LOGIC;
    xb_15_we1 : OUT STD_LOGIC;
    xb_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_14_ce1 : OUT STD_LOGIC;
    xb_14_we1 : OUT STD_LOGIC;
    xb_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_13_ce1 : OUT STD_LOGIC;
    xb_13_we1 : OUT STD_LOGIC;
    xb_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_12_ce1 : OUT STD_LOGIC;
    xb_12_we1 : OUT STD_LOGIC;
    xb_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_11_ce1 : OUT STD_LOGIC;
    xb_11_we1 : OUT STD_LOGIC;
    xb_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_10_ce1 : OUT STD_LOGIC;
    xb_10_we1 : OUT STD_LOGIC;
    xb_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_9_ce1 : OUT STD_LOGIC;
    xb_9_we1 : OUT STD_LOGIC;
    xb_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_8_ce1 : OUT STD_LOGIC;
    xb_8_we1 : OUT STD_LOGIC;
    xb_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_7_ce1 : OUT STD_LOGIC;
    xb_7_we1 : OUT STD_LOGIC;
    xb_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_6_ce1 : OUT STD_LOGIC;
    xb_6_we1 : OUT STD_LOGIC;
    xb_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_5_ce1 : OUT STD_LOGIC;
    xb_5_we1 : OUT STD_LOGIC;
    xb_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_4_ce1 : OUT STD_LOGIC;
    xb_4_we1 : OUT STD_LOGIC;
    xb_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_3_ce1 : OUT STD_LOGIC;
    xb_3_we1 : OUT STD_LOGIC;
    xb_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_2_ce1 : OUT STD_LOGIC;
    xb_2_we1 : OUT STD_LOGIC;
    xb_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_1_ce1 : OUT STD_LOGIC;
    xb_1_we1 : OUT STD_LOGIC;
    xb_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    xb_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    xb_0_ce1 : OUT STD_LOGIC;
    xb_0_we1 : OUT STD_LOGIC;
    xb_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_0288951_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_4290953_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_8292955_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_12294957_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_16959_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_20961_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_24963_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_28965_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_32967_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_36969_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_40971_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_44973_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_48975_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_52977_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_56979_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_60981_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    h : IN STD_LOGIC_VECTOR (3 downto 0);
    mux_case_1308983_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_5310985_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_9312987_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_13314989_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_17991_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_21993_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_25995_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_29997_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_33999_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_371001_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_411003_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_451005_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_491007_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_531009_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_571011_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_611013_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_23281015_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_63301017_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_103321019_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_143341021_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_181023_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_221025_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_261027_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_301029_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_341031_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_381033_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_421035_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_461037_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_501039_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_541041_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_581043_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_621045_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_33481047_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_73501049_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_113521051_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_153541053_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_191055_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_231057_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_271059_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_311061_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_351063_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_391065_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_431067_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_471069_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_511071_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_551073_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_591075_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_631077_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_fu_936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln157_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_10_fu_250 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln154_fu_1372_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_8_we1_local : STD_LOGIC;
    signal trunc_ln154_1_fu_948_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_21_fu_952_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_8_ce1_local : STD_LOGIC;
    signal xb_9_we1_local : STD_LOGIC;
    signal tmp_s_fu_1067_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_9_ce1_local : STD_LOGIC;
    signal xb_10_we1_local : STD_LOGIC;
    signal tmp_22_fu_1144_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_10_ce1_local : STD_LOGIC;
    signal xb_11_we1_local : STD_LOGIC;
    signal tmp_23_fu_1221_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_11_ce1_local : STD_LOGIC;
    signal xb_4_we1_local : STD_LOGIC;
    signal xb_4_ce1_local : STD_LOGIC;
    signal xb_5_we1_local : STD_LOGIC;
    signal xb_5_ce1_local : STD_LOGIC;
    signal xb_6_we1_local : STD_LOGIC;
    signal xb_6_ce1_local : STD_LOGIC;
    signal xb_7_we1_local : STD_LOGIC;
    signal xb_7_ce1_local : STD_LOGIC;
    signal xb_0_we1_local : STD_LOGIC;
    signal xb_0_ce1_local : STD_LOGIC;
    signal xb_1_we1_local : STD_LOGIC;
    signal xb_1_ce1_local : STD_LOGIC;
    signal xb_2_we1_local : STD_LOGIC;
    signal xb_2_ce1_local : STD_LOGIC;
    signal xb_3_we1_local : STD_LOGIC;
    signal xb_3_ce1_local : STD_LOGIC;
    signal xb_12_we1_local : STD_LOGIC;
    signal xb_12_ce1_local : STD_LOGIC;
    signal xb_13_we1_local : STD_LOGIC;
    signal xb_13_ce1_local : STD_LOGIC;
    signal xb_14_we1_local : STD_LOGIC;
    signal xb_14_ce1_local : STD_LOGIC;
    signal xb_15_we1_local : STD_LOGIC;
    signal xb_15_ce1_local : STD_LOGIC;
    signal tmp_21_fu_952_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln154_fu_944_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln9_fu_1029_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln2_fu_1039_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_1144_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1221_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_21_fu_952_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_952_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1067_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1144_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_1221_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component kernel_mhsa_sparsemux_33_6_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_33_6_32_1_1_U956 : component kernel_mhsa_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mux_case_0288951_i_i_i,
        din1 => mux_case_4290953_i_i_i,
        din2 => mux_case_8292955_i_i_i,
        din3 => mux_case_12294957_i_i_i,
        din4 => mux_case_16959_i_i_i,
        din5 => mux_case_20961_i_i_i,
        din6 => mux_case_24963_i_i_i,
        din7 => mux_case_28965_i_i_i,
        din8 => mux_case_32967_i_i_i,
        din9 => mux_case_36969_i_i_i,
        din10 => mux_case_40971_i_i_i,
        din11 => mux_case_44973_i_i_i,
        din12 => mux_case_48975_i_i_i,
        din13 => mux_case_52977_i_i_i,
        din14 => mux_case_56979_i_i_i,
        din15 => mux_case_60981_i_i_i,
        def => tmp_21_fu_952_p33,
        sel => trunc_ln154_fu_944_p1,
        dout => tmp_21_fu_952_p35);

    sparsemux_33_6_32_1_1_U957 : component kernel_mhsa_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mux_case_1308983_i_i_i,
        din1 => mux_case_5310985_i_i_i,
        din2 => mux_case_9312987_i_i_i,
        din3 => mux_case_13314989_i_i_i,
        din4 => mux_case_17991_i_i_i,
        din5 => mux_case_21993_i_i_i,
        din6 => mux_case_25995_i_i_i,
        din7 => mux_case_29997_i_i_i,
        din8 => mux_case_33999_i_i_i,
        din9 => mux_case_371001_i_i_i,
        din10 => mux_case_411003_i_i_i,
        din11 => mux_case_451005_i_i_i,
        din12 => mux_case_491007_i_i_i,
        din13 => mux_case_531009_i_i_i,
        din14 => mux_case_571011_i_i_i,
        din15 => mux_case_611013_i_i_i,
        def => tmp_s_fu_1067_p33,
        sel => trunc_ln154_fu_944_p1,
        dout => tmp_s_fu_1067_p35);

    sparsemux_33_6_32_1_1_U958 : component kernel_mhsa_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mux_case_23281015_i_i_i,
        din1 => mux_case_63301017_i_i_i,
        din2 => mux_case_103321019_i_i_i,
        din3 => mux_case_143341021_i_i_i,
        din4 => mux_case_181023_i_i_i,
        din5 => mux_case_221025_i_i_i,
        din6 => mux_case_261027_i_i_i,
        din7 => mux_case_301029_i_i_i,
        din8 => mux_case_341031_i_i_i,
        din9 => mux_case_381033_i_i_i,
        din10 => mux_case_421035_i_i_i,
        din11 => mux_case_461037_i_i_i,
        din12 => mux_case_501039_i_i_i,
        din13 => mux_case_541041_i_i_i,
        din14 => mux_case_581043_i_i_i,
        din15 => mux_case_621045_i_i_i,
        def => tmp_22_fu_1144_p33,
        sel => trunc_ln154_fu_944_p1,
        dout => tmp_22_fu_1144_p35);

    sparsemux_33_6_32_1_1_U959 : component kernel_mhsa_sparsemux_33_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000100",
        din1_WIDTH => 32,
        CASE2 => "001000",
        din2_WIDTH => 32,
        CASE3 => "001100",
        din3_WIDTH => 32,
        CASE4 => "010000",
        din4_WIDTH => 32,
        CASE5 => "010100",
        din5_WIDTH => 32,
        CASE6 => "011000",
        din6_WIDTH => 32,
        CASE7 => "011100",
        din7_WIDTH => 32,
        CASE8 => "100000",
        din8_WIDTH => 32,
        CASE9 => "100100",
        din9_WIDTH => 32,
        CASE10 => "101000",
        din10_WIDTH => 32,
        CASE11 => "101100",
        din11_WIDTH => 32,
        CASE12 => "110000",
        din12_WIDTH => 32,
        CASE13 => "110100",
        din13_WIDTH => 32,
        CASE14 => "111000",
        din14_WIDTH => 32,
        CASE15 => "111100",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mux_case_33481047_i_i_i,
        din1 => mux_case_73501049_i_i_i,
        din2 => mux_case_113521051_i_i_i,
        din3 => mux_case_153541053_i_i_i,
        din4 => mux_case_191055_i_i_i,
        din5 => mux_case_231057_i_i_i,
        din6 => mux_case_271059_i_i_i,
        din7 => mux_case_311061_i_i_i,
        din8 => mux_case_351063_i_i_i,
        din9 => mux_case_391065_i_i_i,
        din10 => mux_case_431067_i_i_i,
        din11 => mux_case_471069_i_i_i,
        din12 => mux_case_511071_i_i_i,
        din13 => mux_case_551073_i_i_i,
        din14 => mux_case_591075_i_i_i,
        din15 => mux_case_631077_i_i_i,
        def => tmp_23_fu_1221_p33,
        sel => trunc_ln154_fu_944_p1,
        dout => tmp_23_fu_1221_p35);

    flow_control_loop_pipe_sequential_init_U : component kernel_mhsa_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_10_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_fu_936_p3 = ap_const_lv1_0)) then 
                    i_10_fu_250 <= add_ln154_fu_1372_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_10_fu_250 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln154_fu_1372_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv7_4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3)
    begin
        if (((tmp_fu_936_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_state1, i_10_fu_250, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_i <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i <= i_10_fu_250;
        end if; 
    end process;

    lshr_ln9_fu_1029_p4 <= ap_sig_allocacmp_i(5 downto 4);
    or_ln2_fu_1039_p3 <= (h & lshr_ln9_fu_1029_p4);
    tmp_21_fu_952_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_22_fu_1144_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_23_fu_1221_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_fu_936_p3 <= ap_sig_allocacmp_i(6 downto 6);
    tmp_s_fu_1067_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln154_1_fu_948_p1 <= ap_sig_allocacmp_i(4 - 1 downto 0);
    trunc_ln154_fu_944_p1 <= ap_sig_allocacmp_i(6 - 1 downto 0);
    xb_0_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_0_ce1 <= xb_0_ce1_local;

    xb_0_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_0_ce1_local <= ap_const_logic_1;
        else 
            xb_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_0_d1 <= tmp_21_fu_952_p35;
    xb_0_we1 <= xb_0_we1_local;

    xb_0_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_0_we1_local <= ap_const_logic_1;
        else 
            xb_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_10_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_10_ce1 <= xb_10_ce1_local;

    xb_10_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_10_ce1_local <= ap_const_logic_1;
        else 
            xb_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_10_d1 <= tmp_22_fu_1144_p35;
    xb_10_we1 <= xb_10_we1_local;

    xb_10_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_10_we1_local <= ap_const_logic_1;
        else 
            xb_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_11_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_11_ce1 <= xb_11_ce1_local;

    xb_11_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_11_ce1_local <= ap_const_logic_1;
        else 
            xb_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_11_d1 <= tmp_23_fu_1221_p35;
    xb_11_we1 <= xb_11_we1_local;

    xb_11_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_11_we1_local <= ap_const_logic_1;
        else 
            xb_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_12_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_12_ce1 <= xb_12_ce1_local;

    xb_12_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_12_ce1_local <= ap_const_logic_1;
        else 
            xb_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_12_d1 <= tmp_21_fu_952_p35;
    xb_12_we1 <= xb_12_we1_local;

    xb_12_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_12_we1_local <= ap_const_logic_1;
        else 
            xb_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_13_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_13_ce1 <= xb_13_ce1_local;

    xb_13_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_13_ce1_local <= ap_const_logic_1;
        else 
            xb_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_13_d1 <= tmp_s_fu_1067_p35;
    xb_13_we1 <= xb_13_we1_local;

    xb_13_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_13_we1_local <= ap_const_logic_1;
        else 
            xb_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_14_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_14_ce1 <= xb_14_ce1_local;

    xb_14_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_14_ce1_local <= ap_const_logic_1;
        else 
            xb_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_14_d1 <= tmp_22_fu_1144_p35;
    xb_14_we1 <= xb_14_we1_local;

    xb_14_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_14_we1_local <= ap_const_logic_1;
        else 
            xb_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_15_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_15_ce1 <= xb_15_ce1_local;

    xb_15_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_15_ce1_local <= ap_const_logic_1;
        else 
            xb_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_15_d1 <= tmp_23_fu_1221_p35;
    xb_15_we1 <= xb_15_we1_local;

    xb_15_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if ((not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4)) and not((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8)) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_15_we1_local <= ap_const_logic_1;
        else 
            xb_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_1_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_1_ce1 <= xb_1_ce1_local;

    xb_1_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_1_ce1_local <= ap_const_logic_1;
        else 
            xb_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_1_d1 <= tmp_s_fu_1067_p35;
    xb_1_we1 <= xb_1_we1_local;

    xb_1_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_1_we1_local <= ap_const_logic_1;
        else 
            xb_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_2_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_2_ce1 <= xb_2_ce1_local;

    xb_2_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_2_ce1_local <= ap_const_logic_1;
        else 
            xb_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_2_d1 <= tmp_22_fu_1144_p35;
    xb_2_we1 <= xb_2_we1_local;

    xb_2_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_2_we1_local <= ap_const_logic_1;
        else 
            xb_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_3_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_3_ce1 <= xb_3_ce1_local;

    xb_3_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_3_ce1_local <= ap_const_logic_1;
        else 
            xb_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_3_d1 <= tmp_23_fu_1221_p35;
    xb_3_we1 <= xb_3_we1_local;

    xb_3_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_0) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_3_we1_local <= ap_const_logic_1;
        else 
            xb_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_4_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_4_ce1 <= xb_4_ce1_local;

    xb_4_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_4_ce1_local <= ap_const_logic_1;
        else 
            xb_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_4_d1 <= tmp_21_fu_952_p35;
    xb_4_we1 <= xb_4_we1_local;

    xb_4_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_4_we1_local <= ap_const_logic_1;
        else 
            xb_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_5_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_5_ce1 <= xb_5_ce1_local;

    xb_5_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_5_ce1_local <= ap_const_logic_1;
        else 
            xb_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_5_d1 <= tmp_s_fu_1067_p35;
    xb_5_we1 <= xb_5_we1_local;

    xb_5_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_5_we1_local <= ap_const_logic_1;
        else 
            xb_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_6_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_6_ce1 <= xb_6_ce1_local;

    xb_6_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_6_ce1_local <= ap_const_logic_1;
        else 
            xb_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_6_d1 <= tmp_22_fu_1144_p35;
    xb_6_we1 <= xb_6_we1_local;

    xb_6_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_6_we1_local <= ap_const_logic_1;
        else 
            xb_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_7_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_7_ce1 <= xb_7_ce1_local;

    xb_7_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_7_ce1_local <= ap_const_logic_1;
        else 
            xb_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_7_d1 <= tmp_23_fu_1221_p35;
    xb_7_we1 <= xb_7_we1_local;

    xb_7_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_4) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_7_we1_local <= ap_const_logic_1;
        else 
            xb_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_8_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_8_ce1 <= xb_8_ce1_local;

    xb_8_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_8_ce1_local <= ap_const_logic_1;
        else 
            xb_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_8_d1 <= tmp_21_fu_952_p35;
    xb_8_we1 <= xb_8_we1_local;

    xb_8_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_8_we1_local <= ap_const_logic_1;
        else 
            xb_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_9_address1 <= zext_ln157_fu_1047_p1(6 - 1 downto 0);
    xb_9_ce1 <= xb_9_ce1_local;

    xb_9_ce1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_9_ce1_local <= ap_const_logic_1;
        else 
            xb_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xb_9_d1 <= tmp_s_fu_1067_p35;
    xb_9_we1 <= xb_9_we1_local;

    xb_9_we1_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_936_p3, trunc_ln154_1_fu_948_p1)
    begin
        if (((trunc_ln154_1_fu_948_p1 = ap_const_lv4_8) and (tmp_fu_936_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xb_9_we1_local <= ap_const_logic_1;
        else 
            xb_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln157_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln2_fu_1039_p3),64));
end behav;
