


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ********************/
    2 00000000         ;/*                                                     
                                          */
    3 00000000         ;/*       Copyright (c) Microsoft Corporation. All right
                       s reserved.        */
    4 00000000         ;/*                                                     
                                          */
    5 00000000         ;/*       This software is licensed under the Microsoft 
                       Software License   */
    6 00000000         ;/*       Terms for Microsoft Azure RTOS. Full text of t
                       he license can be  */
    7 00000000         ;/*       found in the LICENSE file at https://aka.ms/Az
                       ureRTOS_EULA       */
    8 00000000         ;/*       and in the root directory of this software.   
                                          */
    9 00000000         ;/*                                                     
                                          */
   10 00000000         ;/******************************************************
                       ********************/
   11 00000000         ;
   12 00000000         ;
   13 00000000         ;/******************************************************
                       ********************/
   14 00000000         ;/******************************************************
                       ********************/
   15 00000000         ;/**                                                    
                                          */
   16 00000000         ;/** ThreadX Component                                  
                                          */
   17 00000000         ;/**                                                    
                                          */
   18 00000000         ;/**   Thread                                           
                                          */
   19 00000000         ;/**                                                    
                                          */
   20 00000000         ;/******************************************************
                       ********************/
   21 00000000         ;/******************************************************
                       ********************/
   22 00000000         ;
   23 00000000         ;
   24 00000000                 AREA             ||.text||, CODE, READONLY
   25 00000000         ;/******************************************************
                       ********************/
   26 00000000         ;/*                                                     
                                          */
   27 00000000         ;/*  FUNCTION                                           
                           RELEASE        */
   28 00000000         ;/*                                                     
                                          */
   29 00000000         ;/*    _tx_thread_stack_build                           
                        Cortex-M4/AC5     */
   30 00000000         ;/*                                                     
                             6.1          */
   31 00000000         ;/*  AUTHOR                                             
                                          */
   32 00000000         ;/*                                                     
                                          */



ARM Macro Assembler    Page 2 


   33 00000000         ;/*    William E. Lamie, Microsoft Corporation          
                                          */
   34 00000000         ;/*                                                     
                                          */
   35 00000000         ;/*  DESCRIPTION                                        
                                          */
   36 00000000         ;/*                                                     
                                          */
   37 00000000         ;/*    This function builds a stack frame on the supplie
                       d thread's stack.  */
   38 00000000         ;/*    The stack frame results in a fake interrupt retur
                       n to the supplied  */
   39 00000000         ;/*    function pointer.                                
                                          */
   40 00000000         ;/*                                                     
                                          */
   41 00000000         ;/*  INPUT                                              
                                          */
   42 00000000         ;/*                                                     
                                          */
   43 00000000         ;/*    thread_ptr                            Pointer to 
                       thread control blk */
   44 00000000         ;/*    function_ptr                          Pointer to 
                       return function    */
   45 00000000         ;/*                                                     
                                          */
   46 00000000         ;/*  OUTPUT                                             
                                          */
   47 00000000         ;/*                                                     
                                          */
   48 00000000         ;/*    None                                             
                                          */
   49 00000000         ;/*                                                     
                                          */
   50 00000000         ;/*  CALLS                                              
                                          */
   51 00000000         ;/*                                                     
                                          */
   52 00000000         ;/*    None                                             
                                          */
   53 00000000         ;/*                                                     
                                          */
   54 00000000         ;/*  CALLED BY                                          
                                          */
   55 00000000         ;/*                                                     
                                          */
   56 00000000         ;/*    _tx_thread_create                     Create thre
                       ad service         */
   57 00000000         ;/*                                                     
                                          */
   58 00000000         ;/*  RELEASE HISTORY                                    
                                          */
   59 00000000         ;/*                                                     
                                          */
   60 00000000         ;/*    DATE              NAME                      DESCR
                       IPTION             */
   61 00000000         ;/*                                                     
                                          */
   62 00000000         ;/*  09-30-2020     William E. Lamie         Initial Ver



ARM Macro Assembler    Page 3 


                       sion 6.1           */
   63 00000000         ;/*                                                     
                                          */
   64 00000000         ;/******************************************************
                       ********************/
   65 00000000         ;VOID   _tx_thread_stack_build(TX_THREAD *thread_ptr, VO
                       ID (*function_ptr)(VOID))
   66 00000000         ;{
   67 00000000                 EXPORT           _tx_thread_stack_build
   68 00000000         _tx_thread_stack_build
   69 00000000         ;
   70 00000000         ;
   71 00000000         ;    /* Build a fake interrupt frame.  The form of the f
                       ake interrupt stack
   72 00000000         ;       on the Cortex-M4 should look like the following 
                       after it is built:
   73 00000000         ;
   74 00000000         ;       Stack Top:
   75 00000000         ;                       LR          Interrupted LR (LR a
                       t time of PENDSV)
   76 00000000         ;                       r4          Initial value for r4
                       
   77 00000000         ;                       r5          Initial value for r5
                       
   78 00000000         ;                       r6          Initial value for r6
                       
   79 00000000         ;                       r7          Initial value for r7
                       
   80 00000000         ;                       r8          Initial value for r8
                       
   81 00000000         ;                       r9          Initial value for r9
                       
   82 00000000         ;                       r10         Initial value for r1
                       0
   83 00000000         ;                       r11         Initial value for r1
                       1
   84 00000000         ;                       r0          Initial value for r0
                           (Hardware stack starts here!!)
   85 00000000         ;                       r1          Initial value for r1
                       
   86 00000000         ;                       r2          Initial value for r2
                       
   87 00000000         ;                       r3          Initial value for r3
                       
   88 00000000         ;                       r12         Initial value for r1
                       2
   89 00000000         ;                       lr          Initial value for lr
                       
   90 00000000         ;                       pc          Initial value for pc
                       
   91 00000000         ;                       xPSR        Initial value for xP
                       SR
   92 00000000         ;
   93 00000000         ;    Stack Bottom: (higher memory address)  */
   94 00000000         ;
   95 00000000 6902            LDR              r2, [r0, #16] ; Pickup end of s
                                                            tack area
   96 00000002 F022 0207       BIC              r2, r2, #0x7 ; Align frame for 
                                                            8-byte alignment



ARM Macro Assembler    Page 4 


   97 00000006 F1A2 0244       SUB              r2, r2, #68 ; Subtract frame si
                                                            ze
   98 0000000A F06F 0302       LDR              r3, =0xFFFFFFFD ; Build initial
                                                             LR value
   99 0000000E 6013            STR              r3, [r2, #0] 
                                                            ; Save on the stack
                                                            
  100 00000010         ;
  101 00000010         ;    /* Actually build the stack frame.  */
  102 00000010         ;
  103 00000010 F04F 0300       MOV              r3, #0      ; Build initial reg
                                                            ister value
  104 00000014 6053            STR              r3, [r2, #4] ; Store initial r4
                                                            
  105 00000016 6093            STR              r3, [r2, #8] ; Store initial r5
                                                            
  106 00000018 60D3            STR              r3, [r2, #12] 
                                                            ; Store initial r6
  107 0000001A 6113            STR              r3, [r2, #16] 
                                                            ; Store initial r7
  108 0000001C 6153            STR              r3, [r2, #20] 
                                                            ; Store initial r8
  109 0000001E 6193            STR              r3, [r2, #24] 
                                                            ; Store initial r9
  110 00000020 61D3            STR              r3, [r2, #28] 
                                                            ; Store initial r10
                                                            
  111 00000022 6213            STR              r3, [r2, #32] 
                                                            ; Store initial r11
                                                            
  112 00000024         ;
  113 00000024         ;    /* Hardware stack follows.  */
  114 00000024         ;
  115 00000024 6253            STR              r3, [r2, #36] 
                                                            ; Store initial r0
  116 00000026 6293            STR              r3, [r2, #40] 
                                                            ; Store initial r1
  117 00000028 62D3            STR              r3, [r2, #44] 
                                                            ; Store initial r2
  118 0000002A 6313            STR              r3, [r2, #48] 
                                                            ; Store initial r3
  119 0000002C 6353            STR              r3, [r2, #52] 
                                                            ; Store initial r12
                                                            
  120 0000002E F04F 33FF       MOV              r3, #0xFFFFFFFF ; Poison EXC_RE
                                                            TURN value
  121 00000032 6393            STR              r3, [r2, #56] 
                                                            ; Store initial lr
  122 00000034 63D1            STR              r1, [r2, #60] 
                                                            ; Store initial pc
  123 00000036 F04F 7380       MOV              r3, #0x01000000 ; Only T-bit ne
                                                            ed be set
  124 0000003A 6413            STR              r3, [r2, #64] ; Store initial x
                                                            PSR
  125 0000003C         ;
  126 0000003C         ;    /* Setup stack pointer.  */
  127 0000003C         ;    thread_ptr -> tx_thread_stack_ptr =  r2;
  128 0000003C         ;
  129 0000003C 6082            STR              r2, [r0, #8] ; Save stack point



ARM Macro Assembler    Page 5 


                                                            er in thread's
  130 0000003E         ;   control block
  131 0000003E 4770            BX               lr          ; Return to caller
  132 00000040         ;}
  133 00000040                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=universal_board_f407vet6\tx_thread_stack_build.d -ouniversal_bo
ard_f407vet6\tx_thread_stack_build.o -ID:\Laboratory_Data\Competition_materials
\robotac_2024\SDK\Tracked_vehicle\ThreadX_F4\MDK-ARM\RTE -I"C:\Program Files\so
ftware\MDK\ARM\CMSIS\5.0.1\CMSIS\Include" --predefine="__MICROLIB SETA 1" --pre
define="__UVISION_VERSION SETA 514" --predefine="_RTE_ SETA 1" --list=tx_thread
_stack_build.lst ..\port\src\tx_thread_stack_build.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

_tx_thread_stack_build 00000000

Symbol: _tx_thread_stack_build
   Definitions
      At line 68 in file ..\port\src\tx_thread_stack_build.s
   Uses
      At line 67 in file ..\port\src\tx_thread_stack_build.s
Comment: _tx_thread_stack_build used once
|.text| 00000000

Symbol: |.text|
   Definitions
      At line 24 in file ..\port\src\tx_thread_stack_build.s
   Uses
      None
Comment: |.text| unused
2 symbols
336 symbols in table
