==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Adding design file 'qspline.h' to the project
INFO: [HLS 200-10] Adding design file 'qspline.cpp' to the project
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'qspline.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:05:30 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:05:30 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [XFORM 203-11] Balancing expressions in function 'qspline' (qspline.cpp:24)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'qspline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qspline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 190.53 seconds; current allocated memory: 106.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 106.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qspline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'qspline' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'qspline_mul_mul_10ns_10ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qspline_mul_mul_10ns_20ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qspline'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 107.489 MB.
INFO: [RTMG 210-278] Implementing memory 'qspline_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'qspline_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:05:34 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34454 ; free virtual = 44906
INFO: [VHDL 208-304] Generating VHDL RTL for qspline.
INFO: [VLOG 209-307] Generating Verilog RTL for qspline.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Sgfilter/proj'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/Sgfilter/proj/sol'.
