Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Tue Jun 11 12:10:19 2024
| Host         : juancarlos-HP-EliteBook-640-14-inch-G9-Notebook-PC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   591 |
|    Minimum number of control sets                        |   591 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   450 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   591 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   419 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     3 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             467 |          197 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             419 |          196 |
| Yes          | No                    | No                     |            1738 |          496 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4014 |         1152 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                              Enable Signal                                                                              |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_1_in                                             | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                      |                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                      |                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                      |                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                      |                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                      |                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                      |                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                         |                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                         |                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                         |                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                         |                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                         |                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                         |                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0             |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                             |                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push |                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                          |                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                          |                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                          |                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                          |                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                          |                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                          |                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0           |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                             | design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                           | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                       | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                     | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                       | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                       | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                       | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                     | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                     | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[4]_i_2_n_0                                           | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[4]_i_1_n_0                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[4]_i_2__0_n_0                                        | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[4]_i_1__0_n_0              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                     | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                       | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                       | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                     | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                     | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                     | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                     | design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                |                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0          |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                  | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                |                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0          |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                  | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                |                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0          |                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                            | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                            | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[7]                                                                                                       | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[31]                                                                                                      | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[23]                                                                                                      | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[15]                                                                                                      | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[7]                                                                                                       | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[31]                                                                                                      | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[23]                                                                                                      | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[15]                                                                                                      | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[7]                                                                                                       | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[31]                                                                                                      | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[23]                                                                                                      | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[15]                                                                                                      | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                  | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0          |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                |                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                  | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0          |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                |                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                  | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0          |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                |                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                            |                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                  | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[31]                                                                                                      | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[23]                                                                                                      | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[15]                                                                                                      | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/p_1_in[7]                                                                                                       | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                             | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                            | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/p_1_in[7]                                                                                                      | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                            | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                            | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                            | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                            | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/p_1_in[15]                                                                                                     | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/p_1_in[31]                                                                                                     | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/p_1_in[23]                                                                                                     | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[31]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[23]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                           | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[15]                                                                                      | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/p_1_in[7]                                                                                       | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                               | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_1_in                         |               10 |             14 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/p_0_in                         |               10 |             14 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                            |                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                |                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                    |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                             | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                             | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                |                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                     | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                |               10 |             19 |         1.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                              |                                                                                                                                               |               11 |             22 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                              |                                                                                                                                               |               11 |             22 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                              |                                                                                                                                               |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                              |                                                                                                                                               |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                              |                                                                                                                                               |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                              |                                                                                                                                               |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                              |                                                                                                                                               |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                              |                                                                                                                                               |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                              |                                                                                                                                               |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                              |                                                                                                                                               |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                              |                                                                                                                                               |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                              |                                                                                                                                               |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_2/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg_rden__0                                                                                                 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/contador_triggers[0]_i_2_n_0                                                                                    | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/counter1                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg_rden__0                                                                                                 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/counter0                                                                                                        | design_1_i/trigger_v3_3/inst/trigger_v1_v3_0_S_AXI_inst/counter[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_5/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_0/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/contador_triggers[0]_i_2_n_0                                                                                    | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/counter1                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                            |                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                         |                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                |                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_7/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_3/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                         |                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                         |                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                         |                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_1/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                         |                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/counter0                                                                                                        | design_1_i/trigger_v3_2/inst/trigger_v1_v3_0_S_AXI_inst/counter[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg_rden__0                                                                                                 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_4/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/Register_Interlocks/Latch_v3_6/inst/Latch_v3_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                   |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/contador_triggers[0]_i_2_n_0                                                                                    | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/counter1                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/counter0                                                                                                        | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/counter[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/contador_triggers[0]_i_2_n_0                                                                                    | design_1_i/trigger_v3_1/inst/trigger_v1_v3_0_S_AXI_inst/counter1                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/slv_reg_rden__0                                                                                                 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/axi_awready_i_1_n_0                                                                   |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/counter0                                                                                                        | design_1_i/trigger_v3_0/inst/trigger_v1_v3_0_S_AXI_inst/counter[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                       |                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                       |                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                              |                                                                                                                                               |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                       |                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                              |                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                       |                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                              |                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                               |                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                              |                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                       |                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                 |                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                               |                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_1[0]                               |                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_2[0]                               |                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                              |                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                         |                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                   |                                                                                                                                               |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                              |                                                                                                                                               |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                       |                                                                                                                                               |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                           |                                                                                                                                               |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |               18 |             39 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |               12 |             44 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/Interlock_v3_0/inst/Interlock_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                  |               17 |             44 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         |                                                                                                                                               |              198 |            468 |         2.36 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


