{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489172851953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489172851954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 20:07:31 2017 " "Processing started: Fri Mar 10 20:07:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489172851954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489172851954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aff_secondes -c aff_secondes " "Command: quartus_map --read_settings_files=on --write_settings_files=off aff_secondes -c aff_secondes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489172851954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489172852397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aff_secondes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aff_secondes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aff_secondes-arch_segment " "Found design unit 1: aff_secondes-arch_segment" {  } { { "aff_secondes.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/aff_secondes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852818 ""} { "Info" "ISGN_ENTITY_NAME" "1 aff_secondes " "Found entity 1: aff_secondes" {  } { { "aff_secondes.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/aff_secondes.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489172852818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans-mux_arch " "Found design unit 1: trans-mux_arch" {  } { { "trans.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/trans.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852821 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "trans.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/trans.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489172852821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk-arch_segment " "Found design unit 1: div_clk-arch_segment" {  } { { "div_clk.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/div_clk.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852823 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "div_clk.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/div_clk.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489172852823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arch_segment " "Found design unit 1: compteur-arch_segment" {  } { { "compteur.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/compteur.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852826 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/compteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489172852826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489172852826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aff_secondes " "Elaborating entity \"aff_secondes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489172852934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:diviseur " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:diviseur\"" {  } { { "aff_secondes.vhd" "diviseur" { Text "C:/Users/Ghaith/Documents/VHDL/aff_secondes.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489172852952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_clk.vhd(24) " "VHDL Process Statement warning at div_clk.vhd(24): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_clk.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/div_clk.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1489172852953 "|aff_secondes|div_clk:diviseur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:ins_compt " "Elaborating entity \"compteur\" for hierarchy \"compteur:ins_compt\"" {  } { { "aff_secondes.vhd" "ins_compt" { Text "C:/Users/Ghaith/Documents/VHDL/aff_secondes.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489172852954 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp1 compteur.vhd(33) " "VHDL Process Statement warning at compteur.vhd(33): signal \"tmp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/compteur.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1489172852955 "|aff_secondes|compteur:ins_compt"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp2 compteur.vhd(34) " "VHDL Process Statement warning at compteur.vhd(34): signal \"tmp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/compteur.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1489172852955 "|aff_secondes|compteur:ins_compt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:ins_trans1 " "Elaborating entity \"trans\" for hierarchy \"trans:ins_trans1\"" {  } { { "aff_secondes.vhd" "ins_trans1" { Text "C:/Users/Ghaith/Documents/VHDL/aff_secondes.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489172852956 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "div_clk:diviseur\|tmp Low " "Register div_clk:diviseur\|tmp will power up to Low" {  } { { "div_clk.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/div_clk.vhd" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1489172853497 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1489172853497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489172853661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489172853661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489172853748 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489172853748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489172853748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489172853748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489172853780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 20:07:33 2017 " "Processing ended: Fri Mar 10 20:07:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489172853780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489172853780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489172853780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489172853780 ""}
