// Seed: 2241987728
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wor  id_2,
    output tri  id_3
);
  assign module_1.id_6 = 0;
  supply1 id_5, id_6;
  supply0 id_7;
  assign id_5 = 1 ? (1) : id_7;
  id_8(
      .id_0(id_7 >>> 1), .id_1(id_3)
  );
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    output uwire id_4
);
  supply0 id_6;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1), .id_1(1), .id_2(1'b0 == id_4)
  );
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0
  );
  wire id_10;
endmodule
