// Seed: 2518407396
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_2.id_3 = 0;
endmodule
module module_1;
  genvar id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  supply1 id_2;
  ;
  assign id_2 = 1;
endmodule
module module_2 (
    output wire id_0,
    output tri  id_1,
    output tri  id_2,
    input  tri0 id_3,
    inout  tri  id_4,
    input  wor  id_5,
    input  tri1 id_6
);
  logic [-1 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  output wire id_1;
  logic [1 : -1] id_6;
endmodule
