{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760741615159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760741615159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 18:53:35 2025 " "Processing started: Fri Oct 17 18:53:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760741615159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760741615159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CEG3155_Lab2 -c CEG3155_Lab2_qsim --generate_functional_sim_netlist " "Command: quartus_map CEG3155_Lab2 -c CEG3155_Lab2_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760741615159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1760741615383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-rtl " "Found design unit 1: half_adder-rtl" {  } { { "half_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/half_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_n-structural " "Found design unit 1: rca_n-structural" {  } { { "rca_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/rca_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_n " "Found entity 1: rca_n" {  } { { "rca_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/rca_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_n-structural " "Found design unit 1: addsub_n-structural" {  } { { "addsub_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/addsub_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_n " "Found entity 1: addsub_n" {  } { { "addsub_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/addsub_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741615680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mul4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_mul4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_mul4-rtl " "Found design unit 1: booth_mul4-rtl" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615687 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_mul4 " "Found entity 1: booth_mul4" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741615687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nr_div4_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nr_div4_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nr_div4_signed-rtl " "Found design unit 1: nr_div4_signed-rtl" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615687 ""} { "Info" "ISGN_ENTITY_NAME" "1 nr_div4_signed " "Found entity 1: nr_div4_signed" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741615687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_top-rtl " "Found design unit 1: alu_top-rtl" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615690 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_top " "Found entity 1: alu_top" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741615690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741615690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_top " "Elaborating entity \"alu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1760741615709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div_div0 alu_top.vhd(48) " "Verilog HDL or VHDL warning at alu_top.vhd(48): object \"div_div0\" assigned a value but never read" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760741615710 "|alu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_n addsub_n:U_ADD " "Elaborating entity \"addsub_n\" for hierarchy \"addsub_n:U_ADD\"" {  } { { "alu_top.vhd" "U_ADD" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760741615715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_n addsub_n:U_ADD\|rca_n:U_RCA " "Elaborating entity \"rca_n\" for hierarchy \"addsub_n:U_ADD\|rca_n:U_RCA\"" {  } { { "addsub_n.vhd" "U_RCA" { Text "C:/Project/CEG3155_Lab2/addsub_n.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760741615719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder addsub_n:U_ADD\|rca_n:U_RCA\|full_adder:\\gen:0:fa_i " "Elaborating entity \"full_adder\" for hierarchy \"addsub_n:U_ADD\|rca_n:U_RCA\|full_adder:\\gen:0:fa_i\"" {  } { { "rca_n.vhd" "\\gen:0:fa_i" { Text "C:/Project/CEG3155_Lab2/rca_n.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760741615721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mul4 booth_mul4:U_MUL " "Elaborating entity \"booth_mul4\" for hierarchy \"booth_mul4:U_MUL\"" {  } { { "alu_top.vhd" "U_MUL" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760741615728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmy_c booth_mul4.vhd(46) " "Verilog HDL or VHDL warning at booth_mul4.vhd(46): object \"dmy_c\" assigned a value but never read" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760741615729 "|alu_top|booth_mul4:U_MUL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmy_v booth_mul4.vhd(46) " "Verilog HDL or VHDL warning at booth_mul4.vhd(46): object \"dmy_v\" assigned a value but never read" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760741615729 "|alu_top|booth_mul4:U_MUL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bundle booth_mul4.vhd(117) " "VHDL Process Statement warning at booth_mul4.vhd(117): signal \"bundle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1760741615729 "|alu_top|booth_mul4:U_MUL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bundle booth_mul4.vhd(118) " "VHDL Process Statement warning at booth_mul4.vhd(118): signal \"bundle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1760741615729 "|alu_top|booth_mul4:U_MUL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bundle booth_mul4.vhd(119) " "VHDL Process Statement warning at booth_mul4.vhd(119): signal \"bundle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1760741615729 "|alu_top|booth_mul4:U_MUL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bundle booth_mul4.vhd(80) " "VHDL Process Statement warning at booth_mul4.vhd(80): inferring latch(es) for signal or variable \"bundle\", which holds its previous value in one or more paths through the process" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1760741615729 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[0\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[0\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615731 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[1\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[1\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615731 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[2\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[2\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615731 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[3\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[3\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615731 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[4\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[4\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615731 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[5\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[5\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615731 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[6\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[6\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615732 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[7\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[7\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615732 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bundle\[8\] booth_mul4.vhd(80) " "Inferred latch for \"bundle\[8\]\" at booth_mul4.vhd(80)" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1760741615732 "|alu_top|booth_mul4:U_MUL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nr_div4_signed nr_div4_signed:U_DIV " "Elaborating entity \"nr_div4_signed\" for hierarchy \"nr_div4_signed:U_DIV\"" {  } { { "alu_top.vhd" "U_DIV" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760741615740 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_res nr_div4_signed.vhd(145) " "VHDL Process Statement warning at nr_div4_signed.vhd(145): signal \"Q_res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1760741615741 "|alu_top|nr_div4_signed:U_DIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_res nr_div4_signed.vhd(146) " "VHDL Process Statement warning at nr_div4_signed.vhd(146): signal \"R_res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1760741615755 "|alu_top|nr_div4_signed:U_DIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div0_r nr_div4_signed.vhd(147) " "VHDL Process Statement warning at nr_div4_signed.vhd(147): signal \"div0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1760741615755 "|alu_top|nr_div4_signed:U_DIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_r nr_div4_signed.vhd(148) " "VHDL Process Statement warning at nr_div4_signed.vhd(148): signal \"done_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1760741615757 "|alu_top|nr_div4_signed:U_DIV"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760741615850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 18:53:35 2025 " "Processing ended: Fri Oct 17 18:53:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760741615850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760741615850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760741615850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760741615850 ""}
