****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type max
        -max_paths 10000
        -slack_lesser_than 0.0000
        -report_by design
        -input_pins
        -nets
        -transition_time
        -capacitance
        -crosstalk_delta
        -derate
Design : fifo1_sram
Version: P-2019.03-SP1-VAL
Date   : Thu Jun  4 13:05:02 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: wdata_in[1] (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[1] (in)                                                    13.3421      1.0000              6.6079      8.7079 f
  wdata_in[1] (net)                                 1     95.6221
  ZBUF_inst_333/A (DELLN1X2_LVT)                                      13.3411      1.0000    --        0.1196      8.8275 f
  ZBUF_inst_333/Y (DELLN1X2_LVT)                                       0.0426      1.0000              2.4620     11.2895 f
  ZBUF_60 (net)                                     1      3.6460
  HFSBUF_109_15/A (NBUFFX32_LVT)                                       0.0426      1.0000    --        0.0000     11.2895 f
  HFSBUF_109_15/Y (NBUFFX32_LVT)                                       0.0471      1.0000              0.0826     11.3721 f
  HFSNET_15 (net)                                   1     38.8357
  wdata_reg_1_/D (SDFFARX1_HVT)                                        0.0549      1.0000    --        0.0145     11.3866 f
  data arrival time                                                                                               11.3866

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_1_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3504      4.1496
  data required time                                                                                               4.1496
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1496
  data arrival time                                                                                              -11.3866
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -7.2371



  Startpoint: wdata_in[3] (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[3] (in)                                                    12.9446      1.0000              6.4148      8.5148 f
  wdata_in[3] (net)                                 1     92.8117
  ZBUF_inst_515/A (DELLN1X2_LVT)                                      12.9447      1.0000    --        0.1084      8.6232 f
  ZBUF_inst_515/Y (DELLN1X2_LVT)                                       0.0835      1.0000              2.4285     11.0517 f
  ZBUF_220 (net)                                    1     13.3106
  ZBUF_inst_514/A (NBUFFX16_LVT)                                       0.0834      1.0000    --        0.0012     11.0529 f
  ZBUF_inst_514/Y (NBUFFX16_LVT)                                       0.0492      1.0000              0.1027     11.1556 f
  ZBUF_219 (net)                                    1     24.7403
  wdata_reg_3_/D (SDFFARX1_HVT)                                        0.0505      1.0000    --        0.0065     11.1621 f
  data arrival time                                                                                               11.1621

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_3_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3483      4.1517
  data required time                                                                                               4.1517
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1517
  data arrival time                                                                                              -11.1621
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -7.0104



  Startpoint: wdata_in[2] (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[2] (in)                                                    12.5849      1.0000              6.2394      8.3394 f
  wdata_in[2] (net)                                 1     90.2482
  ZBUF_inst_523/A (DELLN1X2_LVT)                                      12.5859      1.0000    --        0.1012      8.4407 f
  ZBUF_inst_523/Y (DELLN1X2_LVT)                                       0.0816      1.0000              2.3701     10.8108 f
  ZBUF_224 (net)                                    1     13.0447
  ZBUF_inst_522/A (NBUFFX16_LVT)                                       0.0816      1.0000    --        0.0013     10.8121 f
  ZBUF_inst_522/Y (NBUFFX16_LVT)                                       0.0495      1.0000              0.1022     10.9143 f
  ZBUF_223 (net)                                    1     25.5036
  wdata_reg_2_/D (SDFFARX1_HVT)                                        0.0510      1.0000    --        0.0069     10.9212 f
  data arrival time                                                                                               10.9212

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_2_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3486      4.1514
  data required time                                                                                               4.1514
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1514
  data arrival time                                                                                              -10.9212
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.7698



  Startpoint: wdata_in[0] (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[0] (in)                                                    12.6161      1.0000              6.2534      8.3534 f
  wdata_in[0] (net)                                 1     90.4689
  ZBUF_inst_334/A (NBUFFX2_LVT)                                       12.6171      1.0000    --        0.1030      8.4564 f
  ZBUF_inst_334/Y (NBUFFX2_LVT)                                        1.5202      1.0000              1.9599     10.4163 f
  ZBUF_61 (net)                                     1      1.9821
  SGI5_516/A (IBUFFX32_LVT)                                            1.5202      1.0000    --        0.0000     10.4163 f
  SGI5_516/Y (IBUFFX32_LVT)                                            0.1243      1.0000              0.4480     10.8643 r
  ZINV_186 (net)                                    1     37.0026
  ZINV_inst_471/A (INVX16_LVT)                                         0.1261      1.0000    --        0.0134     10.8777 r
  ZINV_inst_471/Y (INVX16_LVT)                                         0.0542      1.0000              0.0146     10.8922 f
  ZINV_185 (net)                                    1     13.7176
  wdata_reg_0_/D (SDFFARX1_HVT)                                        0.0543      1.0000    --        0.0014     10.8936 f
  data arrival time                                                                                               10.8936

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_0_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3502      4.1498
  data required time                                                                                               4.1498
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1498
  data arrival time                                                                                              -10.8936
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.7437



  Startpoint: wdata_in[14] (input port clocked by wclk2x)
  Endpoint: wdata_reg_14_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[14] (in)                                                   11.7444      1.0000              5.8243      7.9243 f
  wdata_in[14] (net)                                1     84.2464
  HFSBUF_27_1/A (DELLN1X2_LVT)                                        11.7453      1.0000    --        0.0920      8.0164 f
  HFSBUF_27_1/Y (DELLN1X2_LVT)                                         0.0397      1.0000              2.1992     10.2155 f
  HFSNET_1 (net)                                    1      2.3825
  ZBUF_inst_510/A (NBUFFX16_LVT)                                       0.0397      1.0000    --        0.0000     10.2156 f
  ZBUF_inst_510/Y (NBUFFX16_LVT)                                       0.0460      1.0000              0.0815     10.2971 f
  ZBUF_215 (net)                                    1     26.4872
  wdata_reg_14_/D (SDFFARX1_HVT)                                       0.0476      1.0000    --        0.0069     10.3040 f
  data arrival time                                                                                               10.3040

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_14_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3470      4.1530
  data required time                                                                                               4.1530
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1530
  data arrival time                                                                                              -10.3040
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.1510



  Startpoint: wdata_in[15] (input port clocked by wclk2x)
  Endpoint: wdata_reg_15_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[15] (in)                                                   11.6504      1.0000              5.7777      7.8777 f
  wdata_in[15] (net)                                1     83.5768
  HFSBUF_50_0/A (DELLN1X2_LVT)                                        11.6513      1.0000    --        0.0913      7.9690 f
  HFSBUF_50_0/Y (DELLN1X2_LVT)                                         0.0394      1.0000              2.1836     10.1526 f
  HFSNET_0 (net)                                    1      2.2714
  ZBUF_inst_511/A (NBUFFX16_LVT)                                       0.0394      1.0000    --        0.0000     10.1526 f
  ZBUF_inst_511/Y (NBUFFX16_LVT)                                       0.0458      1.0000              0.0812     10.2338 f
  ZBUF_216 (net)                                    1     26.2920
  wdata_reg_15_/D (SDFFARX1_HVT)                                       0.0474      1.0000    --        0.0069     10.2408 f
  data arrival time                                                                                               10.2408

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_15_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3469      4.1531
  data required time                                                                                               4.1531
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1531
  data arrival time                                                                                              -10.2408
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.0876



  Startpoint: wdata_in[5] (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[5] (in)                                                    11.4532      1.0000              5.6858      7.7858 f
  wdata_in[5] (net)                                 1     82.2149
  HFSBUF_109_11/A (DELLN1X2_LVT)                                      11.4538      1.0000    --        0.0817      7.8675 f
  HFSBUF_109_11/Y (DELLN1X2_LVT)                                       0.0419      1.0000              2.1567     10.0242 f
  HFSNET_11 (net)                                   1      3.4631
  ZBUF_inst_504/A (NBUFFX32_LVT)                                       0.0419      1.0000    --        0.0000     10.0242 f
  ZBUF_inst_504/Y (NBUFFX32_LVT)                                       0.0473      1.0000              0.0824     10.1066 f
  ZBUF_209 (net)                                    1     39.1319
  wdata_reg_5_/D (SDFFARX1_HVT)                                        0.0544      1.0000    --        0.0136     10.1202 f
  data arrival time                                                                                               10.1202

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_5_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3502      4.1498
  data required time                                                                                               4.1498
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1498
  data arrival time                                                                                              -10.1202
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.9704



  Startpoint: wdata_in[4] (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[4] (in)                                                    11.2401      1.0000              5.5785      7.6785 f
  wdata_in[4] (net)                                 1     80.6664
  ZBUF_inst_335/A (NBUFFX2_LVT)                                       11.2401      1.0000    --        0.0796      7.7581 f
  ZBUF_inst_335/Y (NBUFFX2_LVT)                                        1.3588      1.0000              1.7567      9.5148 f
  ZBUF_62 (net)                                     1      1.9803
  HFSBUF_70_12/A (NBUFFX8_LVT)                                         1.3588      1.0000    --        0.0000      9.5148 f
  HFSBUF_70_12/Y (NBUFFX8_LVT)                                         0.2172      1.0000              0.3350      9.8498 f
  HFSNET_12 (net)                                   1     10.6268
  ZINV_inst_475/A (INVX16_LVT)                                         0.2172      1.0000    --        0.0001      9.8499 f
  ZINV_inst_475/Y (INVX16_LVT)                                         0.1062      1.0000              0.0861      9.9359 r
  ZINV_188 (net)                                    1     32.1777
  ZINV_inst_474/A (INVX32_LVT)                                         0.1062      1.0000    --        0.0047      9.9407 r
  ZINV_inst_474/Y (INVX32_LVT)                                         0.0528      1.0000              0.0164      9.9571 f
  ZINV_187 (net)                                    1     31.4987
  wdata_reg_4_/D (SDFFARX1_HVT)                                        0.0562      1.0000    --        0.0100      9.9670 f
  data arrival time                                                                                                9.9670

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_4_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3510      4.1490
  data required time                                                                                               4.1490
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1490
  data arrival time                                                                                               -9.9670
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.8180



  Startpoint: wdata_in[12] (input port clocked by wclk2x)
  Endpoint: wdata_reg_12_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[12] (in)                                                    9.6326      1.0000              4.7856      6.8856 f
  wdata_in[12] (net)                                1     69.1782
  HFSBUF_27_3/A (DELLN1X2_LVT)                                         9.6346      1.0000    --        0.0602      6.9458 f
  HFSBUF_27_3/Y (DELLN1X2_LVT)                                         0.0389      1.0000              1.8584      8.8043 f
  HFSNET_3 (net)                                    1      2.3416
  ZBUF_inst_507/A (NBUFFX16_LVT)                                       0.0389      1.0000    --        0.0000      8.8043 f
  ZBUF_inst_507/Y (NBUFFX16_LVT)                                       0.0463      1.0000              0.0815      8.8858 f
  ZBUF_212 (net)                                    1     27.4078
  wdata_reg_12_/D (SDFFARX1_HVT)                                       0.0484      1.0000    --        0.0075      8.8933 f
  data arrival time                                                                                                8.8933

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_12_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3473      4.1527
  data required time                                                                                               4.1527
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1527
  data arrival time                                                                                               -8.8933
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.7406



  Startpoint: wdata_in[6] (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[6] (in)                                                     9.3638      1.0000              4.6539      6.7539 f
  wdata_in[6] (net)                                 1     67.2689
  ZBUF_inst_336/A (NBUFFX2_LVT)                                        9.3629      1.0000    --        0.0530      6.8069 f
  ZBUF_inst_336/Y (NBUFFX2_LVT)                                        1.1448      1.0000              1.4689      8.2758 f
  ZBUF_63 (net)                                     1      1.6048
  HFSBUF_79_10/A (NBUFFX8_LVT)                                         1.1448      1.0000    --        0.0000      8.2758 f
  HFSBUF_79_10/Y (NBUFFX8_LVT)                                         0.1903      1.0000              0.3031      8.5789 f
  HFSNET_10 (net)                                   1     10.7023
  ZINV_inst_478/A (INVX16_LVT)                                         0.1903      1.0000    --        0.0001      8.5790 f
  ZINV_inst_478/Y (INVX16_LVT)                                         0.0941      1.0000              0.0698      8.6488 r
  ZINV_190 (net)                                    1     22.4681
  ZINV_inst_477/A (INVX16_LVT)                                         0.0943      1.0000    --        0.0045      8.6532 r
  ZINV_inst_477/Y (INVX16_LVT)                                         0.0560      1.0000              0.0265      8.6797 f
  ZINV_189 (net)                                    1     27.8559
  wdata_reg_6_/D (SDFFARX1_HVT)                                        0.0577      1.0000    --        0.0077      8.6874 f
  data arrival time                                                                                                8.6874

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_6_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3517      4.1483
  data required time                                                                                               4.1483
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1483
  data arrival time                                                                                               -8.6874
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.5391



  Startpoint: wdata_in[13] (input port clocked by wclk2x)
  Endpoint: wdata_reg_13_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[13] (in)                                                    9.0474      1.0000              4.4965      6.5965 f
  wdata_in[13] (net)                                1     64.9878
  HFSBUF_15_2/A (DELLN1X2_LVT)                                         9.0475      1.0000    --        0.0528      6.6493 f
  HFSBUF_15_2/Y (DELLN1X2_LVT)                                         0.0386      1.0000              1.7636      8.4130 f
  HFSNET_2 (net)                                    1      2.3277
  ZBUF_inst_508/A (NBUFFX16_LVT)                                       0.0386      1.0000    --        0.0000      8.4130 f
  ZBUF_inst_508/Y (NBUFFX16_LVT)                                       0.0461      1.0000              0.0811      8.4941 f
  ZBUF_213 (net)                                    1     26.9853
  wdata_reg_13_/D (SDFFARX1_HVT)                                       0.0481      1.0000    --        0.0074      8.5015 f
  data arrival time                                                                                                8.5015

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_13_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3472      4.1528
  data required time                                                                                               4.1528
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1528
  data arrival time                                                                                               -8.5015
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.3487



  Startpoint: wdata_in[8] (input port clocked by wclk2x)
  Endpoint: wdata_reg_8_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[8] (in)                                                     8.2945      1.0000              4.1267      6.2267 f
  wdata_in[8] (net)                                 1     59.6308
  HFSBUF_58_7/A (DELLN1X2_LVT)                                         8.2951      1.0000    --        0.0415      6.2682 f
  HFSBUF_58_7/Y (DELLN1X2_LVT)                                         0.0381      1.0000              1.6418      7.9099 f
  HFSNET_7 (net)                                    1      2.2210
  ZBUF_inst_513/A (NBUFFX16_LVT)                                       0.0381      1.0000    --        0.0000      7.9099 f
  ZBUF_inst_513/Y (NBUFFX16_LVT)                                       0.0435      1.0000              0.0792      7.9891 f
  ZBUF_218 (net)                                    1     23.4214
  wdata_reg_8_/D (SDFFARX1_HVT)                                        0.0445      1.0000    --        0.0051      7.9942 f
  data arrival time                                                                                                7.9942

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_8_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3455      4.1545
  data required time                                                                                               4.1545
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1545
  data arrival time                                                                                               -7.9942
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.8397



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_8_/SETB (DFFASX1_LVT)                          0.0560      1.0000    --        0.0078      8.2055 r
  data arrival time                                                                                                8.2055

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_8_/CLK (DFFASX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.0644      4.5644
  data required time                                                                                               4.5644
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.5644
  data arrival time                                                                                               -8.2055
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.6410



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_7_/SETB (DFFASX1_LVT)                          0.0558      1.0000    --        0.0060      8.2036 r
  data arrival time                                                                                                8.2036

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_7_/CLK (DFFASX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.0645      4.5645
  data required time                                                                                               4.5645
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.5645
  data arrival time                                                                                               -8.2036
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.6392



  Startpoint: wdata_in[11] (input port clocked by wclk2x)
  Endpoint: wdata_reg_11_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[11] (in)                                                    7.9802      1.0000              3.9697      6.0697 f
  wdata_in[11] (net)                                1     57.3568
  ZBUF_inst_518/A (NBUFFX2_LVT)                                        7.9806      1.0000    --        0.0404      6.1101 f
  ZBUF_inst_518/Y (NBUFFX2_LVT)                                        0.9885      1.0000              1.2963      7.4064 f
  ZBUF_222 (net)                                    1      2.6520
  ZBUF_inst_517/A (NBUFFX8_LVT)                                        0.9885      1.0000    --        0.0001      7.4065 f
  ZBUF_inst_517/Y (NBUFFX8_LVT)                                        0.1937      1.0000              0.3140      7.7205 f
  ZBUF_221 (net)                                    1     26.0202
  wdata_reg_11_/D (SDFFARX1_HVT)                                       0.1937      1.0000    --        0.0071      7.7275 f
  data arrival time                                                                                                7.7275

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_11_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.4094      4.0906
  data required time                                                                                               4.0906
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.0906
  data arrival time                                                                                               -7.7275
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.6370



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rempty_reg (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rempty_reg/SETB (SDFFASX1_LVT)                            0.0817      1.0000    --        0.0022      8.2170 r
  data arrival time                                                                                                8.2170

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                             0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.0893      4.5893
  data required time                                                                                               4.5893
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.5893
  data arrival time                                                                                               -8.2170
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.6276



  Startpoint: wdata_in[7] (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[7] (in)                                                     7.8333      1.0000              3.8968      5.9968 f
  wdata_in[7] (net)                                 1     56.3133
  ZBUF_inst_526/A (DELLN1X2_LVT)                                       7.8329      1.0000    --        0.0383      6.0351 f
  ZBUF_inst_526/Y (DELLN1X2_LVT)                                       0.0379      1.0000              1.5671      7.6021 f
  ZBUF_225 (net)                                    1      2.1917
  ZBUF_inst_561/A (NBUFFX16_LVT)                                       0.0379      1.0000    --        0.0000      7.6021 f
  ZBUF_inst_561/Y (NBUFFX16_LVT)                                       0.0420      1.0000              0.0774      7.6795 f
  ZBUF_236 (net)                                    1     20.5385
  ZINV_inst_525/A (INVX8_LVT)                                          0.0425      1.0000    --        0.0042      7.6837 f
  ZINV_inst_525/Y (INVX8_LVT)                                          0.0459      1.0000              0.0443      7.7279 r
  ZINV_225 (net)                                    1     21.3043
  ZINV_inst_524/A (INVX16_LVT)                                         0.0461      1.0000    --        0.0033      7.7312 r
  ZINV_inst_524/Y (INVX16_LVT)                                         0.0288      1.0000              0.0177      7.7490 f
  ZINV_224 (net)                                    1     13.9613
  wdata_reg_7_/D (SDFFARX1_HVT)                                        0.0290      1.0000    --        0.0019      7.7508 f
  data arrival time                                                                                                7.7508

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_7_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3389      4.1611
  data required time                                                                                               4.1611
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1611
  data arrival time                                                                                               -7.7508
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5897



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_LVT)                          0.0818      1.0000    --        0.0026      8.2174 r
  data arrival time                                                                                                8.2174

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_3_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1820      4.6820
  data required time                                                                                               4.6820
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6820
  data arrival time                                                                                               -8.2174
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5353



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_LVT)                          0.0817      1.0000    --        0.0022      8.2170 r
  data arrival time                                                                                                8.2170

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_2_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1821      4.6821
  data required time                                                                                               4.6821
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6821
  data arrival time                                                                                               -8.2170
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5349



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_LVT)                          0.0817      1.0000    --        0.0022      8.2170 r
  data arrival time                                                                                                8.2170

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_0_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1821      4.6821
  data required time                                                                                               4.6821
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6821
  data arrival time                                                                                               -8.2170
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5349



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_LVT)                          0.0816      1.0000    --        0.0019      8.2167 r
  data arrival time                                                                                                8.2167

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_1_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1820      4.6820
  data required time                                                                                               4.6820
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6820
  data arrival time                                                                                               -8.2167
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5347



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_LVT)                          0.0818      1.0000    --        0.0018      8.2166 r
  data arrival time                                                                                                8.2166

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_4_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1821      4.6821
  data required time                                                                                               4.6821
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6821
  data arrival time                                                                                               -8.2166
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5345



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_LVT)                          0.0557      1.0000    --        0.0080      8.2056 r
  data arrival time                                                                                                8.2056

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_9_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1764      4.6764
  data required time                                                                                               4.6764
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6764
  data arrival time                                                                                               -8.2056
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5292



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_11_/RSTB (DFFARX1_LVT)                         0.0560      1.0000    --        0.0078      8.2054 r
  data arrival time                                                                                                8.2054

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_11_/CLK (DFFARX1_LVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1765      4.6765
  data required time                                                                                               4.6765
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6765
  data arrival time                                                                                               -8.2054
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5289



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_LVT)                         0.0557      1.0000    --        0.0073      8.2049 r
  data arrival time                                                                                                8.2049

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_10_/CLK (DFFARX1_LVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1764      4.6764
  data required time                                                                                               4.6764
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6764
  data arrival time                                                                                               -8.2049
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5285



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_LVT)                          0.0556      1.0000    --        0.0052      8.2028 r
  data arrival time                                                                                                8.2028

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_6_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1764      4.6764
  data required time                                                                                               4.6764
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6764
  data arrival time                                                                                               -8.2028
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5264



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_12_/RSTB (DFFARX1_LVT)                         0.0556      1.0000    --        0.0052      8.2028 r
  data arrival time                                                                                                8.2028

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_12_/CLK (DFFARX1_LVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1764      4.6764
  data required time                                                                                               4.6764
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6764
  data arrival time                                                                                               -8.2028
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5264



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_LVT)                          0.0556      1.0000    --        0.0038      8.2014 r
  data arrival time                                                                                                8.2014

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_LVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.1764      4.6764
  data required time                                                                                               4.6764
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.6764
  data arrival time                                                                                               -8.2014
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5250



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rbin_reg_4_/SETB (SDFFASX1_HVT)                           0.0817      1.0000    --        0.0022      8.2170 r
  data arrival time                                                                                                8.2170

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_4_/CLK (SDFFASX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.2061      4.7061
  data required time                                                                                               4.7061
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.7061
  data arrival time                                                                                               -8.2170
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5109



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rbin_reg_2_/SETB (SDFFASX1_HVT)                           0.0816      1.0000    --        0.0021      8.2168 r
  data arrival time                                                                                                8.2168

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_2_/CLK (SDFFASX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.2061      4.7061
  data required time                                                                                               4.7061
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.7061
  data arrival time                                                                                               -8.2168
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5107



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rbin_reg_3_/SETB (SDFFASX1_HVT)                           0.0817      1.0000    --        0.0015      8.2163 r
  data arrival time                                                                                                8.2163

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_3_/CLK (SDFFASX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.2061      4.7061
  data required time                                                                                               4.7061
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.7061
  data arrival time                                                                                               -8.2163
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.5102



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_8_/SETB (SDFFASX1_HVT)                           0.0558      1.0000    --        0.0086      8.2062 r
  data arrival time                                                                                                8.2062

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_8_/CLK (SDFFASX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.2137      4.7137
  data required time                                                                                               4.7137
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.7137
  data arrival time                                                                                               -8.2062
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4925



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_9_/SETB (SDFFASX1_HVT)                           0.0557      1.0000    --        0.0086      8.2062 r
  data arrival time                                                                                                8.2062

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_9_/CLK (SDFFASX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.2138      4.7138
  data required time                                                                                               4.7138
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.7138
  data arrival time                                                                                               -8.2062
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4925



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_5_/SETB (SDFFASX1_HVT)                           0.0556      1.0000    --        0.0047      8.2024 r
  data arrival time                                                                                                8.2024

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_5_/CLK (SDFFASX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.2138      4.7138
  data required time                                                                                               4.7138
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.7138
  data arrival time                                                                                               -8.2024
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4886



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)                         0.0815      1.0000    --        0.0026      8.2174 r
  data arrival time                                                                                                8.2174

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_1_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2174
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2757



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)                         0.0818      1.0000    --        0.0026      8.2174 r
  data arrival time                                                                                                8.2174

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_2_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2174
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2756



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)                         0.0818      1.0000    --        0.0026      8.2174 r
  data arrival time                                                                                                8.2174

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_3_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2174
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2756



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)                           0.0815      1.0000    --        0.0024      8.2172 r
  data arrival time                                                                                                8.2172

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2172
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2755



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)                           0.0815      1.0000    --        0.0024      8.2172 r
  data arrival time                                                                                                8.2172

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2172
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2755



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)                         0.0815      1.0000    --        0.0024      8.2172 r
  data arrival time                                                                                                8.2172

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_4_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2172
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2755



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)                           0.0817      1.0000    --        0.0022      8.2170 r
  data arrival time                                                                                                8.2170

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2170
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2752



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)                         0.0817      1.0000    --        0.0022      8.2170 r
  data arrival time                                                                                                8.2170

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_0_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2170
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2752



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)                           0.0814      1.0000    --        0.0021      8.2168 r
  data arrival time                                                                                                8.2168

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4416      4.9416
  data required time                                                                                               4.9416
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9416
  data arrival time                                                                                               -8.2168
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2752



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)                           0.0814      1.0000    --        0.0021      8.2168 r
  data arrival time                                                                                                8.2168

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4416      4.9416
  data required time                                                                                               4.9416
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9416
  data arrival time                                                                                               -8.2168
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2752



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)                         0.0814      1.0000    --        0.0021      8.2168 r
  data arrival time                                                                                                8.2168

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_5_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4416      4.9416
  data required time                                                                                               4.9416
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9416
  data arrival time                                                                                               -8.2168
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2752



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)                           0.0816      1.0000    --        0.0021      8.2168 r
  data arrival time                                                                                                8.2168

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4417      4.9417
  data required time                                                                                               4.9417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9417
  data arrival time                                                                                               -8.2168
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2751



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_124_95/A (NBUFFX8_LVT)                                        0.0570      1.0000    --        0.0140      8.1093 r
  HFSBUF_124_95/Y (NBUFFX8_LVT)                                        0.0813      1.0000              0.1055      8.2148 r
  HFSNET_106 (net)                                 22     36.2272
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)                           0.0818      1.0000    --        0.0018      8.2166 r
  data arrival time                                                                                                8.2166

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4418      4.9418
  data required time                                                                                               4.9418
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9418
  data arrival time                                                                                               -8.2166
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2748



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)                          0.0557      1.0000    --        0.0087      8.2063 r
  data arrival time                                                                                                8.2063

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_HVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2063
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2702



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_11_/RSTB (SDFFARX1_HVT)                          0.0557      1.0000    --        0.0086      8.2062 r
  data arrival time                                                                                                8.2062

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_11_/CLK (SDFFARX1_HVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2062
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2701



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_12_/RSTB (SDFFARX1_HVT)                          0.0559      1.0000    --        0.0086      8.2062 r
  data arrival time                                                                                                8.2062

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_12_/CLK (SDFFARX1_HVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2062
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2701



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)                           0.0559      1.0000    --        0.0085      8.2061 r
  data arrival time                                                                                                8.2061

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2061
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2700



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)                           0.0559      1.0000    --        0.0084      8.2061 r
  data arrival time                                                                                                8.2061

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2061
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2699



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rptr_reg_10_/RSTB (SDFFARX1_HVT)                          0.0556      1.0000    --        0.0083      8.2059 r
  data arrival time                                                                                                8.2059

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_10_/CLK (SDFFARX1_HVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2059
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2697



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rptr_reg_11_/RSTB (SDFFARX1_HVT)                          0.0558      1.0000    --        0.0083      8.2059 r
  data arrival time                                                                                                8.2059

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_11_/CLK (SDFFARX1_HVT)                           0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2059
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2697



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)                           0.0559      1.0000    --        0.0081      8.2057 r
  data arrival time                                                                                                8.2057

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2057
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2695



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)                         0.0558      1.0000    --        0.0076      8.2052 r
  data arrival time                                                                                                8.2052

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_9_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2052
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2691



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)                         0.0558      1.0000    --        0.0074      8.2050 r
  data arrival time                                                                                                8.2050

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_8_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2050
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2689



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq1_wptr_reg_11_/RSTB (SDFFARX1_HVT)                        0.0560      1.0000    --        0.0071      8.2047 r
  data arrival time                                                                                                8.2047

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_11_/CLK (SDFFARX1_HVT)                         0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2047
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2686



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)                        0.0556      1.0000    --        0.0069      8.2046 r
  data arrival time                                                                                                8.2046

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_10_/CLK (SDFFARX1_HVT)                         0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2046
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2684



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)                           0.0558      1.0000    --        0.0067      8.2043 r
  data arrival time                                                                                                8.2043

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2043
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2681



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)                           0.0556      1.0000    --        0.0064      8.2041 r
  data arrival time                                                                                                8.2041

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2041
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2679



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)                         0.0554      1.0000    --        0.0058      8.2034 r
  data arrival time                                                                                                8.2034

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_7_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2034
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2673



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq1_wptr_reg_12_/RSTB (SDFFARX1_HVT)                        0.0556      1.0000    --        0.0056      8.2032 r
  data arrival time                                                                                                8.2032

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_12_/CLK (SDFFARX1_HVT)                         0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2032
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2671



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)                           0.0558      1.0000    --        0.0054      8.2030 r
  data arrival time                                                                                                8.2030

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4362      4.9362
  data required time                                                                                               4.9362
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9362
  data arrival time                                                                                               -8.2030
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2669



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)                         0.0557      1.0000    --        0.0049      8.2026 r
  data arrival time                                                                                                8.2026

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  sync_w2r/rq1_wptr_reg_6_/CLK (SDFFARX1_HVT)                          0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2026
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2664



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  rrst_n (in)                                                         13.5761      1.0000              6.7295      8.8295 r
  rrst_n (net)                                      1     97.3569
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5766      1.0000    --        0.1167      8.9462 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9313      8.0149 r
  ZBUF_56 (net)                                     1      3.6743
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      8.0149 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0500      1.0000              0.0803      8.0953 r
  ZBUF_4 (net)                                      2     39.0843
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0570      1.0000    --        0.0138      8.1091 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0543      1.0000              0.0885      8.1976 r
  HFSNET_107 (net)                                 30     48.2214
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)                           0.0556      1.0000    --        0.0044      8.2021 r
  data arrival time                                                                                                8.2021

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.2500      1.0000              0.0000      3.0000 r
  rclk (net)                                       84    414.1773
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4361      4.9361
  data required time                                                                                               4.9361
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9361
  data arrival time                                                                                               -8.2021
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2659



  Startpoint: wdata_in[9] (input port clocked by wclk2x)
  Endpoint: wdata_reg_9_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[9] (in)                                                     7.2403      1.0000              3.6036      5.7036 f
  wdata_in[9] (net)                                 1     52.0664
  ZBUF_inst_266/A (DELLN1X2_LVT)                                       7.2409      1.0000    --        0.0324      5.7360 f
  ZBUF_inst_266/Y (DELLN1X2_LVT)                                       0.0867      1.0000              1.5116      7.2475 f
  ZBUF_8 (net)                                      1     14.5978
  wdata_reg_9_/D (SDFFARX1_HVT)                                        0.0869      1.0000    --        0.0022      7.2497 f
  data arrival time                                                                                                7.2497

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_9_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3640      4.1360
  data required time                                                                                               4.1360
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1360
  data arrival time                                                                                               -7.2497
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1137



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_4_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_4_/RSTB (SDFFARX1_HVT)                                     0.0727      1.0000    --        0.0151      7.7439 r
  data arrival time                                                                                                7.7439

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_4_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4395      4.9395
  data required time                                                                                               4.9395
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9395
  data arrival time                                                                                               -7.7439
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.8045



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_5_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_5_/RSTB (SDFFARX1_HVT)                                     0.0722      1.0000    --        0.0128      7.7417 r
  data arrival time                                                                                                7.7417

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_5_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4394      4.9394
  data required time                                                                                               4.9394
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9394
  data arrival time                                                                                               -7.7417
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.8023



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_6_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_6_/RSTB (SDFFARX1_HVT)                                     0.0723      1.0000    --        0.0128      7.7417 r
  data arrival time                                                                                                7.7417

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_6_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4394      4.9394
  data required time                                                                                               4.9394
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9394
  data arrival time                                                                                               -7.7417
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.8023



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_8_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_8_/RSTB (SDFFARX1_HVT)                                     0.0722      1.0000    --        0.0128      7.7417 r
  data arrival time                                                                                                7.7417

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_8_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4394      4.9394
  data required time                                                                                               4.9394
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9394
  data arrival time                                                                                               -7.7417
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.8023



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_1_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_1_/RSTB (SDFFARX1_HVT)                                     0.0723      1.0000    --        0.0122      7.7410 r
  data arrival time                                                                                                7.7410

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_1_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4394      4.9394
  data required time                                                                                               4.9394
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9394
  data arrival time                                                                                               -7.7410
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.8016



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_7_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  wdata_reg_7_/RSTB (SDFFARX1_HVT)                                     0.0772      1.0000    --        0.0150      7.7386 r
  data arrival time                                                                                                7.7386

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_7_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4406      4.9406
  data required time                                                                                               4.9406
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9406
  data arrival time                                                                                               -7.7386
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7980



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_0_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  wdata_reg_0_/RSTB (SDFFARX1_HVT)                                     0.0770      1.0000    --        0.0141      7.7376 r
  data arrival time                                                                                                7.7376

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_0_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4405      4.9405
  data required time                                                                                               4.9405
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9405
  data arrival time                                                                                               -7.7376
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7971



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_2_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  wdata_reg_2_/RSTB (SDFFARX1_HVT)                                     0.0770      1.0000    --        0.0141      7.7376 r
  data arrival time                                                                                                7.7376

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_2_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4405      4.9405
  data required time                                                                                               4.9405
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9405
  data arrival time                                                                                               -7.7376
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7971



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_3_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  wdata_reg_3_/RSTB (SDFFARX1_HVT)                                     0.0770      1.0000    --        0.0141      7.7376 r
  data arrival time                                                                                                7.7376

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_3_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4405      4.9405
  data required time                                                                                               4.9405
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9405
  data arrival time                                                                                               -7.7376
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7971



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_15_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_15_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0056      7.7344 r
  data arrival time                                                                                                7.7344

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_15_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4383      4.9383
  data required time                                                                                               4.9383
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9383
  data arrival time                                                                                               -7.7344
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7961



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_10_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_10_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0055      7.7343 r
  data arrival time                                                                                                7.7343

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_10_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4383      4.9383
  data required time                                                                                               4.9383
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9383
  data arrival time                                                                                               -7.7343
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7960



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_13_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_13_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0055      7.7343 r
  data arrival time                                                                                                7.7343

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_13_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4383      4.9383
  data required time                                                                                               4.9383
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9383
  data arrival time                                                                                               -7.7343
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7960



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_14_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_14_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0055      7.7343 r
  data arrival time                                                                                                7.7343

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_14_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4383      4.9383
  data required time                                                                                               4.9383
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9383
  data arrival time                                                                                               -7.7343
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7960



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_12_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_12_/RSTB (SDFFARX1_HVT)                                    0.0680      1.0000    --        0.0055      7.7343 r
  data arrival time                                                                                                7.7343

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_12_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4383      4.9383
  data required time                                                                                               4.9383
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9383
  data arrival time                                                                                               -7.7343
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7960



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_11_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_11_/RSTB (SDFFARX1_HVT)                                    0.0677      1.0000    --        0.0053      7.7341 r
  data arrival time                                                                                                7.7341

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_11_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4383      4.9383
  data required time                                                                                               4.9383
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9383
  data arrival time                                                                                               -7.7341
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7958



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_9_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wdata_reg_9_/RSTB (SDFFARX1_HVT)                                     0.0677      1.0000    --        0.0053      7.7341 r
  data arrival time                                                                                                7.7341

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_9_/CLK (SDFFARX1_HVT)                                      0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000              0.4383      4.9383
  data required time                                                                                               4.9383
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.9383
  data arrival time                                                                                               -7.7341
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7958



  Startpoint: wdata_in[10] (input port clocked by wclk2x)
  Endpoint: wdata_reg_10_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wdata_in[10] (in)                                                    6.5099      1.0000              3.2419      5.3419 f
  wdata_in[10] (net)                                1     46.8347
  HFSBUF_15_5/A (DELLN1X2_LVT)                                         6.5106      1.0000    --        0.0264      5.3684 f
  HFSBUF_15_5/Y (DELLN1X2_LVT)                                         0.0379      1.0000              1.3545      6.7228 f
  HFSNET_5 (net)                                    1      2.3714
  ZBUF_inst_512/A (NBUFFX16_LVT)                                       0.0379      1.0000    --        0.0000      6.7228 f
  ZBUF_inst_512/Y (NBUFFX16_LVT)                                       0.0450      1.0000              0.0800      6.8028 f
  ZBUF_217 (net)                                    1     25.5056
  wdata_reg_10_/D (SDFFARX1_HVT)                                       0.0466      1.0000    --        0.0066      6.8094 f
  data arrival time                                                                                                6.8094

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.2500      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    164.1154
  wdata_reg_10_/CLK (SDFFARX1_HVT)                                     0.2500      1.0000              2.0000      5.0000 r

  clock reconvergence pessimism                                                                        0.0000      5.0000
  clock uncertainty                                                                                   -0.5000      4.5000
  library setup time                                                               1.0000             -0.3465      4.1535
  data required time                                                                                               4.1535
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               4.1535
  data arrival time                                                                                               -6.8094
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.6559



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U55/A2 (NOR2X0_LVT)                                        0.0667      1.0000    --        0.0000      8.1259 r
  wptr_full/U55/Y (NOR2X0_LVT)                                         0.0365      1.0000              0.0875      8.2135 f
  wptr_full/n8 (net)                                1      1.0073
  wptr_full/U50/A2 (NAND2X4_LVT)                                       0.0365      1.0000    --        0.0000      8.2135 f
  wptr_full/U50/Y (NAND2X4_LVT)                                        0.0653      1.0000              0.1326      8.3461 r
  wptr_full/n30 (net)                               1     15.4866
  wptr_full/U49/A1 (NAND2X0_LVT)                                       0.0653      1.0000    --        0.0024      8.3485 r
  wptr_full/U49/Y (NAND2X0_LVT)                                        0.0816      1.0000              0.0470      8.3955 f
  wptr_full/n38 (net)                               1      1.1979
  wptr_full/U78/A2 (AND2X2_LVT)                                        0.0816      1.0000    --        0.0000      8.3955 f
  wptr_full/U78/Y (AND2X2_LVT)                                         0.0562      1.0000              0.1207      8.5163 f
  wptr_full/n160 (net)                              3      5.3680
  wptr_full/U58/S0 (MUX21X2_LVT)                                       0.0562      1.0000    --        0.0001      8.5163 f
  wptr_full/U58/Y (MUX21X2_LVT)                                        0.0795      1.0000              0.1528      8.6691 f
  wptr_full/wgraynext[8] (net)                      2      7.4106
  wptr_full/U74/A1 (XNOR2X2_LVT)                                       0.0795      1.0000    --        0.0003      8.6694 f
  wptr_full/U74/Y (XNOR2X2_LVT)                                        0.0678      1.0000              0.1179      8.7873 r
  wptr_full/n10 (net)                               1      1.0466
  wptr_full/U99/A2 (NAND2X0_LVT)                                       0.0678      1.0000    --        0.0000      8.7873 r
  wptr_full/U99/Y (NAND2X0_LVT)                                        0.0752      1.0000              0.0534      8.8407 f
  wptr_full/n105 (net)                              1      1.3932
  wptr_full/U97/A3 (NOR4X1_LVT)                                        0.0752      1.0000    --        0.0000      8.8407 f
  wptr_full/U97/Y (NOR4X1_LVT)                                         0.0455      1.0000              0.1646      9.0053 r
  wptr_full/n13 (net)                               1      2.2902
  wptr_full/U96/A4 (NAND4X0_LVT)                                       0.0455      1.0000    --        0.0000      9.0054 r
  wptr_full/U96/Y (NAND4X0_LVT)                                        0.0988      1.0000              0.0836      9.0890 f
  wptr_full/n12 (net)                               1      1.6274
  wptr_full/ZBUF_inst_539/A (NBUFFX8_LVT)                              0.0988      1.0000    --        0.0000      9.0890 f
  wptr_full/ZBUF_inst_539/Y (NBUFFX8_LVT)                              0.0547      1.0000              0.1127      9.2016 f
  wptr_full/ZBUF_228 (net)                          1     19.2844
  wptr_full/U94/A1 (NOR3X0_LVT)                                        0.0552      1.0000    --        0.0038      9.2054 f
  wptr_full/U94/Y (NOR3X0_LVT)                                         0.0398      1.0000              0.1445      9.3499 r
  wptr_full/wfull_val (net)                         1      1.8112
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                                 0.0398      1.0000    --        0.0000      9.3499 r
  data arrival time                                                                                                9.3499

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                               0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3069      7.1931
  data required time                                                                                               7.1931
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1931
  data arrival time                                                                                               -9.3499
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.1568



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_11_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_267/A (NBUFFX16_LVT)                                       0.0709      1.0000    --        0.0086      7.9800 f
  ZBUF_inst_267/Y (NBUFFX16_LVT)                                       0.0618      1.0000              0.1093      8.0893 f
  ZBUF_9 (net)                                      6     50.4284
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0637      1.0000    --        0.0079      8.0972 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0457      1.0000              0.1336      8.2308 r
  wptr_full/n113 (net)                              3      8.2946
  wptr_full/U41/A1 (OR2X2_LVT)                                         0.0457      1.0000    --        0.0004      8.2312 r
  wptr_full/U41/Y (OR2X2_LVT)                                          0.0522      1.0000              0.0749      8.3061 r
  wptr_full/n71 (net)                               2      2.1430
  wptr_full/U108/A3 (OR3X2_LVT)                                        0.0522      1.0000    --        0.0000      8.3061 r
  wptr_full/U108/Y (OR3X2_LVT)                                         0.0654      1.0000              0.1045      8.4107 r
  wptr_full/n88 (net)                               5      5.4472
  wptr_full/U22/A2 (OR2X2_LVT)                                         0.0654      1.0000    --        0.0001      8.4107 r
  wptr_full/U22/Y (OR2X2_LVT)                                          0.0482      1.0000              0.0833      8.4940 r
  wptr_full/n117 (net)                              2      3.8656
  wptr_full/U86/A1 (XOR2X2_LVT)                                        0.0482      1.0000    --        0.0000      8.4940 r
  wptr_full/U86/Y (XOR2X2_LVT)                                         0.0598      1.0000              0.1173      8.6113 f
  wptr_full/n159 (net)                              2      1.9354
  wptr_full/U93/A2 (MUX21X2_LVT)                                       0.0598      1.0000    --        0.0000      8.6113 f
  wptr_full/U93/Y (MUX21X2_LVT)                                        0.0708      1.0000              0.1011      8.7125 f
  wptr_full/wgraynext[11] (net)                     1      0.8164
  wptr_full/wptr_reg_11_/D (SDFFARX1_HVT)                              0.0708      1.0000    --        0.0000      8.7125 f
  data arrival time                                                                                                8.7125

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_11_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3575      7.1425
  data required time                                                                                               7.1426
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1426
  data arrival time                                                                                               -8.7125
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.5699



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U55/A2 (NOR2X0_LVT)                                        0.0667      1.0000    --        0.0000      8.1259 r
  wptr_full/U55/Y (NOR2X0_LVT)                                         0.0365      1.0000              0.0875      8.2135 f
  wptr_full/n8 (net)                                1      1.0073
  wptr_full/U50/A2 (NAND2X4_LVT)                                       0.0365      1.0000    --        0.0000      8.2135 f
  wptr_full/U50/Y (NAND2X4_LVT)                                        0.0653      1.0000              0.1326      8.3461 r
  wptr_full/n30 (net)                               1     15.4866
  wptr_full/U49/A1 (NAND2X0_LVT)                                       0.0653      1.0000    --        0.0024      8.3485 r
  wptr_full/U49/Y (NAND2X0_LVT)                                        0.0816      1.0000              0.0470      8.3955 f
  wptr_full/n38 (net)                               1      1.1979
  wptr_full/U78/A2 (AND2X2_LVT)                                        0.0816      1.0000    --        0.0000      8.3955 f
  wptr_full/U78/Y (AND2X2_LVT)                                         0.0562      1.0000              0.1207      8.5163 f
  wptr_full/n160 (net)                              3      5.3680
  wptr_full/U58/S0 (MUX21X2_LVT)                                       0.0562      1.0000    --        0.0001      8.5163 f
  wptr_full/U58/Y (MUX21X2_LVT)                                        0.0795      1.0000              0.1528      8.6691 f
  wptr_full/wgraynext[8] (net)                      2      7.4106
  wptr_full/wptr_reg_8_/D (SDFFARX1_HVT)                               0.0795      1.0000    --        0.0003      8.6694 f
  data arrival time                                                                                                8.6694

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3610      7.1390
  data required time                                                                                               7.1390
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1390
  data arrival time                                                                                               -8.6694
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.5303



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_10_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_267/A (NBUFFX16_LVT)                                       0.0709      1.0000    --        0.0086      7.9800 f
  ZBUF_inst_267/Y (NBUFFX16_LVT)                                       0.0618      1.0000              0.1093      8.0893 f
  ZBUF_9 (net)                                      6     50.4284
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0637      1.0000    --        0.0079      8.0972 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0457      1.0000              0.1336      8.2308 r
  wptr_full/n113 (net)                              3      8.2946
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0457      1.0000    --        0.0005      8.2312 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0324      1.0000              0.0650      8.2962 r
  wptr_full/n67 (net)                               1      1.3271
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0324      1.0000    --        0.0000      8.2962 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0434      1.0000              0.0650      8.3612 r
  wptr_full/n70 (net)                               2      2.1677
  wptr_full/U110/A1 (NAND2X2_LVT)                                      0.0434      1.0000    --        0.0000      8.3612 r
  wptr_full/U110/Y (NAND2X2_LVT)                                       0.0328      1.0000              0.0834      8.4446 f
  wptr_full/n81 (net)                               2      2.0580
  wptr_full/U8/A2 (NAND2X2_LVT)                                        0.0328      1.0000    --        0.0000      8.4446 f
  wptr_full/U8/Y (NAND2X2_LVT)                                         0.0341      1.0000              0.1032      8.5478 r
  wptr_full/n25 (net)                               1      2.6855
  wptr_full/U14/S0 (MUX21X2_LVT)                                       0.0341      1.0000    --        0.0001      8.5479 r
  wptr_full/U14/Y (MUX21X2_LVT)                                        0.0653      1.0000              0.1249      8.6728 f
  wptr_full/wgraynext[10] (net)                     2      3.9771
  wptr_full/wptr_reg_10_/D (SDFFARX1_HVT)                              0.0653      1.0000    --        0.0000      8.6728 f
  data arrival time                                                                                                8.6728

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_10_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3552      7.1448
  data required time                                                                                               7.1448
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1448
  data arrival time                                                                                               -8.6728
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.5280



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U31/A2 (NAND2X2_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U31/Y (NAND2X2_LVT)                                        0.0456      1.0000              0.1328      8.2372 r
  wptr_full/n15 (net)                               1      3.3218
  wptr_full/U90/A2 (OR3X2_LVT)                                         0.0456      1.0000    --        0.0001      8.2374 r
  wptr_full/U90/Y (OR3X2_LVT)                                          0.0711      1.0000              0.1150      8.3523 r
  wptr_full/n65 (net)                               2      6.2461
  wptr_full/U89/A1 (XOR2X2_LVT)                                        0.0711      1.0000    --        0.0002      8.3526 r
  wptr_full/U89/Y (XOR2X2_LVT)                                         0.0641      1.0000              0.1393      8.4919 f
  wptr_full/n40 (net)                               1      5.5090
  wptr_full/ZINV_inst_560/A (INVX8_LVT)                                0.0641      1.0000    --        0.0000      8.4919 f
  wptr_full/ZINV_inst_560/Y (INVX8_LVT)                                0.0395      1.0000              0.0398      8.5317 r
  wptr_full/ZINV_236 (net)                          1      8.5553
  wptr_full/ZINV_inst_559/A (INVX8_LVT)                                0.0395      1.0000    --        0.0004      8.5322 r
  wptr_full/ZINV_inst_559/Y (INVX8_LVT)                                0.0276      1.0000              0.0205      8.5527 f
  wptr_full/ZINV_235 (net)                          3      9.0729
  wptr_full/U107/A2 (AO22X2_LVT)                                       0.0276      1.0000    --        0.0005      8.5532 f
  wptr_full/U107/Y (AO22X2_LVT)                                        0.0573      1.0000              0.1139      8.6670 f
  wptr_full/n134 (net)                              2      4.4910
  wptr_full/wptr_reg_7_/D (SDFFARX1_HVT)                               0.0573      1.0000    --        0.0001      8.6671 f
  data arrival time                                                                                                8.6671

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3516      7.1484
  data required time                                                                                               7.1485
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1485
  data arrival time                                                                                               -8.6671
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.5187



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_267/A (NBUFFX16_LVT)                                       0.0709      1.0000    --        0.0086      7.9800 f
  ZBUF_inst_267/Y (NBUFFX16_LVT)                                       0.0618      1.0000              0.1093      8.0893 f
  ZBUF_9 (net)                                      6     50.4284
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0637      1.0000    --        0.0079      8.0972 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0457      1.0000              0.1336      8.2308 r
  wptr_full/n113 (net)                              3      8.2946
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0457      1.0000    --        0.0005      8.2312 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0324      1.0000              0.0650      8.2962 r
  wptr_full/n67 (net)                               1      1.3271
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0324      1.0000    --        0.0000      8.2962 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0434      1.0000              0.0650      8.3612 r
  wptr_full/n70 (net)                               2      2.1677
  wptr_full/U110/A1 (NAND2X2_LVT)                                      0.0434      1.0000    --        0.0000      8.3612 r
  wptr_full/U110/Y (NAND2X2_LVT)                                       0.0328      1.0000              0.0834      8.4446 f
  wptr_full/n81 (net)                               2      2.0580
  wptr_full/U148/A2 (AND2X1_LVT)                                       0.0328      1.0000    --        0.0000      8.4446 f
  wptr_full/U148/Y (AND2X1_LVT)                                        0.0409      1.0000              0.0773      8.5219 f
  wptr_full/n156 (net)                              2      2.3512
  wptr_full/U84/A2 (MUX21X2_LVT)                                       0.0409      1.0000    --        0.0000      8.5219 f
  wptr_full/U84/Y (MUX21X2_LVT)                                        0.0820      1.0000              0.1206      8.6425 f
  wptr_full/n106 (net)                              2      5.1598
  wptr_full/wptr_reg_9_/D (SDFFARX1_HVT)                               0.0820      1.0000    --        0.0002      8.6427 f
  data arrival time                                                                                                8.6427

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3620      7.1380
  data required time                                                                                               7.1380
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1380
  data arrival time                                                                                               -8.6427
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.5046



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_12_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_267/A (NBUFFX16_LVT)                                       0.0709      1.0000    --        0.0086      7.9800 f
  ZBUF_inst_267/Y (NBUFFX16_LVT)                                       0.0618      1.0000              0.1093      8.0893 f
  ZBUF_9 (net)                                      6     50.4284
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0637      1.0000    --        0.0079      8.0972 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0457      1.0000              0.1336      8.2308 r
  wptr_full/n113 (net)                              3      8.2946
  wptr_full/U41/A1 (OR2X2_LVT)                                         0.0457      1.0000    --        0.0004      8.2312 r
  wptr_full/U41/Y (OR2X2_LVT)                                          0.0522      1.0000              0.0749      8.3061 r
  wptr_full/n71 (net)                               2      2.1430
  wptr_full/U108/A3 (OR3X2_LVT)                                        0.0522      1.0000    --        0.0000      8.3061 r
  wptr_full/U108/Y (OR3X2_LVT)                                         0.0654      1.0000              0.1045      8.4107 r
  wptr_full/n88 (net)                               5      5.4472
  wptr_full/U22/A2 (OR2X2_LVT)                                         0.0654      1.0000    --        0.0001      8.4107 r
  wptr_full/U22/Y (OR2X2_LVT)                                          0.0482      1.0000              0.0833      8.4940 r
  wptr_full/n117 (net)                              2      3.8656
  wptr_full/U86/A1 (XOR2X2_LVT)                                        0.0482      1.0000    --        0.0000      8.4940 r
  wptr_full/U86/Y (XOR2X2_LVT)                                         0.0598      1.0000              0.1173      8.6113 f
  wptr_full/n159 (net)                              2      1.9354
  wptr_full/wbin_reg_12_/D (SDFFARX1_HVT)                              0.0598      1.0000    --        0.0000      8.6113 f
  data arrival time                                                                                                8.6113

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_12_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3527      7.1473
  data required time                                                                                               7.1473
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1473
  data arrival time                                                                                               -8.6113
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.4640



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0786      1.0000              0.0849      8.1894 r
  wptr_full/n50 (net)                               1      1.0174
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0786      1.0000    --        0.0000      8.1894 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0552      1.0000              0.1204      8.3098 r
  wptr_full/n91 (net)                               3      3.5629
  wptr_full/U9/A2 (NAND2X2_LVT)                                        0.0552      1.0000    --        0.0000      8.3098 r
  wptr_full/U9/Y (NAND2X2_LVT)                                         0.0373      1.0000              0.0903      8.4000 f
  wptr_full/n14 (net)                               2      2.5819
  wptr_full/U68/A1 (AND2X1_LVT)                                        0.0373      1.0000    --        0.0000      8.4001 f
  wptr_full/U68/Y (AND2X1_LVT)                                         0.0463      1.0000              0.0787      8.4788 f
  wptr_full/n162 (net)                              2      2.9366
  wptr_full/U98/A2 (AO22X1_LVT)                                        0.0463      1.0000    --        0.0001      8.4788 f
  wptr_full/U98/Y (AO22X1_LVT)                                         0.0729      1.0000              0.1165      8.5953 f
  wptr_full/wgraynext[3] (net)                      2      3.1953
  wptr_full/wptr_reg_3_/D (SDFFARX1_HVT)                               0.0729      1.0000    --        0.0000      8.5953 f
  data arrival time                                                                                                8.5953

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3583      7.1417
  data required time                                                                                               7.1417
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1417
  data arrival time                                                                                               -8.5953
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.4536



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U31/A2 (NAND2X2_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U31/Y (NAND2X2_LVT)                                        0.0456      1.0000              0.1328      8.2372 r
  wptr_full/n15 (net)                               1      3.3218
  wptr_full/U90/A2 (OR3X2_LVT)                                         0.0456      1.0000    --        0.0001      8.2374 r
  wptr_full/U90/Y (OR3X2_LVT)                                          0.0711      1.0000              0.1150      8.3523 r
  wptr_full/n65 (net)                               2      6.2461
  wptr_full/U140/A2 (AND2X2_LVT)                                       0.0711      1.0000    --        0.0000      8.3524 r
  wptr_full/U140/Y (AND2X2_LVT)                                        0.0613      1.0000              0.0980      8.4503 r
  wptr_full/n161 (net)                              2      5.6373
  wptr_full/U64/A1 (MUX21X2_LVT)                                       0.0613      1.0000    --        0.0000      8.4503 r
  wptr_full/U64/Y (MUX21X2_LVT)                                        0.0719      1.0000              0.1259      8.5762 r
  wptr_full/wgraynext[5] (net)                      1      5.5838
  wptr_full/ZINV_inst_558/A (INVX8_LVT)                                0.0719      1.0000    --        0.0000      8.5763 r
  wptr_full/ZINV_inst_558/Y (INVX8_LVT)                                0.0425      1.0000              0.0254      8.6017 f
  wptr_full/ZINV_234 (net)                          1     11.9843
  wptr_full/ZINV_inst_557/A (INVX8_LVT)                                0.0425      1.0000    --        0.0012      8.6028 f
  wptr_full/ZINV_inst_557/Y (INVX8_LVT)                                0.0273      1.0000              0.0287      8.6316 r
  wptr_full/ZINV_233 (net)                          2      5.6803
  wptr_full/wptr_reg_5_/D (SDFFARX1_HVT)                               0.0273      1.0000    --        0.0001      8.6317 r
  data arrival time                                                                                                8.6317

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3010      7.1990
  data required time                                                                                               7.1990
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1990
  data arrival time                                                                                               -8.6317
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.4327



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0786      1.0000              0.0849      8.1894 r
  wptr_full/n50 (net)                               1      1.0174
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0786      1.0000    --        0.0000      8.1894 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0552      1.0000              0.1204      8.3098 r
  wptr_full/n91 (net)                               3      3.5629
  wptr_full/U9/A2 (NAND2X2_LVT)                                        0.0552      1.0000    --        0.0000      8.3098 r
  wptr_full/U9/Y (NAND2X2_LVT)                                         0.0373      1.0000              0.0903      8.4000 f
  wptr_full/n14 (net)                               2      2.5819
  wptr_full/U17/A1 (NAND2X0_LVT)                                       0.0373      1.0000    --        0.0000      8.4001 f
  wptr_full/U17/Y (NAND2X0_LVT)                                        0.0934      1.0000              0.0563      8.4564 r
  wptr_full/n95 (net)                               1      0.8753
  wptr_full/U79/A1 (NAND2X4_LVT)                                       0.0934      1.0000    --        0.0000      8.4564 r
  wptr_full/U79/Y (NAND2X4_LVT)                                        0.0362      1.0000              0.0962      8.5526 f
  wptr_full/n96 (net)                               2      5.1033
  wptr_full/wptr_reg_4_/D (SDFFARX1_HVT)                               0.0362      1.0000    --        0.0001      8.5527 f
  data arrival time                                                                                                8.5527

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3416      7.1584
  data required time                                                                                               7.1584
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1584
  data arrival time                                                                                               -8.5527
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3943



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U28/A2 (OR2X2_LVT)                                         0.0667      1.0000    --        0.0001      8.1260 r
  wptr_full/U28/Y (OR2X2_LVT)                                          0.0472      1.0000              0.0793      8.2054 r
  wptr_full/n43 (net)                               2      2.9537
  wptr_full/U45/A2 (NAND2X2_LVT)                                       0.0472      1.0000    --        0.0000      8.2054 r
  wptr_full/U45/Y (NAND2X2_LVT)                                        0.0314      1.0000              0.0826      8.2880 f
  wptr_full/n44 (net)                               1      1.1852
  wptr_full/U20/A2 (NAND2X4_LVT)                                       0.0314      1.0000    --        0.0000      8.2880 f
  wptr_full/U20/Y (NAND2X4_LVT)                                        0.0386      1.0000              0.1107      8.3987 r
  wptr_full/n22 (net)                               2      5.4476
  wptr_full/U57/S0 (MUX21X2_LVT)                                       0.0386      1.0000    --        0.0000      8.3987 r
  wptr_full/U57/Y (MUX21X2_LVT)                                        0.0701      1.0000              0.1280      8.5267 f
  wptr_full/wgraynext[2] (net)                      2      4.1321
  wptr_full/wptr_reg_2_/D (SDFFARX1_HVT)                               0.0701      1.0000    --        0.0001      8.5268 f
  data arrival time                                                                                                8.5268

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3572      7.1428
  data required time                                                                                               7.1428
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1428
  data arrival time                                                                                               -8.5268
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3840



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U28/A2 (OR2X2_LVT)                                         0.0667      1.0000    --        0.0001      8.1260 r
  wptr_full/U28/Y (OR2X2_LVT)                                          0.0472      1.0000              0.0793      8.2054 r
  wptr_full/n43 (net)                               2      2.9537
  wptr_full/U45/A2 (NAND2X2_LVT)                                       0.0472      1.0000    --        0.0000      8.2054 r
  wptr_full/U45/Y (NAND2X2_LVT)                                        0.0314      1.0000              0.0826      8.2880 f
  wptr_full/n44 (net)                               1      1.1852
  wptr_full/U20/A2 (NAND2X4_LVT)                                       0.0314      1.0000    --        0.0000      8.2880 f
  wptr_full/U20/Y (NAND2X4_LVT)                                        0.0386      1.0000              0.1107      8.3987 r
  wptr_full/n22 (net)                               2      5.4476
  wptr_full/HFSINV_159_171/A (INVX4_LVT)                               0.0386      1.0000    --        0.0001      8.3987 r
  wptr_full/HFSINV_159_171/Y (INVX4_LVT)                               0.0250      1.0000              0.0179      8.4166 f
  wptr_full/HFSNET_174 (net)                        2      3.1837
  wptr_full/U92/A4 (AO22X2_LVT)                                        0.0250      1.0000    --        0.0001      8.4166 f
  wptr_full/U92/Y (AO22X2_LVT)                                         0.0695      1.0000              0.0946      8.5113 f
  wptr_full/n97 (net)                               2      6.2080
  wptr_full/wptr_reg_1_/D (SDFFARX1_HVT)                               0.0695      1.0000    --        0.0003      8.5115 f
  data arrival time                                                                                                8.5115

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3569      7.1431
  data required time                                                                                               7.1431
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1431
  data arrival time                                                                                               -8.5115
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3685



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0786      1.0000              0.0849      8.1894 r
  wptr_full/n50 (net)                               1      1.0174
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0786      1.0000    --        0.0000      8.1894 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0552      1.0000              0.1204      8.3098 r
  wptr_full/n91 (net)                               3      3.5629
  wptr_full/HFSINV_229_183/A (INVX1_LVT)                               0.0552      1.0000    --        0.0000      8.3098 r
  wptr_full/HFSINV_229_183/Y (INVX1_LVT)                               0.0343      1.0000              0.0227      8.3324 f
  wptr_full/HFSNET_184 (net)                        1      0.9928
  wptr_full/U136/A2 (OR2X2_LVT)                                        0.0343      1.0000    --        0.0000      8.3324 f
  wptr_full/U136/Y (OR2X2_LVT)                                         0.0443      1.0000              0.0806      8.4130 f
  wptr_full/n135 (net)                              3      4.7640
  wptr_full/wbin_reg_3_/D (SDFFASX1_HVT)                               0.0443      1.0000    --        0.0000      8.4130 f
  data arrival time                                                                                                8.4130

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_3_/CLK (SDFFASX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.4544      7.0456
  data required time                                                                                               7.0456
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.0456
  data arrival time                                                                                               -8.4130
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3675



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U55/A2 (NOR2X0_LVT)                                        0.0667      1.0000    --        0.0000      8.1259 r
  wptr_full/U55/Y (NOR2X0_LVT)                                         0.0365      1.0000              0.0875      8.2135 f
  wptr_full/n8 (net)                                1      1.0073
  wptr_full/U50/A2 (NAND2X4_LVT)                                       0.0365      1.0000    --        0.0000      8.2135 f
  wptr_full/U50/Y (NAND2X4_LVT)                                        0.0653      1.0000              0.1326      8.3461 r
  wptr_full/n30 (net)                               1     15.4866
  wptr_full/U49/A1 (NAND2X0_LVT)                                       0.0653      1.0000    --        0.0024      8.3485 r
  wptr_full/U49/Y (NAND2X0_LVT)                                        0.0816      1.0000              0.0470      8.3955 f
  wptr_full/n38 (net)                               1      1.1979
  wptr_full/U78/A2 (AND2X2_LVT)                                        0.0816      1.0000    --        0.0000      8.3955 f
  wptr_full/U78/Y (AND2X2_LVT)                                         0.0562      1.0000              0.1207      8.5163 f
  wptr_full/n160 (net)                              3      5.3680
  wptr_full/wbin_reg_8_/D (SDFFARX1_HVT)                               0.0562      1.0000    --        0.0000      8.5163 f
  data arrival time                                                                                                8.5163

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3510      7.1490
  data required time                                                                                               7.1490
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1490
  data arrival time                                                                                               -8.5163
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3673



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_267/A (NBUFFX16_LVT)                                       0.0709      1.0000    --        0.0086      7.9800 f
  ZBUF_inst_267/Y (NBUFFX16_LVT)                                       0.0618      1.0000              0.1093      8.0893 f
  ZBUF_9 (net)                                      6     50.4284
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0637      1.0000    --        0.0079      8.0972 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0457      1.0000              0.1336      8.2308 r
  wptr_full/n113 (net)                              3      8.2946
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0457      1.0000    --        0.0005      8.2312 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0324      1.0000              0.0650      8.2962 r
  wptr_full/n67 (net)                               1      1.3271
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0324      1.0000    --        0.0000      8.2962 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0434      1.0000              0.0650      8.3612 r
  wptr_full/n70 (net)                               2      2.1677
  wptr_full/U110/A1 (NAND2X2_LVT)                                      0.0434      1.0000    --        0.0000      8.3612 r
  wptr_full/U110/Y (NAND2X2_LVT)                                       0.0328      1.0000              0.0834      8.4446 f
  wptr_full/n81 (net)                               2      2.0580
  wptr_full/U148/A2 (AND2X1_LVT)                                       0.0328      1.0000    --        0.0000      8.4446 f
  wptr_full/U148/Y (AND2X1_LVT)                                        0.0409      1.0000              0.0773      8.5219 f
  wptr_full/n156 (net)                              2      2.3512
  wptr_full/wbin_reg_10_/D (SDFFARX1_HVT)                              0.0409      1.0000    --        0.0000      8.5219 f
  data arrival time                                                                                                8.5219

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_HVT)                            0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3438      7.1562
  data required time                                                                                               7.1562
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1562
  data arrival time                                                                                               -8.5219
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3657



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0786      1.0000              0.0849      8.1894 r
  wptr_full/n50 (net)                               1      1.0174
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0786      1.0000    --        0.0000      8.1894 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0552      1.0000              0.1204      8.3098 r
  wptr_full/n91 (net)                               3      3.5629
  wptr_full/U9/A2 (NAND2X2_LVT)                                        0.0552      1.0000    --        0.0000      8.3098 r
  wptr_full/U9/Y (NAND2X2_LVT)                                         0.0373      1.0000              0.0903      8.4000 f
  wptr_full/n14 (net)                               2      2.5819
  wptr_full/U68/A1 (AND2X1_LVT)                                        0.0373      1.0000    --        0.0000      8.4001 f
  wptr_full/U68/Y (AND2X1_LVT)                                         0.0463      1.0000              0.0787      8.4788 f
  wptr_full/n162 (net)                              2      2.9366
  wptr_full/wbin_reg_4_/D (SDFFARX1_HVT)                               0.0463      1.0000    --        0.0001      8.4788 f
  data arrival time                                                                                                8.4788

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3463      7.1537
  data required time                                                                                               7.1537
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1537
  data arrival time                                                                                               -8.4788
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3251



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U48/A2 (NAND2X0_LVT)                                       0.0667      1.0000    --        0.0001      8.1260 r
  wptr_full/U48/Y (NAND2X0_LVT)                                        0.0648      1.0000              0.0440      8.1701 f
  wptr_full/n59 (net)                               1      0.8841
  wptr_full/U138/A1 (AND2X1_LVT)                                       0.0648      1.0000    --        0.0000      8.1701 f
  wptr_full/U138/Y (AND2X1_LVT)                                        0.0443      1.0000              0.0912      8.2612 f
  wptr_full/n61 (net)                               2      2.7084
  wptr_full/U23/A (INVX2_LVT)                                          0.0443      1.0000    --        0.0000      8.2613 f
  wptr_full/U23/Y (INVX2_LVT)                                          0.0374      1.0000              0.0410      8.3023 r
  wptr_full/n157 (net)                              2      3.1952
  wptr_full/U152/A2 (NAND2X0_LVT)                                      0.0374      1.0000    --        0.0000      8.3023 r
  wptr_full/U152/Y (NAND2X0_LVT)                                       0.0561      1.0000              0.0405      8.3428 f
  wptr_full/n99 (net)                               1      0.9603
  wptr_full/U103/A2 (NAND2X4_LVT)                                      0.0561      1.0000    --        0.0000      8.3428 f
  wptr_full/U103/Y (NAND2X4_LVT)                                       0.0739      1.0000              0.1480      8.4908 r
  wptr_full/n107 (net)                              2     18.4766
  wptr_full/wptr_reg_0_/D (SDFFARX1_HVT)                               0.0740      1.0000    --        0.0034      8.4942 r
  data arrival time                                                                                                8.4942

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3220      7.1780
  data required time                                                                                               7.1780
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1780
  data arrival time                                                                                               -8.4942
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3162



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U28/A2 (OR2X2_LVT)                                         0.0667      1.0000    --        0.0001      8.1260 r
  wptr_full/U28/Y (OR2X2_LVT)                                          0.0472      1.0000              0.0793      8.2054 r
  wptr_full/n43 (net)                               2      2.9537
  wptr_full/U46/A1 (AND2X1_LVT)                                        0.0472      1.0000    --        0.0000      8.2054 r
  wptr_full/U46/Y (AND2X1_LVT)                                         0.0644      1.0000              0.0831      8.2885 r
  wptr_full/n98 (net)                               3      3.9052
  wptr_full/HFSINV_384_172/A (INVX2_LVT)                               0.0644      1.0000    --        0.0000      8.2885 r
  wptr_full/HFSINV_384_172/Y (INVX2_LVT)                               0.0421      1.0000              0.0285      8.3170 f
  wptr_full/HFSNET_175 (net)                        2      3.1565
  wptr_full/wbin_reg_1_/D (SDFFASX1_HVT)                               0.0421      1.0000    --        0.0001      8.3170 f
  data arrival time                                                                                                8.3170

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_1_/CLK (SDFFASX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.4538      7.0462
  data required time                                                                                               7.0462
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.0462
  data arrival time                                                                                               -8.3170
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.2708



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U31/A2 (NAND2X2_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U31/Y (NAND2X2_LVT)                                        0.0456      1.0000              0.1328      8.2372 r
  wptr_full/n15 (net)                               1      3.3218
  wptr_full/U90/A2 (OR3X2_LVT)                                         0.0456      1.0000    --        0.0001      8.2374 r
  wptr_full/U90/Y (OR3X2_LVT)                                          0.0711      1.0000              0.1150      8.3523 r
  wptr_full/n65 (net)                               2      6.2461
  wptr_full/U140/A2 (AND2X2_LVT)                                       0.0711      1.0000    --        0.0000      8.3524 r
  wptr_full/U140/Y (AND2X2_LVT)                                        0.0613      1.0000              0.0980      8.4503 r
  wptr_full/n161 (net)                              2      5.6373
  wptr_full/wbin_reg_6_/D (SDFFARX1_HVT)                               0.0613      1.0000    --        0.0002      8.4506 r
  data arrival time                                                                                                8.4506

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3167      7.1833
  data required time                                                                                               7.1833
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1833
  data arrival time                                                                                               -8.4506
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.2673



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U28/A2 (OR2X2_LVT)                                         0.0667      1.0000    --        0.0001      8.1260 r
  wptr_full/U28/Y (OR2X2_LVT)                                          0.0472      1.0000              0.0793      8.2054 r
  wptr_full/n43 (net)                               2      2.9537
  wptr_full/U45/A2 (NAND2X2_LVT)                                       0.0472      1.0000    --        0.0000      8.2054 r
  wptr_full/U45/Y (NAND2X2_LVT)                                        0.0314      1.0000              0.0826      8.2880 f
  wptr_full/n44 (net)                               1      1.1852
  wptr_full/U20/A2 (NAND2X4_LVT)                                       0.0314      1.0000    --        0.0000      8.2880 f
  wptr_full/U20/Y (NAND2X4_LVT)                                        0.0386      1.0000              0.1107      8.3987 r
  wptr_full/n22 (net)                               2      5.4476
  wptr_full/HFSINV_159_171/A (INVX4_LVT)                               0.0386      1.0000    --        0.0001      8.3987 r
  wptr_full/HFSINV_159_171/Y (INVX4_LVT)                               0.0250      1.0000              0.0179      8.4166 f
  wptr_full/HFSNET_174 (net)                        2      3.1837
  wptr_full/wbin_reg_2_/D (SDFFARX1_HVT)                               0.0250      1.0000    --        0.0001      8.4167 f
  data arrival time                                                                                                8.4167

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3380      7.1620
  data required time                                                                                               7.1620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1620
  data arrival time                                                                                               -8.4167
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.2547



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0699      1.0000    --        0.0002      7.9716 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0625      1.0000              0.1007      8.0724 f
  ZBUF_10 (net)                                     7     69.6398
  wptr_full/U31/A2 (NAND2X2_LVT)                                       0.0857      1.0000    --        0.0320      8.1044 f
  wptr_full/U31/Y (NAND2X2_LVT)                                        0.0456      1.0000              0.1328      8.2372 r
  wptr_full/n15 (net)                               1      3.3218
  wptr_full/U90/A2 (OR3X2_LVT)                                         0.0456      1.0000    --        0.0001      8.2374 r
  wptr_full/U90/Y (OR3X2_LVT)                                          0.0711      1.0000              0.1150      8.3523 r
  wptr_full/n65 (net)                               2      6.2461
  wptr_full/U89/A1 (XOR2X2_LVT)                                        0.0711      1.0000    --        0.0002      8.3526 r
  wptr_full/U89/Y (XOR2X2_LVT)                                         0.0641      1.0000              0.1393      8.4919 f
  wptr_full/n40 (net)                               1      5.5090
  wptr_full/ZINV_inst_560/A (INVX8_LVT)                                0.0641      1.0000    --        0.0000      8.4919 f
  wptr_full/ZINV_inst_560/Y (INVX8_LVT)                                0.0395      1.0000              0.0398      8.5317 r
  wptr_full/ZINV_236 (net)                          1      8.5553
  wptr_full/ZINV_inst_559/A (INVX8_LVT)                                0.0395      1.0000    --        0.0004      8.5322 r
  wptr_full/ZINV_inst_559/Y (INVX8_LVT)                                0.0276      1.0000              0.0205      8.5527 f
  wptr_full/ZINV_235 (net)                          3      9.0729
  wptr_full/wbin_reg_7_/D (SDFFARX1_LVT)                               0.0276      1.0000    --        0.0004      8.5531 f
  data arrival time                                                                                                8.5531

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_LVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.1671      7.3329
  data required time                                                                                               7.3329
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.3329
  data arrival time                                                                                               -8.5531
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.2202



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0606      1.0000    --        0.0175      8.0296 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0667      1.0000              0.0963      8.1259 r
  wptr_full/n57 (net)                               5      7.4590
  wptr_full/U75/A2 (OR2X2_LVT)                                         0.0667      1.0000    --        0.0000      8.1259 r
  wptr_full/U75/Y (OR2X2_LVT)                                          0.0786      1.0000              0.0750      8.2010 r
  wptr_full/n62 (net)                               2      2.0183
  wptr_full/U25/A1 (NAND2X0_LVT)                                       0.0786      1.0000    --        0.0000      8.2010 r
  wptr_full/U25/Y (NAND2X0_LVT)                                        0.0856      1.0000              0.0509      8.2519 f
  wptr_full/n63 (net)                               1      1.3786
  wptr_full/U139/A1 (AND2X2_LVT)                                       0.0856      1.0000    --        0.0000      8.2519 f
  wptr_full/U139/Y (AND2X2_LVT)                                        0.0510      1.0000              0.1125      8.3644 f
  wptr_full/n93 (net)                               3      4.1782
  wptr_full/wbin_reg_5_/D (SDFFARX1_HVT)                               0.0510      1.0000    --        0.0001      8.3645 f
  data arrival time                                                                                                8.3645

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3486      7.1514
  data required time                                                                                               7.1514
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1514
  data arrival time                                                                                               -8.3645
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.2131



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_11_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_267/A (NBUFFX16_LVT)                                       0.0709      1.0000    --        0.0086      7.9800 f
  ZBUF_inst_267/Y (NBUFFX16_LVT)                                       0.0618      1.0000              0.1093      8.0893 f
  ZBUF_9 (net)                                      6     50.4284
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0637      1.0000    --        0.0079      8.0972 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0457      1.0000              0.1336      8.2308 r
  wptr_full/n113 (net)                              3      8.2946
  wptr_full/U41/A1 (OR2X2_LVT)                                         0.0457      1.0000    --        0.0004      8.2312 r
  wptr_full/U41/Y (OR2X2_LVT)                                          0.0522      1.0000              0.0749      8.3061 r
  wptr_full/n71 (net)                               2      2.1430
  wptr_full/U142/A1 (OA21X1_LVT)                                       0.0522      1.0000    --        0.0000      8.3061 r
  wptr_full/U142/Y (OA21X1_LVT)                                        0.0683      1.0000              0.1086      8.4147 r
  wptr_full/n109 (net)                              2      3.6816
  wptr_full/HFSINV_33_176/A (INVX2_LVT)                                0.0683      1.0000    --        0.0000      8.4148 r
  wptr_full/HFSINV_33_176/Y (INVX2_LVT)                                0.0347      1.0000              0.0170      8.4317 f
  wptr_full/HFSNET_179 (net)                        1      1.2052
  wptr_full/U18/A1 (NAND2X4_LVT)                                       0.0347      1.0000    --        0.0000      8.4317 f
  wptr_full/U18/Y (NAND2X4_LVT)                                        0.0336      1.0000              0.1011      8.5328 r
  wptr_full/n158 (net)                              2      3.2747
  wptr_full/wbin_reg_11_/D (SDFFASX1_LVT)                              0.0336      1.0000    --        0.0001      8.5329 r
  data arrival time                                                                                                8.5329

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_11_/CLK (SDFFASX1_LVT)                            0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.1572      7.3428
  data required time                                                                                               7.3428
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.3428
  data arrival time                                                                                               -8.5329
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.1900



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  ZBUF_inst_267/A (NBUFFX16_LVT)                                       0.0709      1.0000    --        0.0086      7.9800 f
  ZBUF_inst_267/Y (NBUFFX16_LVT)                                       0.0618      1.0000              0.1093      8.0893 f
  ZBUF_9 (net)                                      6     50.4284
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0637      1.0000    --        0.0079      8.0972 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0457      1.0000              0.1336      8.2308 r
  wptr_full/n113 (net)                              3      8.2946
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0457      1.0000    --        0.0005      8.2312 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0324      1.0000              0.0650      8.2962 r
  wptr_full/n67 (net)                               1      1.3271
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0324      1.0000    --        0.0000      8.2962 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0434      1.0000              0.0650      8.3612 r
  wptr_full/n70 (net)                               2      2.1677
  wptr_full/U60/A1 (AND2X1_LVT)                                        0.0434      1.0000    --        0.0000      8.3612 r
  wptr_full/U60/Y (AND2X1_LVT)                                         0.0525      1.0000              0.0738      8.4350 r
  wptr_full/n101 (net)                              2      2.7997
  wptr_full/HFSINV_248_166/A (INVX2_LVT)                               0.0525      1.0000    --        0.0000      8.4350 r
  wptr_full/HFSINV_248_166/Y (INVX2_LVT)                               0.0362      1.0000              0.0259      8.4609 f
  wptr_full/HFSNET_170 (net)                        2      2.8817
  wptr_full/wbin_reg_9_/D (SDFFASX1_RVT)                               0.0362      1.0000    --        0.0000      8.4609 f
  data arrival time                                                                                                8.4609

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_9_/CLK (SDFFASX1_RVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.2215      7.2785
  data required time                                                                                               7.2785
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.2785
  data arrival time                                                                                               -8.4609
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.1825



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U147/A1 (OR3X1_LVT)                                        0.0604      1.0000    --        0.0169      8.0290 r
  wptr_full/U147/Y (OR3X1_LVT)                                         0.0401      1.0000              0.0937      8.1227 r
  wptr_full/n76 (net)                               1      0.9101
  wptr_full/U27/A2 (NAND2X4_LVT)                                       0.0401      1.0000    --        0.0000      8.1227 r
  wptr_full/U27/Y (NAND2X4_LVT)                                        0.0341      1.0000              0.0927      8.2154 f
  wptr_full/n23 (net)                               1      4.4380
  wptr_full/U104/A3 (NAND3X2_LVT)                                      0.0341      1.0000    --        0.0002      8.2156 f
  wptr_full/U104/Y (NAND3X2_LVT)                                       0.0573      1.0000              0.1504      8.3660 r
  wptr_full/wgraynext[6] (net)                      2      6.3019
  wptr_full/wptr_reg_6_/D (SDFFARX1_HVT)                               0.0573      1.0000    --        0.0003      8.3663 r
  data arrival time                                                                                                8.3663

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.3149      7.1851
  data required time                                                                                               7.1852
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.1852
  data arrival time                                                                                               -8.3663
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.1811



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  winc (in)                                                            8.2990      1.0000              4.1289      6.2289 f
  winc (net)                                        1     59.6627
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.2996      1.0000    --        0.0401      6.2690 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0253      1.0000              1.2911      7.5601 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0253      1.0000    --        0.0000      7.5601 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1698      1.0000              0.2645      7.8245 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1698      1.0000    --        0.0000      7.8245 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0699      1.0000              0.1469      7.9714 f
  HFSNET_196 (net)                                  8     57.6437
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0699      1.0000    --        0.0007      7.9721 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0499      1.0000              0.0400      8.0121 r
  wptr_full/HFSNET_196 (net)                        6     44.4303
  wptr_full/U87/A1 (OR2X2_LVT)                                         0.0605      1.0000    --        0.0176      8.0297 r
  wptr_full/U87/Y (OR2X2_LVT)                                          0.0477      1.0000              0.0783      8.1080 r
  wptr_full/n58 (net)                               2      1.8385
  wptr_full/U138/A2 (AND2X1_LVT)                                       0.0477      1.0000    --        0.0000      8.1080 r
  wptr_full/U138/Y (AND2X1_LVT)                                        0.0531      1.0000              0.0768      8.1848 r
  wptr_full/n61 (net)                               2      2.7511
  wptr_full/U23/A (INVX2_LVT)                                          0.0531      1.0000    --        0.0000      8.1848 r
  wptr_full/U23/Y (INVX2_LVT)                                          0.0370      1.0000              0.0268      8.2116 f
  wptr_full/n157 (net)                              2      3.0474
  wptr_full/wbin_reg_0_/D (SDFFASX1_HVT)                               0.0370      1.0000    --        0.0000      8.2116 f
  data arrival time                                                                                                8.2116

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_0_/CLK (SDFFASX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000             -0.4523      7.0477
  data required time                                                                                               7.0477
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.0477
  data arrival time                                                                                               -8.2116
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.1639



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_12_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  sync_r2w/wq2_rptr_reg_12_/SETB (DFFASX1_LVT)                         0.0782      1.0000    --        0.0228      7.7464 r
  data arrival time                                                                                                7.7464

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  sync_r2w/wq2_rptr_reg_12_/CLK (DFFASX1_LVT)                          0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.0605      7.5605
  data required time                                                                                               7.5605
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.5605
  data arrival time                                                                                               -7.7464
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.1859



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_10_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  sync_r2w/wq2_rptr_reg_10_/SETB (DFFASX1_LVT)                         0.0782      1.0000    --        0.0228      7.7464 r
  data arrival time                                                                                                7.7464

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  sync_r2w/wq2_rptr_reg_10_/CLK (DFFASX1_LVT)                          0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.0605      7.5605
  data required time                                                                                               7.5605
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.5605
  data arrival time                                                                                               -7.7464
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.1859



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_11_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  wptr_full/wbin_reg_11_/SETB (SDFFASX1_LVT)                           0.0779      1.0000    --        0.0216      7.7451 r
  data arrival time                                                                                                7.7451

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_11_/CLK (SDFFASX1_LVT)                            0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.0902      7.5902
  data required time                                                                                               7.5902
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.5902
  data arrival time                                                                                               -7.7451
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.1549



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  wptr_full/wbin_reg_9_/SETB (SDFFASX1_RVT)                            0.0778      1.0000    --        0.0212      7.7447 r
  data arrival time                                                                                                7.7447

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_9_/CLK (SDFFASX1_RVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.1364      7.6364
  data required time                                                                                               7.6364
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.6364
  data arrival time                                                                                               -7.7447
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.1083



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wptr_full/wbin_reg_1_/SETB (SDFFASX1_HVT)                            0.0725      1.0000    --        0.0168      7.7456 r
  data arrival time                                                                                                7.7456

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_1_/CLK (SDFFASX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.2086      7.7086
  data required time                                                                                               7.7086
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.7086
  data arrival time                                                                                               -7.7456
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.0370



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wptr_full/wbin_reg_0_/SETB (SDFFASX1_HVT)                            0.0725      1.0000    --        0.0168      7.7456 r
  data arrival time                                                                                                7.7456

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_0_/CLK (SDFFASX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.2086      7.7086
  data required time                                                                                               7.7086
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.7086
  data arrival time                                                                                               -7.7456
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.0370



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      7.7288 r
  HFSNET_146 (net)                                 32     79.5794
  wptr_full/wbin_reg_3_/SETB (SDFFASX1_HVT)                            0.0725      1.0000    --        0.0168      7.7456 r
  data arrival time                                                                                                7.7456

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_3_/CLK (SDFFASX1_HVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.2086      7.7086
  data required time                                                                                               7.7086
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.7086
  data arrival time                                                                                               -7.7456
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.0370



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_ (recovery check against rising-edge clock clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          2.0000      2.0000
  input external delay                                                                                 0.1000      2.1000

  wrst_n (in)                                                         12.3657      1.0000              6.1309      8.2309 r
  wrst_n (net)                                      1     88.6872
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.3653      1.0000    --        0.0984      8.3293 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7915      7.5378 r
  ZBUF_6 (net)                                      1      5.1603
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      7.5379 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      7.6206 r
  ZBUF_5 (net)                                      2     37.5414
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      7.6330 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0674      1.0000              0.0905      7.7235 r
  HFSNET_145 (net)                                 36     69.8240
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_LVT)                            0.0778      1.0000    --        0.0191      7.7426 r
  data arrival time                                                                                                7.7426

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.2500      1.0000              0.0000      6.0000 r
  wclk (net)                                       84    422.5544
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_LVT)                             0.2500      1.0000              2.0000      8.0000 r

  clock reconvergence pessimism                                                                        0.0000      8.0000
  clock uncertainty                                                                                   -0.5000      7.5000
  library setup time                                                               1.0000              0.2292      7.7292
  data required time                                                                                               7.7292
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               7.7292
  data arrival time                                                                                               -7.7426
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.0134


1
