
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list adder.v shifter.v alu.v cla16.v cla4.v control.v decode.v dff.v execute.v fetch.v memory2c.syn.v memory.v proc.v reg16.v rf_bypass.v rf.v writeback.v  ]
adder.v shifter.v alu.v cla16.v cla4.v control.v decode.v dff.v execute.v fetch.v memory2c.syn.v memory.v proc.v reg16.v rf_bypass.v rf.v writeback.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./adder.v
Compiling source file ./shifter.v
Compiling source file ./alu.v
Compiling source file ./cla16.v
Compiling source file ./cla4.v
Compiling source file ./control.v
Compiling source file ./decode.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./execute.v
Compiling source file ./fetch.v
Compiling source file ./memory2c.syn.v
Compiling source file ./memory.v
Warning:  ./memory2c.syn.v:61: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./proc.v
Compiling source file ./reg16.v
Compiling source file ./rf_bypass.v
Compiling source file ./rf.v
Compiling source file ./writeback.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (proc)
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'fetch'. (HDL-193)
Presto compilation completed successfully. (fetch)
Information: Building the design 'decode'. (HDL-193)
Presto compilation completed successfully. (decode)
Information: Building the design 'execute'. (HDL-193)

Statistics for case statements in always block at line 40 in file
	'./execute.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================
Presto compilation completed successfully. (execute)
Information: Building the design 'memory'. (HDL-193)
Presto compilation completed successfully. (memory)
Information: Building the design 'writeback'. (HDL-193)
Presto compilation completed successfully. (writeback)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'cla16'. (HDL-193)
Presto compilation completed successfully. (cla16)
Information: Building the design 'memory2c'. (HDL-193)

Inferred memory devices in process
	in routine memory2c line 71 in file
		'./memory2c.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   memory2c/60    |   64   |    8    |      6       |
|   memory2c/60    |   64   |    8    |      6       |
======================================================
Presto compilation completed successfully. (memory2c)
Information: Building the design 'control'. (HDL-193)
Warning:  ./control.v:84: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 25 in file
	'./control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 65 in file
	'./control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================
Presto compilation completed successfully. (control)
Information: Building the design 'rf'. (HDL-193)
Presto compilation completed successfully. (rf)
Information: Building the design 'alu'. (HDL-193)
Presto compilation completed successfully. (alu)
Information: Building the design 'cla4'. (HDL-193)
Presto compilation completed successfully. (cla4)
Information: Building the design 'reg16'. (HDL-193)
Presto compilation completed successfully. (reg16)
Information: Building the design 'shifter'. (HDL-193)
Presto compilation completed successfully. (shifter)
Information: Building the design 'adder'. (HDL-193)
Presto compilation completed successfully. (adder)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design proc
Current design is 'proc'.
{proc}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : proc
Version: Q-2019.12-SP3
Date   : Wed Mar 24 20:08:38 2021
****************************************

Information: This design contains unmapped logic. (RPT-7)

proc
    decode
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        control
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
        dff
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
        rf
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            reg16
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                dff
                    ...
    execute
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        alu
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            GTECH_XOR2                           gtech
            cla16
                GTECH_AND2                       gtech
                GTECH_OR2                        gtech
                cla4
                    GTECH_AND2                   gtech
                    GTECH_OR2                    gtech
                    adder
                        GTECH_XOR2               gtech
            shifter
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
        cla16
            ...
    fetch
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        cla16
            ...
        dff
            ...
        memory2c
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
    memory
        GTECH_OR2                                gtech
        memory2c
            ...
    writeback
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
1
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 160 instances of design 'dff'. (OPT-1056)
Information: Uniquified 3 instances of design 'cla16'. (OPT-1056)
Information: Uniquified 2 instances of design 'memory2c'. (OPT-1056)
Information: Uniquified 12 instances of design 'cla4'. (OPT-1056)
Information: Uniquified 8 instances of design 'reg16'. (OPT-1056)
Information: Uniquified 48 instances of design 'adder'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 45 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'writeback'
  Processing 'memory2c_0'
  Processing 'memory'
  Processing 'adder_0'
  Processing 'cla4_0'
  Processing 'cla16_0'
  Processing 'shifter'
  Processing 'alu'
  Processing 'execute'
  Processing 'dff_15'
  Processing 'reg16_7'
  Processing 'reg16_6'
  Processing 'rf'
  Processing 'control'
  Processing 'decode'
  Processing 'fetch'
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	fetch/Instruction_Memory/U20/B fetch/Instruction_Memory/U20/Y decode/control/U27/A decode/control/U27/Y decode/control/U68/A decode/control/U68/Y decode/control/U23/A decode/control/U23/Y decode/control/U45/A decode/control/U45/Y fetch/U19/A fetch/U19/Y fetch/Instruction_Memory/U113/A fetch/Instruction_Memory/U113/Y fetch/Instruction_Memory/U1921/A fetch/Instruction_Memory/U1921/Y 
Information: Timing loop detected. (OPT-150)
	fetch/Instruction_Memory/U19/B fetch/Instruction_Memory/U19/Y decode/control/U68/B decode/control/U68/Y decode/control/U23/A decode/control/U23/Y decode/control/U45/A decode/control/U45/Y fetch/U19/A fetch/U19/Y fetch/Instruction_Memory/U113/A fetch/Instruction_Memory/U113/Y fetch/Instruction_Memory/U1921/A fetch/Instruction_Memory/U1921/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'fetch/Instruction_Memory/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'fetch/Instruction_Memory/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'fetch/Instruction_Memory/U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'fetch/Instruction_Memory/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'fetch/Instruction_Memory/U17'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'memory2c_0_DW01_inc_0'
  Processing 'memory2c_1_DW01_inc_0_DW01_inc_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   34311.9      3.58    2042.8      22.6                          
    0:00:27   34311.9      3.58    2042.8      22.6                          
    0:00:32   36584.3      1.46     868.7      16.6                          
    0:00:32   36586.6      1.46     868.6      16.6                          
    0:00:32   36586.6      1.46     868.6      16.6                          
    0:00:32   36586.6      1.46     868.6      16.6                          
    0:00:32   36586.6      1.46     868.6      16.6                          
    0:00:32   36586.6      1.46     868.6      16.6                          
    0:00:34   34339.6      1.81    1102.0      15.3                          
    0:00:35   34380.0      1.64     972.6      15.3                          
    0:00:35   34371.5      1.65     975.0      15.3                          
    0:00:35   34373.9      1.64     972.5      15.3                          
    0:00:35   34369.7      1.65     975.0      15.3                          
    0:00:35   34372.0      1.64     972.5      15.3                          
    0:00:36   34369.7      1.65     975.0      15.3                          
    0:00:36   34372.0      1.64     972.5      15.3                          
    0:00:36   34369.7      1.65     975.0      15.3                          
    0:00:36   34372.0      1.64     972.5      15.3                          
    0:00:36   34372.0      1.64     972.5      15.3                          
    0:00:36   34372.0      1.64     972.5      15.3                          
    0:00:36   34372.0      1.64     972.5      15.3                          
    0:00:39   34629.6      1.98    1172.0      13.5                          
    0:00:42   34808.9      1.98    1173.0      11.9                          
    0:00:45   34885.9      2.03    1174.2      11.7                          
    0:00:48   34959.6      2.07    1194.0      11.5                          
    0:00:49   35005.6      2.08    1195.2      11.4                          
    0:00:50   35047.3      2.08    1195.3      11.3                          
    0:00:50   35080.6      2.08    1203.9      11.2                          
    0:00:51   35102.2      2.08    1204.0      11.2                          
    0:00:51   35129.5      2.08    1204.3      11.1                          
    0:00:51   35129.5      2.08    1204.3      11.1                          
    0:00:52   35319.5      1.71    1002.3      11.1 decode/registers/registers[0]/registers[6]/state_reg/D
    0:00:52   35318.6      1.66     969.4      11.3 decode/registers/registers[0]/registers[0]/state_reg/D
    0:00:53   35334.5      1.60     940.1      11.3 fetch/pc_reg[13]/state_reg/D
    0:00:53   35286.7      1.58     933.5      11.3 fetch/pc_reg[15]/state_reg/D
    0:00:54   35352.4      1.56     924.4      11.3 decode/registers/registers[1]/registers[5]/state_reg/D
    0:00:55   35630.2      1.53     918.5      11.3 fetch/pc_reg[13]/state_reg/D
    0:00:55   35720.8      1.52     907.6      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:56   35729.7      1.51     899.2      11.3 fetch/pc_reg[13]/state_reg/D
    0:00:57   35728.3      1.51     897.6      11.3 fetch/pc_reg[13]/state_reg/D
    0:00:57   35736.3      1.49     891.6      11.3 fetch/pc_reg[15]/state_reg/D
    0:00:57   35810.4      1.49     891.2      11.4 decode/registers/registers[0]/registers[1]/state_reg/D
    0:00:57   35820.3      1.49     889.1      11.4 decode/registers/registers[1]/registers[6]/state_reg/D
    0:00:57   35825.4      1.49     887.8      11.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:57   35825.4      1.49     887.8      11.4                          
    0:00:58   35827.3      1.48     887.2      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:58   35846.5      1.46     879.8      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:58   35846.1      1.45     878.9      11.4 fetch/pc_reg[15]/state_reg/D
    0:00:58   35846.1      1.45     878.3      11.4 fetch/pc_reg[15]/state_reg/D
    0:00:58   35847.9      1.45     876.9      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:59   35847.9      1.45     876.9      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:59   35842.3      1.44     874.4      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:59   35855.0      1.44     873.8      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:59   35844.2      1.44     868.7      11.4 fetch/pc_reg[13]/state_reg/D
    0:00:59   35858.7      1.43     866.0      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:00   35859.7      1.43     864.3      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:00   35874.2      1.42     864.1      11.5 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:00   35870.0      1.42     860.5      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:00   35878.9      1.41     859.1      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:00   35885.0      1.41     859.0      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:00   35882.7      1.41     855.1      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:00   35882.7      1.41     854.9      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:01   35909.4      1.39     853.7      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:01   35906.6      1.39     853.6      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:01   35914.6      1.39     846.5      11.5 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:01   35915.1      1.39     846.3      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:01   35930.5      1.38     846.0      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:01   35936.2      1.38     848.8      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:02   35932.9      1.38     845.9      11.5 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:02   35933.4      1.38     845.1      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:02   35928.7      1.37     844.3      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:02   35922.1      1.37     840.9      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:03   35927.3      1.37     834.8      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:03   35932.4      1.37     829.7      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:03   35940.4      1.37     828.6      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:03   35935.2      1.36     827.7      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:03   35933.4      1.36     827.5      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:03   35938.1      1.36     826.7      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:04   35942.3      1.36     827.8      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:04   35942.7      1.36     826.6      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:04   35951.2      1.36     825.0      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:04   35962.5      1.35     823.5      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:04   35962.5      1.35     822.5      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:05   35957.3      1.35     821.1      11.6 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:05   35959.2      1.35     820.9      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:05   35967.6      1.34     821.9      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:05   35967.6      1.34     821.9      11.6 fetch/pc_reg[14]/state_reg/D
    0:01:05   35965.7      1.34     820.0      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:05   35968.1      1.34     819.9      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:06   35972.3      1.34     819.7      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:06   35977.5      1.34     819.6      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:06   35984.5      1.33     818.2      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:06   35989.2      1.33     818.1      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:06   35990.1      1.33     817.9      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:06   36002.3      1.33     815.4      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:07   36006.1      1.33     815.3      11.6 decode/registers/registers[3]/registers[1]/state_reg/D
    0:01:07   36009.9      1.33     814.7      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:07   36016.0      1.32     814.3      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:07   36022.5      1.32     812.8      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:07   36041.8      1.32     811.5      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:08   36043.6      1.31     804.4      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:08   36043.2      1.31     805.2      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:08   36044.6      1.31     804.4      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:08   36047.9      1.30     803.7      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:08   36054.9      1.30     803.1      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:09   36056.8      1.30     802.2      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:09   36064.8      1.30     803.1      11.6 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:09   36082.6      1.30     802.8      11.5 decode/registers/registers[1]/registers[6]/state_reg/D
    0:01:09   36086.8      1.29     802.5      11.5 decode/registers/registers[0]/registers[6]/state_reg/D
    0:01:09   36092.5      1.29     801.1      11.5 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:10   36094.8      1.29     801.4      11.5 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:10   36094.3      1.28     800.6      11.5 decode/registers/registers[0]/registers[6]/state_reg/D
    0:01:10   36099.0      1.28     797.1      11.5 fetch/pc_reg[10]/state_reg/D
    0:01:10   36098.6      1.27     796.3      11.5 decode/registers/registers[0]/registers[6]/state_reg/D
    0:01:10   36101.4      1.27     796.0      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:10   36108.4      1.27     795.7      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:11   36108.4      1.27     795.6      11.5 decode/registers/registers[0]/registers[2]/state_reg/D
    0:01:11   36116.4      1.27     794.6      11.5 decode/registers/registers[0]/registers[6]/state_reg/D
    0:01:11   36116.4      1.27     794.2      11.6 decode/registers/registers[0]/registers[9]/state_reg/D
    0:01:11   36115.0      1.26     793.2      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:11   36115.5      1.26     793.1      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:11   36115.9      1.26     793.0      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:11   36115.9      1.26     791.7      11.6 fetch/pc_reg[14]/state_reg/D
    0:01:12   36116.4      1.26     791.7      11.6 decode/registers/registers[0]/registers[5]/state_reg/D
    0:01:12   36124.4      1.26     791.2      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:12   36121.6      1.26     790.8      11.6 decode/registers/registers[0]/registers[5]/state_reg/D
    0:01:12   36122.0      1.26     788.8      11.6 fetch/pc_reg[14]/state_reg/D
    0:01:12   36136.6      1.26     788.7      11.5 fetch/pc_reg[14]/state_reg/D
    0:01:12   36147.4      1.26     788.0      11.5 fetch/pc_reg[14]/state_reg/D
    0:01:12   36156.7      1.25     786.8      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:13   36156.7      1.25     786.1      11.5 fetch/pc_reg[13]/state_reg/D
    0:01:13   36157.2      1.25     786.1      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:13   36168.5      1.25     780.3      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:13   36181.2      1.25     778.6      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:13   36182.1      1.25     778.5      11.5 decode/registers/registers[0]/registers[1]/state_reg/D
    0:01:13   36196.6      1.25     784.2      11.6 fetch/pc_reg[13]/state_reg/D
    0:01:14   36199.9      1.24     784.1      11.6 decode/registers/registers[0]/registers[1]/state_reg/D
    0:01:14   36210.2      1.24     783.9      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:14   36205.6      1.24     783.9      11.5 decode/registers/registers[1]/registers[6]/state_reg/D
    0:01:14   36198.5      1.24     783.7      11.6 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:14   36199.5      1.24     783.5      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:14   36199.0      1.24     782.5      11.6 fetch/pc_reg[14]/state_reg/D
    0:01:14   36282.5      1.24     782.3      11.6 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:14   36284.9      1.24     782.2      11.6 fetch/pc_reg[10]/state_reg/D
    0:01:15   36288.2      1.24     782.0      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:15   36291.0      1.23     781.5      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:15   36301.8      1.23     781.3      11.6 fetch/pc_reg[14]/state_reg/D
    0:01:15   36315.8      1.23     780.6      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:15   36314.9      1.23     779.7      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:15   36311.1      1.23     778.9      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:16   36313.5      1.23     778.0      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:16   36319.1      1.22     776.6      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:16   36318.2      1.22     776.4      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:17   36321.0      1.22     772.3      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:17   36326.2      1.22     770.6      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:17   36330.4      1.22     770.3      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:17   36328.5      1.22     770.2      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:17   36329.0      1.21     763.2      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:17   36324.8      1.21     762.1      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:18   36327.6      1.21     760.4      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:18   36319.1      1.21     759.9      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:18   36322.4      1.21     758.4      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:18   36331.8      1.20     756.8      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:18   36337.9      1.20     756.1      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:19   36333.7      1.20     755.0      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:19   36340.2      1.20     754.2      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:19   36351.0      1.20     753.2      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:19   36352.0      1.20     753.1      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:20   36351.5      1.20     751.8      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:20   36350.1      1.20     751.7      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:20   36352.4      1.19     749.4      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:20   36351.0      1.19     749.3      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:20   36362.8      1.19     749.0      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:20   36362.3      1.19     748.8      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:20   36361.4      1.19     747.8      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:21   36368.9      1.19     747.4      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:21   36375.0      1.19     746.8      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:21   36379.7      1.19     746.3      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:21   36381.1      1.19     746.3      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:21   36381.1      1.19     746.1      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:21   36381.1      1.19     746.0      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:22   36381.1      1.19     745.6      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:22   36387.2      1.19     745.3      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:22   36386.7      1.19     745.2      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:22   36389.5      1.18     745.0      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:22   36391.4      1.18     744.6      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:23   36392.3      1.18     744.5      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:23   36398.0      1.17     743.3      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:23   36402.2      1.17     743.1      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:23   36406.4      1.17     742.9      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:23   36417.2      1.17     742.9      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:23   36455.2      1.17     738.8      11.6 decode/registers/registers[0]/registers[2]/state_reg/D
    0:01:23   36455.2      1.17     738.5      11.6 decode/registers/registers[0]/registers[5]/state_reg/D
    0:01:24   36463.7      1.16     736.1      11.6 decode/registers/registers[1]/registers[2]/state_reg/D
    0:01:24   36464.6      1.16     736.0      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:24   36467.9      1.16     736.0      11.6 decode/registers/registers[0]/registers[5]/state_reg/D
    0:01:24   36464.1      1.16     736.0      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:24   36462.7      1.16     735.9      11.6 decode/registers/registers[0]/registers[5]/state_reg/D
    0:01:25   36470.7      1.16     735.7      11.6 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:25   36486.2      1.16     734.8      11.6 decode/registers/registers[1]/registers[15]/state_reg/D
    0:01:25   36489.5      1.16     734.7      11.6 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:25   36490.0      1.16     734.6      11.6 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:25   36493.7      1.16     734.4      11.6 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:25   36495.1      1.16     733.0      11.6 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:25   36497.0      1.16     732.8      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:26   36496.1      1.16     733.0      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:26   36499.3      1.15     732.4      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:26   36497.9      1.15     732.3      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:26   36499.8      1.15     732.1      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:26   36505.4      1.15     732.0      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:26   36506.4      1.15     731.9      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:26   36511.5      1.15     731.9      11.7 fetch/pc_reg[15]/state_reg/D
    0:01:27   36511.1      1.15     731.7      11.7 fetch/pc_reg[12]/state_reg/D
    0:01:27   36514.4      1.15     731.6      11.7 fetch/pc_reg[15]/state_reg/D
    0:01:27   36515.8      1.15     731.3      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:27   36520.9      1.15     730.4      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:27   36520.5      1.15     726.6      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:27   36522.3      1.15     726.6      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:27   36527.0      1.14     725.8      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:27   36532.2      1.14     725.7      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:28   36538.8      1.14     724.5      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:28   36537.8      1.14     725.0      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:28   36542.5      1.14     724.7      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:28   36549.1      1.14     724.6      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:28   36548.1      1.14     724.5      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:28   36555.2      1.14     724.5      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:28   36558.5      1.14     723.3      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:29   36558.5      1.14     723.2      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:29   36562.2      1.14     722.4      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:29   36565.0      1.14     722.2      11.7 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:29   36562.2      1.14     722.1      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:29   36563.2      1.14     722.0      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:29   36568.8      1.13     721.9      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:30   36577.2      1.13     721.3      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:30   36577.7      1.13     721.3      11.7 fetch/pc_reg[12]/state_reg/D
    0:01:30   36576.3      1.13     720.5      11.7 decode/registers/registers[3]/registers[2]/state_reg/D
    0:01:30   36583.8      1.13     720.4      11.7 decode/registers/registers[3]/registers[2]/state_reg/D
    0:01:31   36588.5      1.13     719.3      11.7 fetch/pc_reg[15]/state_reg/D
    0:01:31   36595.1      1.13     718.9      11.7 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:31   36597.9      1.13     718.8      11.7 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:31   36604.5      1.13     718.6      11.7 decode/registers/registers[1]/registers[15]/state_reg/D
    0:01:31   36610.1      1.12     717.8      11.7 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:31   36613.4      1.12     717.3      11.7 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:31   36617.1      1.12     717.0      11.7 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:31   36619.0      1.12     717.0      11.7 decode/registers/registers[1]/registers[3]/state_reg/D
    0:01:32   36612.9      1.12     717.0      11.7 decode/registers/registers[0]/registers[3]/state_reg/D
    0:01:32   36619.5      1.12     716.6      11.8 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:32   36641.1      1.12     714.5      11.8 fetch/pc_reg[12]/state_reg/D
    0:01:33   36644.8      1.12     713.5      11.7 fetch/pc_reg[13]/state_reg/D
    0:01:33   36651.4      1.11     713.5      11.7 decode/registers/registers[0]/registers[9]/state_reg/D
    0:01:33   36742.0      1.11     713.0      11.7 fetch/pc_reg[13]/state_reg/D
    0:01:33   36745.3      1.11     712.8      11.7 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:33   36826.9      1.11     710.8      11.7 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:34   36828.8      1.11     710.3      11.7 fetch/pc_reg[15]/state_reg/D
    0:01:34   36835.8      1.11     709.9      11.7 fetch/pc_reg[15]/state_reg/D
    0:01:34   36846.2      1.10     708.1      11.7 decode/registers/registers[0]/registers[1]/state_reg/D
    0:01:34   36855.5      1.10     708.1      11.7 decode/registers/registers[0]/registers[15]/state_reg/D
    0:01:34   36855.5      1.10     708.0      11.7 fetch/pc_reg[15]/state_reg/D
    0:01:34   36867.7      1.10     707.8      11.7 decode/registers/registers[0]/registers[15]/state_reg/D
    0:01:35   36876.7      1.10     707.7      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:35   36883.2      1.10     707.5      11.7 fetch/pc_reg[15]/state_reg/D
    0:01:35   36877.6      1.10     707.2      11.8 decode/registers/registers[0]/registers[15]/state_reg/D
    0:01:35   36888.9      1.10     707.0      11.8 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:35   36891.7      1.10     706.8      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:36   36936.3      1.09     706.4      11.7 decode/registers/registers[0]/registers[14]/state_reg/D
    0:01:36   36941.4      1.09     706.2      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:36   36945.2      1.09     706.0      11.7 decode/registers/registers[2]/registers[6]/state_reg/D
    0:01:36   36952.2      1.09     704.6      11.7 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:36   36949.4      1.09     704.4      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:36   36947.0      1.09     704.0      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:37   36945.2      1.09     703.7      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:37   36946.1      1.09     703.6      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:37   36945.6      1.09     703.2      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:37   36946.1      1.09     702.7      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:38   36940.9      1.08     702.2      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:38   36942.8      1.08     701.6      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:38   36946.6      1.08     701.0      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:38   36954.6      1.08     700.5      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:38   36954.6      1.08     700.5      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:39   36954.6      1.08     699.3      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:39   36966.8      1.08     699.2      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:39   36972.4      1.08     699.0      11.7 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:39   36979.0      1.08     698.0      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:39   36979.0      1.08     697.5      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:39   36980.8      1.08     697.3      11.7 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:40   36985.1      1.08     697.2      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:40   36992.1      1.08     697.3      11.7 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:40   36992.1      1.08     697.2      11.7 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:40   36994.0      1.07     697.1      11.7 decode/registers/registers[0]/registers[1]/state_reg/D
    0:01:40   37000.1      1.07     697.0      11.7 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:40   37002.9      1.07     697.0      11.7 decode/registers/registers[0]/registers[1]/state_reg/D
    0:01:41   37005.2      1.07     696.8      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:41   37006.2      1.07     696.4      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:41   37009.5      1.07     696.4      11.6 decode/registers/registers[0]/registers[13]/state_reg/D
    0:01:41   37011.8      1.07     696.3      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:41   37014.6      1.07     696.2      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:41   37015.6      1.07     695.7      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:42   37020.3      1.07     695.2      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:42   37018.4      1.07     695.2      11.6 decode/registers/registers[1]/registers[2]/state_reg/D
    0:01:42   37016.0      1.07     695.0      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:42   37020.3      1.07     694.9      11.6 decode/registers/registers[0]/registers[1]/state_reg/D
    0:01:42   37020.7      1.07     694.8      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:42   37021.7      1.07     694.8      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:43   37023.1      1.07     694.7      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:43   37023.1      1.07     694.6      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:43   37029.6      1.07     694.6      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:43   37039.0      1.07     694.4      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:43   37041.8      1.07     694.3      11.5 fetch/pc_reg[15]/state_reg/D
    0:01:43   37046.5      1.06     694.3      11.5 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:43   37049.4      1.06     694.3      11.5 fetch/pc_reg[15]/state_reg/D
    0:01:44   37055.0      1.06     694.2      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:44   37052.6      1.06     693.8      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:44   37055.5      1.06     693.8      11.5 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:44   37054.5      1.06     693.7      11.5 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:44   37049.4      1.06     693.5      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:44   37049.4      1.06     693.4      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:44   37050.8      1.06     693.3      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:45   37050.3      1.06     693.2      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:45   37056.4      1.06     693.1      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:45   37065.3      1.06     691.5      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:46   37067.2      1.06     691.5      11.6 decode/registers/registers[0]/registers[7]/state_reg/D
    0:01:46   37069.5      1.06     691.5      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:46   37072.8      1.06     691.4      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:46   37072.8      1.06     691.4      11.6 decode/registers/registers[0]/registers[1]/state_reg/D
    0:01:46   37073.3      1.06     691.3      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:46   37078.0      1.06     691.1      11.6 decode/registers/registers[0]/registers[12]/state_reg/D
    0:01:47   37078.0      1.06     691.1      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:47   37079.4      1.06     691.0      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:47   37080.3      1.06     690.8      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:47   37077.5      1.06     690.7      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:47   37075.2      1.06     690.7      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:48   37077.5      1.06     690.7      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:48   37077.5      1.06     690.7      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:48   37090.2      1.06     690.6      11.6 decode/registers/registers[2]/registers[3]/state_reg/D
    0:01:48   37090.2      1.06     690.6      11.6 decode/registers/registers[1]/registers[5]/state_reg/D
    0:01:48   37087.8      1.06     690.6      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:48   37093.9      1.06     690.6      11.6 decode/registers/registers[4]/registers[0]/state_reg/D
    0:01:48   37089.7      1.05     690.5      11.6 decode/registers/registers[0]/registers[13]/state_reg/D
    0:01:48   37096.8      1.05     690.2      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:49   37091.1      1.05     689.4      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:49   37090.2      1.05     689.5      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:49   37092.5      1.05     689.4      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:49   37091.1      1.05     689.4      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:50   37091.6      1.05     689.3      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:50   37095.3      1.05     689.3      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:51   37095.3      1.05     689.3      11.6 decode/registers/registers[5]/registers[4]/state_reg/D
    0:01:52   37105.7      1.05     688.5      11.6 fetch/pc_reg[15]/state_reg/D
    0:01:54   37096.8      1.04     682.6      11.5 decode/registers/registers[2]/registers[10]/state_reg/D
    0:01:54   37104.3      1.03     682.8      11.4                          
    0:01:55   37104.3      1.03     682.8      11.4                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:55   37104.3      1.03     682.8      11.4                          
    0:01:55   37178.4      1.03     682.4      11.2 fetch/net61359           
    0:01:55   37228.6      1.03     682.4      11.1 execute/alu/shifter/net76289
    0:01:55   37252.1      1.03     682.4      11.0 memory/Data_Memory/C2242/net54894
    0:01:55   37284.5      1.03     682.4      10.9 execute/net69037         
    0:01:55   37303.7      1.03     682.3      10.9 decode/registers/net59322
    0:01:55   37308.4      1.03     682.3      10.9 execute/alu/shifter/net58312
    0:01:55   37336.6      1.03     681.7      10.9 memory/Data_Memory/net56504
    0:01:55   37371.3      1.03     681.7      10.8 execute/alu/shifter/net72473
    0:01:55   37391.5      1.03     681.7      10.8 execute/alu/shifter/net58396
    0:01:56   37418.2      1.03     681.5      10.8 memory/Data_Memory/net56477
    0:01:56   37434.7      1.03     681.5      10.8 execute/alu/shifter/net58501
    0:01:56   37489.6      1.03     681.1      10.7 memory/Data_Memory/net56801
    0:01:56   37578.3      1.03     678.2      10.6 memory/Data_Memory/net57384
    0:01:56   37673.1      1.03     675.9      10.5 fetch/Instruction_Memory/n584
    0:01:56   37742.0      1.03     673.2      10.5 execute/alu/net58607     
    0:01:56   37760.8      1.03     673.0      10.5 fetch/Instruction_Memory/net61241
    0:01:56   37763.6      1.03     673.0      10.5 fetch/Instruction_Memory/C2243/net62023
    0:01:56   37763.6      1.03     673.0      10.5 memory/Data_Memory/C2243/net56183
    0:01:56   37771.6      1.03     673.0      10.5 fetch/Instruction_Memory/C2242/net60304
    0:01:56   37774.4      1.03     673.0      10.5 memory/Data_Memory/C2242/net55467
    0:01:56   37774.4      1.03     673.0      10.5 fetch/Instruction_Memory/C2243/net60892
    0:01:57   37781.5      1.03     673.0      10.5 fetch/Instruction_Memory/C2243/net60552
    0:01:57   37783.3      1.03     673.0      10.4 memory/Data_Memory/C2243/net55898
    0:01:57   37783.3      1.03     673.0      10.4 memory/Data_Memory/C2242/net55172
    0:01:57   37783.3      1.03     673.0      10.4 memory/Data_Memory/C2242/net54913
    0:01:57   37788.0      1.03     673.0      10.4 fetch/Instruction_Memory/C2243/net60852
    0:01:57   37796.5      1.03     673.0      10.4 fetch/pc_addr_adder/adders[1]/net61275
    0:01:57   37812.9      1.03     673.0      10.4 memory/Data_Memory/C2243/net55888
    0:01:57   37816.2      1.03     673.0      10.4 memory/Data_Memory/C2243/net56129
    0:01:57   37820.9      1.03     673.0      10.4 execute/alu/net58703     
    0:01:57   37830.7      1.03     673.0      10.4 execute/alu/shifter/net58313
    0:01:57   37868.8      1.03     673.0      10.4 execute/alu/net58680     
    0:01:58   37909.1      1.03     672.9      10.4 decode/net59684          
    0:01:58   38000.2      1.03     672.9      10.3 memory/Data_Memory/C2243/net56071
    0:01:58   38057.9      1.03     672.8      10.3 memory/Data_Memory/net58017
    0:01:58   38097.8      1.03     672.8      10.3 memory/Data_Memory/C2242/net55483
    0:01:58   38141.9      1.03     672.8      10.2 fetch/Instruction_Memory/C2243/net60814
    0:01:58   38186.5      1.03     672.8      10.2 memory/Data_Memory/C2243/net56307
    0:01:58   38271.9      1.03     672.8      10.2 execute/alu/shifter/net76207
    0:01:58   38280.3      1.03     672.8      10.2 fetch/Instruction_Memory/C2243/net61189
    0:01:58   38328.7      1.03     672.8      10.1 memory/Data_Memory/C2242/net55539
    0:01:58   38336.6      1.03     672.8      10.1 memory/Data_Memory/C2243/net56265
    0:01:58   38383.1      1.03     672.8      10.1 decode/net59682          
    0:01:58   38434.3      1.03     672.8      10.1 execute/alu/shifter/net58300
    0:01:58   38452.6      1.03     672.8      10.1 fetch/Instruction_Memory/C2242/net59879
    0:01:59   38488.7      1.03     672.8      10.1 execute/alu/net58635     
    0:01:59   38504.2      1.03     672.8      10.1 fetch/Instruction_Memory/C2243/net61137
    0:01:59   38513.6      1.03     672.8      10.1 memory/Data_Memory/C2242/net55589
    0:01:59   38554.4      1.03     672.8      10.0 memory/Data_Memory/N115  
    0:01:59   38557.7      1.03     672.8      10.0 decode/registers/net74139
    0:01:59   38592.9      1.03     672.8      10.0 memory/Data_Memory/C2243/net56189
    0:01:59   38616.8      1.03     672.8      10.0 fetch/Instruction_Memory/net78812
    0:01:59   38653.9      1.03     672.8      10.0 execute/alu/net58588     
    0:01:59   38695.2      1.03     672.8      10.0 fetch/Instruction_Memory/n110
    0:01:59   38834.6      1.03     672.8      10.0 fetch/Instruction_Memory/n186
    0:01:59   38974.0      1.03     672.8      10.0 fetch/Instruction_Memory/n255
    0:01:59   39113.3      1.03     672.8       9.9 fetch/Instruction_Memory/n324
    0:01:59   39252.7      1.03     672.8       9.9 fetch/Instruction_Memory/n393
    0:01:59   39392.1      1.03     672.8       9.9 fetch/Instruction_Memory/n460
    0:02:00   39531.5      1.03     672.8       9.9 fetch/Instruction_Memory/n530
    0:02:00   39670.9      1.03     672.8       9.9 fetch/Instruction_Memory/n598
    0:02:00   39810.2      1.03     672.8       9.9 fetch/Instruction_Memory/n664
    0:02:00   39949.6      1.03     672.8       9.9 fetch/Instruction_Memory/n734
    0:02:00   40089.0      1.03     672.8       9.8 fetch/Instruction_Memory/n802
    0:02:00   40228.4      1.03     672.8       9.8 fetch/Instruction_Memory/n869
    0:02:00   40367.8      1.03     672.8       9.8 fetch/Instruction_Memory/n940
    0:02:00   40507.2      1.03     672.8       9.8 fetch/Instruction_Memory/n1006
    0:02:00   40646.5      1.03     672.8       9.8 fetch/Instruction_Memory/n1078
    0:02:00   40785.9      1.03     672.8       9.8 fetch/Instruction_Memory/n1144
    0:02:00   40925.3      1.03     672.8       9.7 fetch/Instruction_Memory/n1210
    0:02:00   41064.7      1.03     672.8       9.7 fetch/Instruction_Memory/n1282
    0:02:00   41204.1      1.03     672.8       9.7 fetch/Instruction_Memory/n1347
    0:02:00   41266.5      1.03     672.8       9.7 fetch/Instruction_Memory/n94
    0:02:00   41358.0      1.03     672.8       9.6 fetch/Instruction_Memory/n197
    0:02:00   41449.5      1.03     672.8       9.5 fetch/Instruction_Memory/n300
    0:02:00   41541.0      1.03     672.8       9.5 fetch/Instruction_Memory/n398
    0:02:00   41632.5      1.03     672.8       9.4 fetch/Instruction_Memory/n497
    0:02:00   41724.1      1.03     672.8       9.3 fetch/Instruction_Memory/n597
    0:02:01   41815.6      1.03     672.8       9.2 fetch/Instruction_Memory/n695
    0:02:01   41907.1      1.03     672.8       9.1 fetch/Instruction_Memory/n795
    0:02:01   41998.6      1.03     672.8       9.1 fetch/Instruction_Memory/n890
    0:02:01   42090.1      1.03     672.8       9.0 fetch/Instruction_Memory/n989
    0:02:01   42181.6      1.03     672.8       8.9 fetch/Instruction_Memory/n1089
    0:02:01   42273.1      1.03     672.8       8.8 fetch/Instruction_Memory/n1187
    0:02:01   42364.6      1.03     672.8       8.8 fetch/Instruction_Memory/n1287
    0:02:01   42449.1      1.03     672.8       8.7 fetch/Instruction_Memory/C2242/net60372
    0:02:01   42498.4      1.03     673.4       8.7 execute/pc_addr_adder/adders[3]/net58746
    0:02:01   42513.9      1.03     673.4       8.7 fetch/pc_addr_adder/adders[1]/n15
    0:02:01   42546.7      1.03     673.4       8.6 execute/alu/cla16/adders[2]/net58087
    0:02:01   42561.8      1.03     673.1       8.6 memory/Data_Memory/net56508
    0:02:01   42578.6      1.03     671.9       8.6 memory/Data_Memory/net56633
    0:02:01   42592.7      1.03     670.8       8.6 memory/Data_Memory/net56759
    0:02:01   42606.8      1.03     669.7       8.6 memory/Data_Memory/net56882
    0:02:02   42623.7      1.03     668.6       8.6 memory/Data_Memory/net57002
    0:02:02   42637.8      1.03     667.5       8.6 memory/Data_Memory/net57124
    0:02:02   42654.7      1.03     666.4       8.6 memory/Data_Memory/net57245
    0:02:02   42671.6      1.03     665.3       8.6 memory/Data_Memory/net57366
    0:02:02   42685.7      1.03     664.2       8.6 memory/Data_Memory/net57488
    0:02:02   42702.5      1.03     663.1       8.6 memory/Data_Memory/net57608
    0:02:02   42716.6      1.03     662.0       8.6 memory/Data_Memory/net57730
    0:02:02   42733.0      1.03     661.5       8.6 fetch/Instruction_Memory/C2243/net60479
    0:02:02   42732.6      1.03     661.5       8.6 execute/alu/Out<11>      
    0:02:02   42736.8      1.03     661.5       8.5 execute/alu/shifter/net58345
    0:02:02   42741.0      1.03     661.5       8.5 decode/control/net59618  
    0:02:03   42734.9      1.03     661.5       8.5 execute/net58891         
    0:02:03   42748.5      1.03     661.5       8.5 fetch/Instruction_Memory/C2242/net60242
    0:02:03   42748.5      1.03     661.5       8.5 memory/Data_Memory/C2242/net54919
    0:02:03   42752.3      1.03     661.5       8.5 decode/registers/net59535
    0:02:04   42754.6      1.03     661.5       8.5 execute/alu/net58610     
    0:02:04   42751.4      1.03     661.5       8.5 execute/alu/shifter/net78209
    0:02:04   42759.3      1.03     661.5       8.5 execute/alu/net58609     
    0:02:05   42762.1      1.03     661.5       8.5 memory/Data_Memory/C2242/net55538
    0:02:05   42757.0      1.03     661.5       8.5 execute/net58928         
    0:02:05   42754.6      1.03     661.5       8.5 execute/alu/shifter/net58487
    0:02:05   42776.2      1.03     661.5       8.5 execute/alu/shifter/net58233
    0:02:05   42780.9      1.03     661.5       8.5 fetch/pc_addr_adder/adders[3]/net61245
    0:02:05   42778.6      1.03     661.5       8.5 execute/alu/shifter/net58346
    0:02:05   42781.4      1.03     661.5       8.5 execute/alu/shifter/net58270
    0:02:05   42785.1      1.03     661.5       8.5 execute/net78051         
    0:02:05   42787.5      1.03     661.5       8.5 execute/alu/shifter/net58506
    0:02:06   42793.1      1.03     661.3       8.5 memory/Data_Memory/net57831
    0:02:07   42804.4      1.03     660.4       8.5 execute/alu/B<1>         
    0:02:07   42818.0      1.03     660.4       8.5 decode/registers/writeregsel<2>
    0:02:07   42823.6      1.03     660.4       8.5 execute/alu/shifter/net75314
    0:02:07   42823.6      1.03     660.4       8.5 fetch/Instruction_Memory/C2243/net60514
    0:02:07   42823.6      1.03     659.6       8.5 decode/registers/net59245
    0:02:07   42825.0      1.03     659.6       8.5 fetch/RegToPc_cntrl      
    0:02:08   42833.5      1.03     659.7       8.5 execute/alu/shifter/net78237
    0:02:08   42830.2      1.03     659.7       8.5 memory/Data_Memory/C2242/net55424
    0:02:08   42833.9      1.03     659.7       8.5 execute/alu/shifter/net58396
    0:02:08   42833.9      1.03     658.7       8.5 fetch/Instruction_Memory/C2243/net60580
    0:02:08   42836.8      1.03     658.7       8.4 fetch/Instruction_Memory/C2243/net61002
    0:02:09   42839.1      1.03     658.7       8.4 decode/registers/net59541
    0:02:09   42839.1      1.03     658.7       8.4 decode/net59690          
    0:02:09   42839.1      1.03     658.7       8.4 Read2data<9>             
    0:02:09   42839.1      1.03     658.7       8.4 execute/alu/shifter_out<9>
    0:02:09   42841.9      1.03     658.6       8.4 execute/pc_addr_adder/adders[2]/net58775
    0:02:09   42838.2      1.03     658.6       8.4 memory/Data_Memory/net76879
    0:02:09   42841.0      1.03     658.6       8.4 decode/control/net59604  
    0:02:10   42846.6      1.03     658.6       8.4 execute/alu/shifter/net58267
    0:02:10   42847.1      1.03     658.6       8.4 fetch/Instruction_Memory/C2242/net60413
    0:02:10   42845.2      1.03     658.6       8.4 execute/pc_addr_adder/adders[2]/net78598
    0:02:10   42848.0      1.03     658.6       8.4 execute/alu/shifter/net58454
    0:02:12   42848.0      1.03     658.6       8.4 decode/registers/registers[1]/registers[2]/state_reg/D
    0:02:12   42846.6      1.03     658.5       8.4 decode/registers/registers[0]/registers[12]/state_reg/D
    0:02:12   42846.6      1.03     658.4       8.4 decode/registers/registers[0]/registers[13]/state_reg/D
    0:02:12   42846.6      1.04     658.4       8.4 decode/registers/registers[0]/registers[13]/state_reg/D
    0:02:13   42845.2      1.03     658.2       8.4 decode/registers/registers[0]/registers[13]/state_reg/D
    0:02:13   42842.9      1.03     658.2       8.4 decode/registers/registers[0]/registers[13]/state_reg/D
    0:02:14   42843.3      1.03     658.1       8.4 memory/Data_Memory/C2243/net55927
    0:02:14   42891.2      1.17     722.3       8.3 execute/alu/B<4>         
    0:02:14   42923.1      1.25     730.4       8.2 execute/pc_addr_adder/adders[3]/B<2>
    0:02:15   42974.3      1.26     743.7       8.1 decode/registers/net72848
    0:02:15   43029.6      1.27     746.7       8.0 fetch/Instruction_Memory/C2242/net64173
    0:02:15   43078.5      1.29     761.3       8.0 execute/alu/shifter/net75314
    0:02:15   43119.3      1.32     763.8       7.9 execute/alu/shifter/net58343
    0:02:15   43188.3      1.37     800.1       7.8 execute/pc_addr_adder/adders[2]/net72331
    0:02:15   43240.8      1.37     800.3       7.8 memory/Data_Memory/C2243/net56092
    0:02:15   43245.1      1.37     800.3       7.8 fetch/Instruction_Memory/C2242/net60019
    0:02:16   43270.4      1.39     813.5       7.8 fetch/Instruction_Memory/C2243/net61108
    0:02:16   43300.9      1.41     815.1       7.7 execute/alu/shifter/net69019
    0:02:16   43341.7      1.41     816.0       7.7 decode/registers/writeregsel<2>
    0:02:16   43355.3      1.41     816.5       7.7 fetch/Instruction_Memory/C2243/net61141
    0:02:16   43357.7      1.41     816.5       7.7 fetch/Instruction_Memory/C2242/net60199
    0:02:16   43371.8      1.41     816.5       7.7 execute/net58898         
    0:02:16   43376.5      1.41     816.5       7.7 memory/Data_Memory/C2243/net55959
    0:02:17   43392.4      1.43     827.6       7.6 decode/registers/net59437
    0:02:17   43399.5      1.43     827.7       7.6 execute/net58899         
    0:02:17   43492.8      1.53     863.9       7.5 execute/alu/net58552     
    0:02:17   43571.2      1.57     882.8       7.5 decode/control/net59576  
    0:02:17   43622.8      1.57     883.5       7.4 execute/alu/shifter_out<11>
    0:02:17   43680.6      1.57     883.8       7.4 execute/alu/shifter_out<4>
    0:02:18   43733.6      1.61     917.4       7.3 fetch/Instruction_Memory/C2243/net61210
    0:02:18   43820.4      1.64     918.7       7.3 fetch/Instruction_Memory/C2242/net60223
    0:02:18   43869.7      1.66     933.3       7.2 memory/Data_Memory/C2242/net55508
    0:02:18   43901.6      1.68     940.8       7.2 fetch/Instruction_Memory/C2243/net61113
    0:02:18   43959.8      1.70     947.9       7.2 execute/alu/shifter/net73454
    0:02:18   44011.4      1.74     967.3       7.1 decode/registers/net59512
    0:02:18   44069.6      1.79     996.6       7.1 decode/registers/net59517
    0:02:18   44148.5      1.81    1001.8       7.0 memory/Data_Memory/C2242/net55640
    0:02:19   44197.3      1.84    1021.0       7.0 memory/Data_Memory/C2243/net55954
    0:02:19   44282.7      1.84    1021.1       7.0 memory/Data_Memory/net56464
    0:02:19   44390.6      1.84    1022.2       7.0 memory/Data_Memory/net56624
    0:02:19   44498.6      1.84    1023.3       6.9 memory/Data_Memory/net56793
    0:02:19   44606.5      1.84    1024.5       6.9 memory/Data_Memory/net56960
    0:02:19   44714.4      1.84    1025.6       6.9 memory/Data_Memory/net57114
    0:02:19   44822.4      1.84    1026.7       6.9 memory/Data_Memory/net57280
    0:02:19   44930.3      1.84    1027.8       6.8 memory/Data_Memory/net57445
    0:02:20   45038.3      1.84    1029.0       6.8 memory/Data_Memory/net57600
    0:02:20   45146.2      1.84    1030.1       6.8 memory/Data_Memory/net57764
    0:02:20   45254.1      1.84    1031.2       6.8 memory/Data_Memory/net57940
    0:02:20   45352.2      1.85    1032.8       6.7 fetch/Instruction_Memory/net75478
    0:02:20   45428.7      1.90    1059.1       6.7 execute/alu/shifter/net58407
    0:02:21   45481.3      1.90    1060.0       6.7 execute/alu/shifter_out<1>
    0:02:21   45505.7      1.91    1068.8       6.7 fetch/Instruction_Memory/C2243/net61161
    0:02:21   45583.1      1.94    1093.2       6.6 decode/registers/net59518
    0:02:21   45665.2      1.94    1093.3       6.6 execute/alu/cla16/adders[0]/net58153
    0:02:21   45748.8      1.94    1093.5       6.6 execute/alu/shifter/net58448
    0:02:21   45838.9      1.94    1093.3       6.5 memory/Data_Memory/C2242/net55592
    0:02:21   45927.1      2.03    1100.6       6.4 memory/Data_Memory/net87335
    0:02:22   45982.0      2.03    1100.6       6.4 fetch/Instruction_Memory/C2243/net61189
    0:02:22   46074.5      2.09    1121.5       6.3 decode/registers/net87292
    0:02:22   46122.8      2.09    1123.3       6.3 execute/alu/shifter/net58204
    0:02:22   46132.2      2.09    1123.3       6.3 decode/registers/read2data<15>
    0:02:22   46177.2      2.09    1123.3       6.2 execute/alu/cla16/adders[0]/PG
    0:02:23   46274.4      2.16    1154.1       6.2 execute/net72498         
    0:02:23   46284.2      2.17    1163.8       6.2 memory/Data_Memory/C2242/net55434
    0:02:23   46293.6      2.17    1162.4       6.2 fetch/Instruction_Memory/C2242/net59714
    0:02:23   46290.8      2.10    1139.9       6.2 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:24   46285.7      2.07    1131.2       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:24   46281.9      2.04    1126.2       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:24   46279.5      2.03    1126.4       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:24   46268.8      2.00    1125.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:24   46264.1      1.98    1125.3       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:25   46252.3      1.97    1124.4       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:25   46249.5      1.96    1112.2       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:25   46250.9      1.95    1112.5       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:25   46243.4      1.94    1112.4       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:25   46235.9      1.94    1111.4       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:25   46228.4      1.94    1111.1       6.1 decode/registers/registers[1]/registers[6]/state_reg/D
    0:02:25   46220.9      1.93    1110.5       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:25   46217.6      1.92    1110.1       6.1 decode/registers/registers[0]/registers[2]/state_reg/D
    0:02:26   46225.6      1.91    1109.0       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:26   46227.5      1.91    1107.4       6.1 decode/registers/registers[1]/registers[6]/state_reg/D
    0:02:26   46224.6      1.89    1103.5       6.1 decode/registers/registers[0]/registers[2]/state_reg/D
    0:02:26   46216.2      1.87    1094.2       6.1 decode/registers/registers[0]/registers[2]/state_reg/D
    0:02:26   46192.7      1.86    1083.6       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:26   46189.0      1.85    1083.5       6.1 decode/registers/registers[0]/registers[2]/state_reg/D
    0:02:27   46179.6      1.84    1083.0       6.1 decode/registers/registers[0]/registers[7]/state_reg/D
    0:02:27   46181.0      1.84    1082.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:27   46182.4      1.82    1079.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:27   46178.2      1.82    1079.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:27   46171.1      1.82    1078.4       6.1 decode/registers/registers[1]/registers[6]/state_reg/D
    0:02:27   46158.9      1.81    1072.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:27   46154.2      1.81    1069.4       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:28   46155.7      1.80    1065.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:28   46145.8      1.79    1062.4       6.1 decode/registers/registers[0]/registers[2]/state_reg/D
    0:02:28   46153.8      1.79    1060.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:28   46136.4      1.78    1055.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:28   46134.5      1.78    1050.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:29   46140.2      1.77    1047.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:29   46143.9      1.77    1045.4       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:29   46142.0      1.76    1042.2       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:29   46151.9      1.76    1040.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:30   46143.5      1.75    1036.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:30   46141.6      1.75    1036.8       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:30   46134.1      1.75    1036.3       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:30   46135.0      1.74    1035.3       6.1 decode/registers/registers[0]/registers[10]/state_reg/D
    0:02:30   46134.1      1.74    1034.2       6.1 decode/registers/registers[0]/registers[9]/state_reg/D
    0:02:30   46145.3      1.73    1027.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:31   46138.8      1.72    1026.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:31   46130.3      1.72    1022.0       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:31   46126.6      1.71    1020.2       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:31   46125.1      1.71    1018.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:31   46124.7      1.71    1015.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:31   46127.0      1.71    1015.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:32   46124.7      1.70    1015.8       6.1 decode/registers/registers[0]/registers[6]/state_reg/D
    0:02:32   46130.8      1.70    1015.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:32   46127.5      1.70    1015.5       6.1 decode/registers/registers[0]/registers[7]/state_reg/D
    0:02:32   46130.3      1.70    1014.1       6.1 decode/registers/registers[0]/registers[0]/state_reg/D
    0:02:32   46137.8      1.70    1013.0       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:32   46135.5      1.70    1012.6       6.1 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:32   46135.0      1.69    1009.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:32   46132.2      1.69    1009.3       6.1 decode/registers/registers[0]/registers[6]/state_reg/D
    0:02:33   46132.7      1.69    1007.2       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:33   46132.7      1.69    1007.2       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:33   46136.4      1.69    1004.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:33   46137.8      1.68    1004.0       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:33   46143.5      1.68    1003.7       6.1 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:33   46127.5      1.68    1003.5       6.1 decode/registers/registers[0]/registers[13]/state_reg/D
    0:02:33   46131.7      1.68    1002.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:34   46129.4      1.68    1001.8       6.1 decode/registers/registers[0]/registers[0]/state_reg/D
    0:02:34   46132.7      1.68    1001.4       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:34   46115.8      1.67     999.7       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:34   46112.9      1.67     999.7       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:34   46116.2      1.67     999.2       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:35   46110.6      1.67     998.4       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:35   46117.6      1.67     997.3       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:35   46122.8      1.67     996.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:35   46120.0      1.67     996.0       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:35   46122.3      1.67     994.4       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:35   46129.8      1.66     990.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:35   46123.3      1.66     987.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:36   46124.7      1.66     987.3       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:36   46118.1      1.65     986.7       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:36   46120.5      1.65     985.3       6.1 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:36   46120.0      1.65     984.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:36   46120.0      1.65     983.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:37   46120.0      1.65     983.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:37   46120.0      1.65     982.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:37   46119.0      1.64     980.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:37   46117.6      1.64     980.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:37   46114.4      1.64     979.3       6.1 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:38   46106.4      1.64     978.7       6.1 decode/registers/registers[0]/registers[1]/state_reg/D
    0:02:38   46108.3      1.64     978.6       6.1 decode/registers/registers[0]/registers[0]/state_reg/D
    0:02:38   46106.4      1.64     977.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:38   46103.6      1.64     977.5       6.1 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:38   46098.9      1.63     976.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:38   46098.9      1.63     975.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:38   46097.5      1.63     974.2       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:39   46096.5      1.63     972.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:39   46098.9      1.63     972.0       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:39   46092.3      1.62     969.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:39   46096.1      1.62     969.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:39   46097.5      1.62     967.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:39   46091.8      1.61     966.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:40   46083.9      1.61     964.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:40   46078.7      1.61     963.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:40   46079.6      1.61     961.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:40   46073.1      1.61     961.3       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:41   46069.3      1.61     958.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:41   46054.8      1.60     958.3       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:41   46061.3      1.60     958.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:41   46060.9      1.60     958.0       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:41   46051.9      1.60     957.9       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:41   46059.0      1.60     957.2       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:42   46064.1      1.60     956.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:42   46061.8      1.60     956.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:42   46067.4      1.60     956.3       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:42   46068.4      1.60     956.0       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:42   46067.4      1.60     955.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:42   46070.2      1.59     951.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:43   46068.8      1.59     951.3       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:43   46071.6      1.59     951.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:43   46069.3      1.59     950.1       6.1 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:43   46069.8      1.59     950.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:43   46069.3      1.59     949.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:43   46068.8      1.59     949.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:43   46068.8      1.59     948.8       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:43   46070.2      1.58     948.1       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:44   46071.2      1.58     947.5       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:44   46065.5      1.58     946.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:44   46069.8      1.58     946.6       6.1 fetch/pc_reg[14]/state_reg/D
    0:02:44   46078.2      1.58     946.6       6.0 fetch/Instruction_Memory/C2243/net61032
    0:02:44   46076.8      1.58     946.6       6.0 fetch/Instruction_Memory/net93076
    0:02:45   46075.4      1.58     946.5       6.0 memory/Data_Memory/C2242/net55305
    0:02:45   46077.3      1.58     946.5       6.0 fetch/Instruction_Memory/C2242/net60284
    0:02:45   46079.2      1.58     946.5       6.0 fetch/Instruction_Memory/n748
    0:02:45   46082.4      1.60     958.9       6.0 fetch/Instruction_Memory/net75434
    0:02:45   46084.3      1.60     958.9       6.0 memory/Data_Memory/C2242/net55092
    0:02:46   46086.7      1.60     958.9       6.0 decode/registers/net59434
    0:02:46   46096.1      1.60     958.9       6.0 memory/Data_Memory/net93490
    0:02:46   46105.0      1.63     971.8       6.0 memory/Data_Memory/C2243/net56345
    0:02:47   46107.8      1.66     972.2       6.0 memory/Data_Memory/C2242/net55541
    0:02:47   46106.4      1.66     980.8       6.0 execute/alu/shifter/net58291
    0:02:47   46104.0      1.66     978.7       6.0 fetch/Instruction_Memory/net70204
    0:02:48   46181.0      1.74    1026.7       6.0 decode/registers/net96006
    0:02:48   46304.9      1.74    1026.9       6.0 execute/alu/shifter/net58409
    0:02:48   46303.5      1.74    1026.9       6.0 fetch/Instruction_Memory/net61244
    0:02:48   46303.5      1.74    1026.9       6.0 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:49   46303.5      1.72    1023.8       6.0 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:49   46300.7      1.72    1021.2       6.0 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:49   46288.5      1.71    1016.5       6.0 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:49   46276.7      1.69    1008.8       6.0 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:49   46281.4      1.68    1008.1       6.0 decode/registers/registers[0]/registers[7]/state_reg/D
    0:02:49   46276.7      1.68    1006.9       6.0 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:49   46273.4      1.67    1006.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:49   46270.6      1.67    1004.2       5.9 decode/registers/registers[0]/registers[0]/state_reg/D
    0:02:50   46265.0      1.67    1002.0       5.9 decode/registers/registers[0]/registers[1]/state_reg/D
    0:02:50   46261.7      1.66    1002.0       5.9 decode/registers/registers[0]/registers[5]/state_reg/D
    0:02:50   46264.1      1.66    1002.0       5.9 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:50   46262.2      1.66    1000.6       5.9 fetch/pc_reg[13]/state_reg/D
    0:02:50   46258.9      1.66    1000.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:50   46241.5      1.66     999.4       5.9 fetch/pc_reg[13]/state_reg/D
    0:02:50   46222.8      1.65     992.5       5.9 fetch/pc_reg[13]/state_reg/D
    0:02:51   46217.6      1.64     992.3       5.9 decode/registers/registers[0]/registers[15]/state_reg/D
    0:02:51   46212.9      1.64     989.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:51   46205.4      1.63     988.2       5.9 fetch/pc_reg[15]/state_reg/D
    0:02:51   46201.2      1.63     984.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:51   46201.2      1.63     984.5       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:51   46207.7      1.62     983.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:52   46205.4      1.62     979.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:52   46208.2      1.62     977.2       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:52   46211.5      1.61     976.4       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:52   46207.7      1.61     976.3       5.9 decode/registers/registers[0]/registers[10]/state_reg/D
    0:02:52   46204.0      1.61     976.2       5.9 decode/registers/registers[0]/registers[6]/state_reg/D
    0:02:52   46206.8      1.61     976.2       5.9 decode/registers/registers[0]/registers[13]/state_reg/D
    0:02:53   46206.8      1.61     976.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:53   46207.3      1.61     974.0       5.9 decode/registers/registers[0]/registers[7]/state_reg/D
    0:02:53   46208.2      1.61     973.5       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:53   46212.0      1.60     973.4       5.9 decode/registers/registers[0]/registers[1]/state_reg/D
    0:02:53   46220.4      1.60     973.4       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:54   46222.8      1.60     972.5       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:54   46227.0      1.61     974.8       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:54   46237.8      1.60     974.0       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:54   46239.2      1.59     966.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:54   46250.9      1.59     964.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:55   46263.1      1.58     961.5       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:55   46265.9      1.58     957.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:55   46263.1      1.58     956.1       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:56   46263.6      1.57     955.4       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:56   46265.5      1.57     951.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:56   46278.6      1.57     950.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:56   46288.0      1.56     945.1       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:56   46291.3      1.56     943.7       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:57   46297.4      1.56     942.6       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:57   46300.7      1.56     940.8       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:57   46301.6      1.56     940.3       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:57   46304.9      1.56     940.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:57   46307.7      1.55     940.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:58   46310.5      1.55     939.9       5.9 decode/registers/registers[0]/registers[7]/state_reg/D
    0:02:58   46320.4      1.55     938.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:58   46317.6      1.55     938.3       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:58   46312.4      1.55     938.2       5.9 decode/registers/registers[0]/registers[7]/state_reg/D
    0:02:59   46314.7      1.55     937.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:59   46310.1      1.55     937.6       5.9 decode/registers/registers[0]/registers[10]/state_reg/D
    0:02:59   46314.7      1.55     937.5       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:02:59   46320.4      1.55     936.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:59   46326.5      1.55     935.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:02:59   46320.4      1.54     934.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:00   46323.2      1.54     933.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:00   46332.6      1.54     932.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:00   46328.4      1.54     932.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:00   46332.6      1.54     932.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:00   46332.6      1.54     931.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:00   46335.4      1.54     931.3       5.9 decode/registers/registers[0]/registers[7]/state_reg/D
    0:03:01   46339.6      1.54     930.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:01   46345.3      1.54     930.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:01   46344.8      1.54     929.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:01   46348.1      1.54     928.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:01   46343.4      1.53     927.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:02   46348.1      1.53     927.4       5.9 decode/registers/registers[0]/registers[7]/state_reg/D
    0:03:02   46348.5      1.53     926.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:02   46365.9      1.53     925.3       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:02   46373.9      1.53     924.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:03   46373.9      1.53     924.3       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:03   46383.3      1.53     924.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:03   46400.6      1.53     925.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:03   46399.7      1.52     924.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:04   46404.9      1.52     924.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:04   46401.6      1.52     923.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:04   46406.3      1.52     923.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:05   46409.5      1.52     921.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:05   46408.1      1.52     920.8       5.9 decode/registers/registers[0]/registers[0]/state_reg/D
    0:03:05   46410.5      1.52     920.8       5.9 decode/registers/registers[0]/registers[7]/state_reg/D
    0:03:05   46420.8      1.52     920.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:05   46418.5      1.52     920.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:05   46419.9      1.52     920.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:05   46419.4      1.52     920.0       5.9 decode/registers/registers[0]/registers[1]/state_reg/D
    0:03:06   46419.4      1.52     920.0       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:03:06   46424.1      1.52     919.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:07   46429.7      1.51     919.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:07   46436.3      1.51     919.3       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:07   46434.9      1.51     919.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:07   46433.5      1.51     918.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:08   46435.8      1.51     917.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:08   46440.0      1.51     917.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:08   46443.3      1.51     917.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:08   46441.9      1.51     917.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:08   46441.9      1.51     916.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:09   46441.5      1.51     916.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:09   46444.3      1.51     916.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:09   46447.1      1.51     927.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:09   46443.8      1.51     926.6       5.9 decode/registers/registers[0]/registers[7]/state_reg/D
    0:03:09   46445.2      1.51     926.5       5.9 decode/registers/registers[0]/registers[6]/state_reg/D
    0:03:09   46449.0      1.51     926.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:10   46448.5      1.51     926.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:10   46451.3      1.51     926.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:10   46450.8      1.51     925.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:10   46450.8      1.51     925.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:11   46449.9      1.51     925.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:11   46448.0      1.51     925.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:11   46456.5      1.51     924.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:11   46459.3      1.51     924.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:12   46456.9      1.51     924.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:12   46451.8      1.51     924.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:12   46446.2      1.50     923.0       5.9 decode/registers/registers[0]/registers[15]/state_reg/D
    0:03:12   46456.9      1.50     923.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:12   46456.5      1.50     922.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:12   46457.9      1.50     922.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:13   46459.8      1.50     921.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:13   46461.6      1.50     921.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:13   46459.8      1.50     921.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:13   46467.3      1.50     921.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:13   46468.2      1.50     920.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:14   46471.0      1.50     920.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:14   46470.1      1.50     920.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:14   46475.7      1.50     919.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:14   46479.0      1.50     919.4       5.9 decode/registers/registers[3]/registers[2]/state_reg/D
    0:03:14   46476.7      1.50     919.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:16   46478.5      1.50     919.3       5.9                          
    0:03:16   46475.7      1.50     919.3       5.9                          
    0:03:16   46480.4      1.50     919.2       5.9                          
    0:03:17   46483.7      1.50     919.2       5.9                          
    0:03:17   46482.3      1.50     919.1       5.9                          
    0:03:17   46480.9      1.50     919.0       5.9                          
    0:03:17   46483.2      1.50     918.9       5.9                          
    0:03:17   46483.2      1.50     918.8       5.9                          
    0:03:17   46480.4      1.50     918.8       5.9                          
    0:03:17   46479.0      1.50     918.6       5.9                          
    0:03:17   46479.0      1.50     918.6       5.9                          
    0:03:17   46476.7      1.50     918.5       5.9                          
    0:03:17   46476.7      1.50     918.5       5.9                          
    0:03:17   46474.3      1.50     918.4       5.9                          
    0:03:17   46470.1      1.50     918.4       5.9                          
    0:03:17   46471.0      1.50     918.3       5.9                          
    0:03:18   46467.3      1.50     918.2       5.9                          
    0:03:18   46464.5      1.50     918.1       5.9                          
    0:03:18   46460.2      1.50     917.6       5.9                          
    0:03:18   46462.6      1.50     917.8       5.9                          
    0:03:18   46459.8      1.50     917.6       5.9                          
    0:03:18   46458.4      1.50     917.5       5.9                          
    0:03:18   46456.0      1.50     917.5       5.9                          
    0:03:18   46449.4      1.50     917.4       5.9                          
    0:03:18   46445.2      1.50     917.4       5.9                          
    0:03:18   46446.6      1.50     917.3       5.9                          
    0:03:18   46440.5      1.50     917.3       5.9                          
    0:03:18   46444.3      1.50     917.3       5.9                          
    0:03:18   46444.3      1.50     917.2       5.9                          
    0:03:18   46440.0      1.50     917.1       5.9                          
    0:03:18   46434.4      1.50     917.1       5.9                          
    0:03:18   46432.5      1.50     917.0       5.9                          
    0:03:18   46431.6      1.50     916.5       5.9                          
    0:03:18   46440.0      1.50     899.6       5.9                          
    0:03:19   46439.6      1.50     895.0       5.9                          
    0:03:19   46454.6      1.50     893.3       5.9                          
    0:03:19   46475.2      1.50     891.3       5.9                          
    0:03:19   46489.8      1.50     890.8       5.9                          
    0:03:19   46503.9      1.50     890.1       5.9                          
    0:03:19   46516.5      1.50     888.0       5.9                          
    0:03:19   46525.5      1.50     887.4       5.9                          
    0:03:19   46547.5      1.50     885.9       5.9                          
    0:03:19   46585.1      1.50     884.8       5.9                          
    0:03:19   46608.1      1.50     884.2       5.9                          
    0:03:19   46638.1      1.50     882.5       5.9                          
    0:03:19   46661.1      1.50     881.8       5.9                          
    0:03:19   46677.5      1.50     876.4       5.9                          
    0:03:19   46678.0      1.50     873.9       5.9                          
    0:03:19   46673.8      1.50     873.1       5.9                          
    0:03:19   46680.8      1.50     872.3       5.9                          
    0:03:19   46682.2      1.50     871.2       5.9                          
    0:03:19   46691.6      1.50     870.3       5.9                          
    0:03:20   46705.2      1.50     867.2       5.9                          
    0:03:20   46705.7      1.50     866.3       5.9                          
    0:03:20   46708.5      1.50     866.3       5.9                          
    0:03:20   46707.1      1.50     866.0       5.9                          
    0:03:20   46712.7      1.50     865.7       5.9                          
    0:03:20   46711.3      1.50     864.3       5.9                          
    0:03:20   46713.7      1.50     864.1       5.9                          
    0:03:20   46723.0      1.50     863.6       5.9                          
    0:03:20   46739.5      1.50     862.7       5.9                          
    0:03:20   46742.7      1.50     862.3       5.9                          
    0:03:20   46749.3      1.50     861.7       5.9                          
    0:03:20   46759.2      1.50     860.9       5.9                          
    0:03:20   46766.7      1.50     860.1       5.9                          
    0:03:20   46772.3      1.50     858.6       5.9                          
    0:03:20   46779.4      1.50     856.8       5.9                          
    0:03:20   46773.3      1.50     856.1       5.9                          
    0:03:20   46772.3      1.50     855.8       5.9                          
    0:03:20   46762.0      1.50     854.6       5.9                          
    0:03:20   46753.1      1.50     854.3       5.9                          
    0:03:21   46755.0      1.50     854.1       5.9                          
    0:03:21   46746.0      1.50     853.7       5.9                          
    0:03:21   46746.5      1.50     852.8       5.9                          
    0:03:21   46747.4      1.50     853.2       5.9                          
    0:03:21   46744.2      1.50     853.1       5.9                          
    0:03:21   46738.5      1.50     852.7       5.9                          
    0:03:21   46728.7      1.50     852.5       5.9                          
    0:03:21   46738.5      1.50     852.6       5.9                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:21   46738.5      1.50     852.6       5.9                          
    0:03:21   46738.5      1.50     852.6       5.9                          
    0:03:23   44331.0      1.50     852.1       5.9                          
    0:03:23   43941.0      1.51     855.7       5.9                          
    0:03:24   43809.6      1.51     855.6       5.9                          
    0:03:24   43733.6      1.51     855.4       5.9                          
    0:03:24   43700.3      1.51     854.1       5.9                          
    0:03:24   43673.5      1.51     854.1       5.9                          
    0:03:24   43645.4      1.51     854.1       5.9                          
    0:03:24   43616.3      1.51     854.1       5.9                          
    0:03:24   43592.3      1.51     854.1       5.9                          
    0:03:24   43573.6      1.51     854.1       5.9                          
    0:03:25   43552.0      1.51     854.1       5.9                          
    0:03:25   43535.6      1.51     854.1       5.9                          
    0:03:25   43522.9      1.51     854.1       5.9                          
    0:03:25   43512.6      1.51     854.2       5.9                          
    0:03:25   43504.1      1.51     854.2       5.9                          
    0:03:25   43494.7      1.51     854.2       5.9                          
    0:03:25   43485.3      1.51     854.1       5.9                          
    0:03:25   43478.3      1.51     854.1       5.9                          
    0:03:25   43471.3      1.51     854.1       5.9                          
    0:03:25   43465.6      1.51     854.1       5.9                          
    0:03:25   43465.6      1.51     854.1       5.9                          
    0:03:25   43465.6      1.51     854.1       5.9                          
    0:03:26   43332.8      1.52     859.7       5.9                          
    0:03:26   43309.3      1.52     859.7       5.9                          
    0:03:26   43309.3      1.52     859.7       5.9                          
    0:03:26   43309.3      1.52     859.7       5.9                          
    0:03:26   43309.3      1.52     859.7       5.9                          
    0:03:26   43309.3      1.52     859.7       5.9                          
    0:03:26   43309.3      1.52     859.7       5.9                          
    0:03:26   43311.7      1.51     856.8       5.9 decode/registers/registers[0]/registers[2]/state_reg/D
    0:03:26   43309.8      1.50     854.2       5.9 decode/registers/registers[0]/registers[2]/state_reg/D
    0:03:26   43310.3      1.50     854.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43310.8      1.50     854.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43314.0      1.50     855.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43312.2      1.50     855.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43317.3      1.50     854.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43317.8      1.50     854.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43314.5      1.50     854.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43312.2      1.50     854.3       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:27   43318.3      1.50     854.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43318.3      1.50     854.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43317.3      1.50     854.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43322.0      1.50     854.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43325.3      1.50     854.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43325.8      1.50     853.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43326.2      1.50     853.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43326.2      1.50     853.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43323.4      1.50     853.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43328.6      1.50     853.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43330.9      1.50     852.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43332.8      1.50     852.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:28   43331.4      1.50     852.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43332.8      1.50     852.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43332.8      1.50     852.3       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43333.8      1.50     852.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43333.8      1.50     852.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43333.8      1.50     852.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43336.1      1.50     852.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43338.9      1.50     851.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43341.3      1.50     851.6       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:29   43346.9      1.49     851.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:30   43349.7      1.49     851.2       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:30   43348.3      1.49     850.3       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:30   43348.8      1.49     849.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:30   43350.2      1.49     849.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:30   43349.7      1.49     849.1       5.9                          
    0:03:30   43342.2      1.49     849.1       5.9                          
    0:03:31   43331.9      1.49     849.1       5.9                          
    0:03:31   43326.2      1.49     849.1       5.9                          
    0:03:31   43317.8      1.49     849.1       5.9                          
    0:03:31   43301.8      1.49     849.1       5.9                          
    0:03:31   43280.3      1.49     848.4       5.9                          
    0:03:31   43268.1      1.49     848.1       5.9                          
    0:03:31   43241.8      1.49     847.4       5.9                          
    0:03:31   43212.2      1.49     846.1       5.9                          
    0:03:31   43192.5      1.49     846.1       5.9                          
    0:03:32   43151.7      1.49     845.8       5.9                          
    0:03:32   43122.1      1.49     845.8       5.9                          
    0:03:32   43098.6      1.49     845.8       5.9                          
    0:03:32   43078.9      1.49     845.8       5.9                          
    0:03:32   43070.0      1.49     845.8       5.9                          
    0:03:32   43055.0      1.49     845.6       5.9                          
    0:03:33   43040.9      1.49     845.6       5.9                          
    0:03:33   43019.8      1.49     845.6       5.9                          
    0:03:33   42998.7      1.49     845.6       5.9                          
    0:03:33   42976.1      1.49     845.6       5.9                          
    0:03:33   42955.0      1.49     845.6       5.9                          
    0:03:33   42932.5      1.49     845.6       5.9                          
    0:03:33   42911.4      1.49     845.6       5.9                          
    0:03:33   42898.2      1.49     845.6       5.9                          
    0:03:33   42894.5      1.49     845.6       5.9                          
    0:03:33   42866.3      1.49     845.6       5.9                          
    0:03:33   42833.0      1.49     845.6       5.9                          
    0:03:34   42812.8      1.49     845.6       5.9                          
    0:03:34   42779.0      1.49     845.3       5.9                          
    0:03:34   42770.6      1.49     845.3       5.9                          
    0:03:34   42770.6      1.49     845.1       5.9                          
    0:03:34   42772.0      1.49     845.1       5.9                          
    0:03:35   42778.6      1.49     845.0       5.9                          
    0:03:35   42780.0      1.49     844.3       5.9                          
    0:03:35   42783.7      1.49     844.3       5.9                          
    0:03:35   42785.1      1.49     844.3       5.9                          
    0:03:35   42789.4      1.49     844.0       5.9                          
    0:03:35   42790.3      1.49     844.0       5.9                          
    0:03:35   42790.3      1.49     843.9       5.9                          
    0:03:35   42793.6      1.49     843.6       5.9                          
    0:03:35   42795.9      1.49     842.5       5.9                          
    0:03:35   42791.7      1.49     842.0       5.9                          
    0:03:35   42795.9      1.49     841.9       5.9                          
    0:03:36   42795.0      1.49     841.2       5.9                          
    0:03:36   42795.0      1.49     841.1       5.9                          
    0:03:36   42797.8      1.49     841.1       5.9                          
    0:03:36   42799.2      1.49     841.0       5.9                          
    0:03:36   42799.2      1.49     841.0       5.9                          
    0:03:36   42800.6      1.49     840.9       5.9                          
    0:03:36   42799.7      1.49     840.9       5.9                          
    0:03:36   42799.7      1.49     840.8       5.9                          
    0:03:36   42801.1      1.49     840.8       5.9                          
    0:03:36   42801.1      1.49     840.7       5.9                          
    0:03:36   42801.1      1.49     840.7       5.9                          
    0:03:36   42798.8      1.49     840.6       5.9                          
    0:03:36   42798.8      1.49     840.5       5.9                          
    0:03:37   42799.2      1.49     840.5       5.9                          
    0:03:37   42798.8      1.49     840.1       5.9                          
    0:03:37   42804.9      1.49     839.9       5.9                          
    0:03:37   42803.4      1.49     839.8       5.9                          
    0:03:37   42802.5      1.49     839.8       5.9                          
    0:03:37   42807.2      1.49     837.7       5.9                          
    0:03:37   42809.5      1.49     837.4       5.9                          
    0:03:37   42813.3      1.49     835.7       5.9                          
    0:03:37   42813.3      1.49     835.4       5.9                          
    0:03:37   42813.3      1.49     831.1       5.9                          
    0:03:37   42813.8      1.49     831.1       5.9                          
    0:03:37   42812.4      1.49     831.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:38   42812.8      1.48     830.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:38   42815.6      1.48     829.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:38   42816.6      1.48     828.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:38   42816.6      1.48     827.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:38   42816.6      1.48     827.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:39   42818.5      1.48     826.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:39   42822.7      1.48     826.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:39   42824.6      1.48     826.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:39   42829.7      1.48     825.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:39   42829.7      1.48     825.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:40   42831.1      1.48     825.7       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:40   42836.3      1.48     825.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:40   42841.9      1.48     825.1       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:40   42839.1      1.48     825.0       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:40   42841.9      1.48     824.8       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:40   42844.3      1.48     824.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:41   42847.6      1.47     824.5       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:41   42845.2      1.47     824.3       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:41   42848.0      1.47     822.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:41   42849.9      1.47     822.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:41   42856.9      1.47     822.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:41   42856.0      1.47     822.4       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:42   42856.0      1.47     821.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:42   42856.9      1.47     820.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:42   42859.8      1.47     820.9       5.9 fetch/pc_reg[14]/state_reg/D
    0:03:43   42863.0      1.47     820.8       5.9                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'decode/registers/registers[1]/registers[0]/clk': 1184 load(s), 1 driver(s)
     Net 'fetch/pc_addr_adder/adders[0]/adders[2]/B': 1004 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Wed Mar 24 20:12:16 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      6
    Unconnected ports (LINT-28)                                     2
    Constant outputs (LINT-52)                                      4

Cells                                                              38
    Connected to power or ground (LINT-32)                         36
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/a/a/aaronc/CS552/project/pipelined-processor/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
proc.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/proc.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 138 Mbytes.
Memory usage for this session including child processes 138 Mbytes.
CPU usage for this session 221 seconds ( 0.06 hours ).
Elapsed time for this session 225 seconds ( 0.06 hours ).

Thank you...
