#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* IB1 */
IB1__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
IB1__0__MASK EQU 0x80
IB1__0__PC EQU CYREG_PRT5_PC7
IB1__0__PORT EQU 5
IB1__0__SHIFT EQU 7
IB1__AG EQU CYREG_PRT5_AG
IB1__AMUX EQU CYREG_PRT5_AMUX
IB1__BIE EQU CYREG_PRT5_BIE
IB1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IB1__BYP EQU CYREG_PRT5_BYP
IB1__CTL EQU CYREG_PRT5_CTL
IB1__DM0 EQU CYREG_PRT5_DM0
IB1__DM1 EQU CYREG_PRT5_DM1
IB1__DM2 EQU CYREG_PRT5_DM2
IB1__DR EQU CYREG_PRT5_DR
IB1__INP_DIS EQU CYREG_PRT5_INP_DIS
IB1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IB1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IB1__LCD_EN EQU CYREG_PRT5_LCD_EN
IB1__MASK EQU 0x80
IB1__PORT EQU 5
IB1__PRT EQU CYREG_PRT5_PRT
IB1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IB1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IB1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IB1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IB1__PS EQU CYREG_PRT5_PS
IB1__SHIFT EQU 7
IB1__SLW EQU CYREG_PRT5_SLW

/* IB2 */
IB2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
IB2__0__MASK EQU 0x40
IB2__0__PC EQU CYREG_PRT1_PC6
IB2__0__PORT EQU 1
IB2__0__SHIFT EQU 6
IB2__AG EQU CYREG_PRT1_AG
IB2__AMUX EQU CYREG_PRT1_AMUX
IB2__BIE EQU CYREG_PRT1_BIE
IB2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IB2__BYP EQU CYREG_PRT1_BYP
IB2__CTL EQU CYREG_PRT1_CTL
IB2__DM0 EQU CYREG_PRT1_DM0
IB2__DM1 EQU CYREG_PRT1_DM1
IB2__DM2 EQU CYREG_PRT1_DM2
IB2__DR EQU CYREG_PRT1_DR
IB2__INP_DIS EQU CYREG_PRT1_INP_DIS
IB2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IB2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IB2__LCD_EN EQU CYREG_PRT1_LCD_EN
IB2__MASK EQU 0x40
IB2__PORT EQU 1
IB2__PRT EQU CYREG_PRT1_PRT
IB2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IB2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IB2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IB2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IB2__PS EQU CYREG_PRT1_PS
IB2__SHIFT EQU 6
IB2__SLW EQU CYREG_PRT1_SLW

/* Rs1 */
Rs1__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Rs1__0__MASK EQU 0x04
Rs1__0__PC EQU CYREG_PRT4_PC2
Rs1__0__PORT EQU 4
Rs1__0__SHIFT EQU 2
Rs1__AG EQU CYREG_PRT4_AG
Rs1__AMUX EQU CYREG_PRT4_AMUX
Rs1__BIE EQU CYREG_PRT4_BIE
Rs1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rs1__BYP EQU CYREG_PRT4_BYP
Rs1__CTL EQU CYREG_PRT4_CTL
Rs1__DM0 EQU CYREG_PRT4_DM0
Rs1__DM1 EQU CYREG_PRT4_DM1
Rs1__DM2 EQU CYREG_PRT4_DM2
Rs1__DR EQU CYREG_PRT4_DR
Rs1__INP_DIS EQU CYREG_PRT4_INP_DIS
Rs1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rs1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rs1__LCD_EN EQU CYREG_PRT4_LCD_EN
Rs1__MASK EQU 0x04
Rs1__PORT EQU 4
Rs1__PRT EQU CYREG_PRT4_PRT
Rs1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rs1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rs1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rs1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rs1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rs1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rs1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rs1__PS EQU CYREG_PRT4_PS
Rs1__SHIFT EQU 2
Rs1__SLW EQU CYREG_PRT4_SLW

/* Rs2 */
Rs2__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Rs2__0__MASK EQU 0x08
Rs2__0__PC EQU CYREG_PRT4_PC3
Rs2__0__PORT EQU 4
Rs2__0__SHIFT EQU 3
Rs2__AG EQU CYREG_PRT4_AG
Rs2__AMUX EQU CYREG_PRT4_AMUX
Rs2__BIE EQU CYREG_PRT4_BIE
Rs2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rs2__BYP EQU CYREG_PRT4_BYP
Rs2__CTL EQU CYREG_PRT4_CTL
Rs2__DM0 EQU CYREG_PRT4_DM0
Rs2__DM1 EQU CYREG_PRT4_DM1
Rs2__DM2 EQU CYREG_PRT4_DM2
Rs2__DR EQU CYREG_PRT4_DR
Rs2__INP_DIS EQU CYREG_PRT4_INP_DIS
Rs2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rs2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rs2__LCD_EN EQU CYREG_PRT4_LCD_EN
Rs2__MASK EQU 0x08
Rs2__PORT EQU 4
Rs2__PRT EQU CYREG_PRT4_PRT
Rs2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rs2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rs2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rs2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rs2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rs2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rs2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rs2__PS EQU CYREG_PRT4_PS
Rs2__SHIFT EQU 3
Rs2__SLW EQU CYREG_PRT4_SLW

/* Rs3 */
Rs3__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Rs3__0__MASK EQU 0x10
Rs3__0__PC EQU CYREG_PRT4_PC4
Rs3__0__PORT EQU 4
Rs3__0__SHIFT EQU 4
Rs3__AG EQU CYREG_PRT4_AG
Rs3__AMUX EQU CYREG_PRT4_AMUX
Rs3__BIE EQU CYREG_PRT4_BIE
Rs3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rs3__BYP EQU CYREG_PRT4_BYP
Rs3__CTL EQU CYREG_PRT4_CTL
Rs3__DM0 EQU CYREG_PRT4_DM0
Rs3__DM1 EQU CYREG_PRT4_DM1
Rs3__DM2 EQU CYREG_PRT4_DM2
Rs3__DR EQU CYREG_PRT4_DR
Rs3__INP_DIS EQU CYREG_PRT4_INP_DIS
Rs3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rs3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rs3__LCD_EN EQU CYREG_PRT4_LCD_EN
Rs3__MASK EQU 0x10
Rs3__PORT EQU 4
Rs3__PRT EQU CYREG_PRT4_PRT
Rs3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rs3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rs3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rs3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rs3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rs3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rs3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rs3__PS EQU CYREG_PRT4_PS
Rs3__SHIFT EQU 4
Rs3__SLW EQU CYREG_PRT4_SLW

/* Rs4 */
Rs4__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Rs4__0__MASK EQU 0x20
Rs4__0__PC EQU CYREG_PRT4_PC5
Rs4__0__PORT EQU 4
Rs4__0__SHIFT EQU 5
Rs4__AG EQU CYREG_PRT4_AG
Rs4__AMUX EQU CYREG_PRT4_AMUX
Rs4__BIE EQU CYREG_PRT4_BIE
Rs4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rs4__BYP EQU CYREG_PRT4_BYP
Rs4__CTL EQU CYREG_PRT4_CTL
Rs4__DM0 EQU CYREG_PRT4_DM0
Rs4__DM1 EQU CYREG_PRT4_DM1
Rs4__DM2 EQU CYREG_PRT4_DM2
Rs4__DR EQU CYREG_PRT4_DR
Rs4__INP_DIS EQU CYREG_PRT4_INP_DIS
Rs4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rs4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rs4__LCD_EN EQU CYREG_PRT4_LCD_EN
Rs4__MASK EQU 0x20
Rs4__PORT EQU 4
Rs4__PRT EQU CYREG_PRT4_PRT
Rs4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rs4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rs4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rs4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rs4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rs4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rs4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rs4__PS EQU CYREG_PRT4_PS
Rs4__SHIFT EQU 5
Rs4__SLW EQU CYREG_PRT4_SLW

/* Rs5 */
Rs5__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Rs5__0__MASK EQU 0x40
Rs5__0__PC EQU CYREG_PRT4_PC6
Rs5__0__PORT EQU 4
Rs5__0__SHIFT EQU 6
Rs5__AG EQU CYREG_PRT4_AG
Rs5__AMUX EQU CYREG_PRT4_AMUX
Rs5__BIE EQU CYREG_PRT4_BIE
Rs5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rs5__BYP EQU CYREG_PRT4_BYP
Rs5__CTL EQU CYREG_PRT4_CTL
Rs5__DM0 EQU CYREG_PRT4_DM0
Rs5__DM1 EQU CYREG_PRT4_DM1
Rs5__DM2 EQU CYREG_PRT4_DM2
Rs5__DR EQU CYREG_PRT4_DR
Rs5__INP_DIS EQU CYREG_PRT4_INP_DIS
Rs5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rs5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rs5__LCD_EN EQU CYREG_PRT4_LCD_EN
Rs5__MASK EQU 0x40
Rs5__PORT EQU 4
Rs5__PRT EQU CYREG_PRT4_PRT
Rs5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rs5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rs5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rs5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rs5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rs5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rs5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rs5__PS EQU CYREG_PRT4_PS
Rs5__SHIFT EQU 6
Rs5__SLW EQU CYREG_PRT4_SLW

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYREG_PRT12_PC4
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 4
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x10
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 4
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA__0__MASK EQU 0x20
SDA__0__PC EQU CYREG_PRT12_PC5
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 5
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x20
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 5
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* Tag_BUART */
Tag_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Tag_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Tag_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Tag_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Tag_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Tag_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Tag_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Tag_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Tag_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Tag_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Tag_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Tag_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Tag_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
Tag_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Tag_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tag_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tag_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Tag_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Tag_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Tag_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
Tag_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tag_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tag_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Tag_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
Tag_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
Tag_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
Tag_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Tag_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Tag_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Tag_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Tag_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Tag_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Tag_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Tag_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Tag_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
Tag_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
Tag_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Tag_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
Tag_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
Tag_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Tag_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Tag_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
Tag_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
Tag_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tag_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tag_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Tag_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Tag_BUART_sRX_RxSts__3__MASK EQU 0x08
Tag_BUART_sRX_RxSts__3__POS EQU 3
Tag_BUART_sRX_RxSts__4__MASK EQU 0x10
Tag_BUART_sRX_RxSts__4__POS EQU 4
Tag_BUART_sRX_RxSts__5__MASK EQU 0x20
Tag_BUART_sRX_RxSts__5__POS EQU 5
Tag_BUART_sRX_RxSts__MASK EQU 0x38
Tag_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
Tag_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Tag_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
Tag_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
Tag_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Tag_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Tag_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
Tag_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
Tag_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Tag_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Tag_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Tag_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Tag_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Tag_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Tag_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Tag_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Tag_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
Tag_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
Tag_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Tag_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
Tag_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
Tag_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Tag_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Tag_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
Tag_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
Tag_BUART_sTX_TxSts__0__MASK EQU 0x01
Tag_BUART_sTX_TxSts__0__POS EQU 0
Tag_BUART_sTX_TxSts__1__MASK EQU 0x02
Tag_BUART_sTX_TxSts__1__POS EQU 1
Tag_BUART_sTX_TxSts__2__MASK EQU 0x04
Tag_BUART_sTX_TxSts__2__POS EQU 2
Tag_BUART_sTX_TxSts__3__MASK EQU 0x08
Tag_BUART_sTX_TxSts__3__POS EQU 3
Tag_BUART_sTX_TxSts__MASK EQU 0x0F
Tag_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
Tag_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Tag_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* Tag_IntClock */
Tag_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Tag_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Tag_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Tag_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Tag_IntClock__INDEX EQU 0x02
Tag_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Tag_IntClock__PM_ACT_MSK EQU 0x04
Tag_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Tag_IntClock__PM_STBY_MSK EQU 0x04

/* Tag_RXInternalInterrupt */
Tag_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Tag_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Tag_RXInternalInterrupt__INTC_MASK EQU 0x20
Tag_RXInternalInterrupt__INTC_NUMBER EQU 5
Tag_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Tag_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Tag_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Tag_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD1_BUART */
LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LCD1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LCD1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
LCD1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LCD1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
LCD1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LCD1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
LCD1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
LCD1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
LCD1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
LCD1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
LCD1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
LCD1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
LCD1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LCD1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
LCD1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
LCD1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
LCD1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
LCD1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
LCD1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
LCD1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
LCD1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
LCD1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LCD1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
LCD1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
LCD1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
LCD1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LCD1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
LCD1_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD1_BUART_sRX_RxSts__3__POS EQU 3
LCD1_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD1_BUART_sRX_RxSts__4__POS EQU 4
LCD1_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD1_BUART_sRX_RxSts__5__POS EQU 5
LCD1_BUART_sRX_RxSts__MASK EQU 0x38
LCD1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
LCD1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LCD1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
LCD1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
LCD1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
LCD1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
LCD1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
LCD1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
LCD1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
LCD1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
LCD1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
LCD1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
LCD1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
LCD1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
LCD1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
LCD1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
LCD1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
LCD1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
LCD1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
LCD1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
LCD1_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD1_BUART_sTX_TxSts__0__POS EQU 0
LCD1_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD1_BUART_sTX_TxSts__1__POS EQU 1
LCD1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
LCD1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
LCD1_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD1_BUART_sTX_TxSts__2__POS EQU 2
LCD1_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD1_BUART_sTX_TxSts__3__POS EQU 3
LCD1_BUART_sTX_TxSts__MASK EQU 0x0F
LCD1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
LCD1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
LCD1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST

/* LCD1_IntClock */
LCD1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LCD1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LCD1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LCD1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD1_IntClock__INDEX EQU 0x01
LCD1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD1_IntClock__PM_ACT_MSK EQU 0x02
LCD1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD1_IntClock__PM_STBY_MSK EQU 0x02

/* LCD1_RXInternalInterrupt */
LCD1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD1_RXInternalInterrupt__INTC_MASK EQU 0x04
LCD1_RXInternalInterrupt__INTC_NUMBER EQU 2
LCD1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LCD1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
LCD1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD2_BUART */
LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
LCD2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LCD2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
LCD2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
LCD2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
LCD2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
LCD2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
LCD2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
LCD2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
LCD2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
LCD2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
LCD2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
LCD2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
LCD2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
LCD2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
LCD2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LCD2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
LCD2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
LCD2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
LCD2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LCD2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
LCD2_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD2_BUART_sRX_RxSts__3__POS EQU 3
LCD2_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD2_BUART_sRX_RxSts__4__POS EQU 4
LCD2_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD2_BUART_sRX_RxSts__5__POS EQU 5
LCD2_BUART_sRX_RxSts__MASK EQU 0x38
LCD2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
LCD2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LCD2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
LCD2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
LCD2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
LCD2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
LCD2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
LCD2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LCD2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
LCD2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
LCD2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
LCD2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
LCD2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
LCD2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
LCD2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
LCD2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
LCD2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LCD2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
LCD2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
LCD2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
LCD2_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD2_BUART_sTX_TxSts__0__POS EQU 0
LCD2_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD2_BUART_sTX_TxSts__1__POS EQU 1
LCD2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LCD2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
LCD2_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD2_BUART_sTX_TxSts__2__POS EQU 2
LCD2_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD2_BUART_sTX_TxSts__3__POS EQU 3
LCD2_BUART_sTX_TxSts__MASK EQU 0x0F
LCD2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
LCD2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LCD2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST

/* LCD2_IntClock */
LCD2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
LCD2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
LCD2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
LCD2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD2_IntClock__INDEX EQU 0x03
LCD2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD2_IntClock__PM_ACT_MSK EQU 0x08
LCD2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD2_IntClock__PM_STBY_MSK EQU 0x08

/* LCD2_RXInternalInterrupt */
LCD2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD2_RXInternalInterrupt__INTC_MASK EQU 0x08
LCD2_RXInternalInterrupt__INTC_NUMBER EQU 3
LCD2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LCD2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
LCD2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_1_I2C_FF */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_PL */
Rx_PL__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Rx_PL__0__MASK EQU 0x10
Rx_PL__0__PC EQU CYREG_PRT5_PC4
Rx_PL__0__PORT EQU 5
Rx_PL__0__SHIFT EQU 4
Rx_PL__AG EQU CYREG_PRT5_AG
Rx_PL__AMUX EQU CYREG_PRT5_AMUX
Rx_PL__BIE EQU CYREG_PRT5_BIE
Rx_PL__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_PL__BYP EQU CYREG_PRT5_BYP
Rx_PL__CTL EQU CYREG_PRT5_CTL
Rx_PL__DM0 EQU CYREG_PRT5_DM0
Rx_PL__DM1 EQU CYREG_PRT5_DM1
Rx_PL__DM2 EQU CYREG_PRT5_DM2
Rx_PL__DR EQU CYREG_PRT5_DR
Rx_PL__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_PL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_PL__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_PL__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_PL__MASK EQU 0x10
Rx_PL__PORT EQU 5
Rx_PL__PRT EQU CYREG_PRT5_PRT
Rx_PL__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_PL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_PL__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_PL__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_PL__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_PL__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_PL__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_PL__PS EQU CYREG_PRT5_PS
Rx_PL__SHIFT EQU 4
Rx_PL__SLW EQU CYREG_PRT5_SLW

/* Rx_TW */
Rx_TW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rx_TW__0__MASK EQU 0x04
Rx_TW__0__PC EQU CYREG_PRT2_PC2
Rx_TW__0__PORT EQU 2
Rx_TW__0__SHIFT EQU 2
Rx_TW__AG EQU CYREG_PRT2_AG
Rx_TW__AMUX EQU CYREG_PRT2_AMUX
Rx_TW__BIE EQU CYREG_PRT2_BIE
Rx_TW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_TW__BYP EQU CYREG_PRT2_BYP
Rx_TW__CTL EQU CYREG_PRT2_CTL
Rx_TW__DM0 EQU CYREG_PRT2_DM0
Rx_TW__DM1 EQU CYREG_PRT2_DM1
Rx_TW__DM2 EQU CYREG_PRT2_DM2
Rx_TW__DR EQU CYREG_PRT2_DR
Rx_TW__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_TW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_TW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_TW__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_TW__MASK EQU 0x04
Rx_TW__PORT EQU 2
Rx_TW__PRT EQU CYREG_PRT2_PRT
Rx_TW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_TW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_TW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_TW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_TW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_TW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_TW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_TW__PS EQU CYREG_PRT2_PS
Rx_TW__SHIFT EQU 2
Rx_TW__SLW EQU CYREG_PRT2_SLW

/* Tx_PL */
Tx_PL__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Tx_PL__0__MASK EQU 0x20
Tx_PL__0__PC EQU CYREG_PRT5_PC5
Tx_PL__0__PORT EQU 5
Tx_PL__0__SHIFT EQU 5
Tx_PL__AG EQU CYREG_PRT5_AG
Tx_PL__AMUX EQU CYREG_PRT5_AMUX
Tx_PL__BIE EQU CYREG_PRT5_BIE
Tx_PL__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_PL__BYP EQU CYREG_PRT5_BYP
Tx_PL__CTL EQU CYREG_PRT5_CTL
Tx_PL__DM0 EQU CYREG_PRT5_DM0
Tx_PL__DM1 EQU CYREG_PRT5_DM1
Tx_PL__DM2 EQU CYREG_PRT5_DM2
Tx_PL__DR EQU CYREG_PRT5_DR
Tx_PL__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_PL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_PL__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_PL__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_PL__MASK EQU 0x20
Tx_PL__PORT EQU 5
Tx_PL__PRT EQU CYREG_PRT5_PRT
Tx_PL__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_PL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_PL__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_PL__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_PL__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_PL__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_PL__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_PL__PS EQU CYREG_PRT5_PS
Tx_PL__SHIFT EQU 5
Tx_PL__SLW EQU CYREG_PRT5_SLW

/* Tx_TW */
Tx_TW__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_TW__0__MASK EQU 0x02
Tx_TW__0__PC EQU CYREG_PRT2_PC1
Tx_TW__0__PORT EQU 2
Tx_TW__0__SHIFT EQU 1
Tx_TW__AG EQU CYREG_PRT2_AG
Tx_TW__AMUX EQU CYREG_PRT2_AMUX
Tx_TW__BIE EQU CYREG_PRT2_BIE
Tx_TW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_TW__BYP EQU CYREG_PRT2_BYP
Tx_TW__CTL EQU CYREG_PRT2_CTL
Tx_TW__DM0 EQU CYREG_PRT2_DM0
Tx_TW__DM1 EQU CYREG_PRT2_DM1
Tx_TW__DM2 EQU CYREG_PRT2_DM2
Tx_TW__DR EQU CYREG_PRT2_DR
Tx_TW__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_TW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_TW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_TW__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_TW__MASK EQU 0x02
Tx_TW__PORT EQU 2
Tx_TW__PRT EQU CYREG_PRT2_PRT
Tx_TW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_TW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_TW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_TW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_TW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_TW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_TW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_TW__PS EQU CYREG_PRT2_PS
Tx_TW__SHIFT EQU 1
Tx_TW__SLW EQU CYREG_PRT2_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x20000
isr_1__INTC_NUMBER EQU 17
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x40000
isr_2__INTC_NUMBER EQU 18
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_3 */
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x80000
isr_3__INTC_NUMBER EQU 19
isr_3__INTC_PRIOR_NUM EQU 7
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_4 */
isr_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4__INTC_MASK EQU 0x100000
isr_4__INTC_NUMBER EQU 20
isr_4__INTC_PRIOR_NUM EQU 7
isr_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_20
isr_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Beagle_BUART */
Beagle_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Beagle_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Beagle_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Beagle_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Beagle_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Beagle_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Beagle_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Beagle_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Beagle_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Beagle_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Beagle_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Beagle_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Beagle_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
Beagle_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Beagle_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Beagle_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Beagle_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Beagle_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Beagle_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Beagle_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
Beagle_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Beagle_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Beagle_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Beagle_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Beagle_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Beagle_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
Beagle_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Beagle_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Beagle_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Beagle_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Beagle_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Beagle_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Beagle_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Beagle_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Beagle_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
Beagle_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
Beagle_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Beagle_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
Beagle_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
Beagle_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Beagle_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Beagle_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
Beagle_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
Beagle_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Beagle_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Beagle_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Beagle_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Beagle_BUART_sRX_RxSts__3__MASK EQU 0x08
Beagle_BUART_sRX_RxSts__3__POS EQU 3
Beagle_BUART_sRX_RxSts__4__MASK EQU 0x10
Beagle_BUART_sRX_RxSts__4__POS EQU 4
Beagle_BUART_sRX_RxSts__5__MASK EQU 0x20
Beagle_BUART_sRX_RxSts__5__POS EQU 5
Beagle_BUART_sRX_RxSts__MASK EQU 0x38
Beagle_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
Beagle_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Beagle_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
Beagle_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
Beagle_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Beagle_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Beagle_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Beagle_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Beagle_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Beagle_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Beagle_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Beagle_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Beagle_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
Beagle_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
Beagle_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Beagle_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
Beagle_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
Beagle_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Beagle_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Beagle_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
Beagle_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
Beagle_BUART_sTX_TxSts__0__MASK EQU 0x01
Beagle_BUART_sTX_TxSts__0__POS EQU 0
Beagle_BUART_sTX_TxSts__1__MASK EQU 0x02
Beagle_BUART_sTX_TxSts__1__POS EQU 1
Beagle_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Beagle_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Beagle_BUART_sTX_TxSts__2__MASK EQU 0x04
Beagle_BUART_sTX_TxSts__2__POS EQU 2
Beagle_BUART_sTX_TxSts__3__MASK EQU 0x08
Beagle_BUART_sTX_TxSts__3__POS EQU 3
Beagle_BUART_sTX_TxSts__MASK EQU 0x0F
Beagle_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
Beagle_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Beagle_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

/* Beagle_IntClock */
Beagle_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Beagle_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Beagle_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Beagle_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Beagle_IntClock__INDEX EQU 0x00
Beagle_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Beagle_IntClock__PM_ACT_MSK EQU 0x01
Beagle_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Beagle_IntClock__PM_STBY_MSK EQU 0x01

/* Beagle_RXInternalInterrupt */
Beagle_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Beagle_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Beagle_RXInternalInterrupt__INTC_MASK EQU 0x01
Beagle_RXInternalInterrupt__INTC_NUMBER EQU 0
Beagle_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Beagle_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Beagle_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Beagle_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_B1 */
Pin_B1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_B1__0__MASK EQU 0x20
Pin_B1__0__PC EQU CYREG_PRT2_PC5
Pin_B1__0__PORT EQU 2
Pin_B1__0__SHIFT EQU 5
Pin_B1__AG EQU CYREG_PRT2_AG
Pin_B1__AMUX EQU CYREG_PRT2_AMUX
Pin_B1__BIE EQU CYREG_PRT2_BIE
Pin_B1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_B1__BYP EQU CYREG_PRT2_BYP
Pin_B1__CTL EQU CYREG_PRT2_CTL
Pin_B1__DM0 EQU CYREG_PRT2_DM0
Pin_B1__DM1 EQU CYREG_PRT2_DM1
Pin_B1__DM2 EQU CYREG_PRT2_DM2
Pin_B1__DR EQU CYREG_PRT2_DR
Pin_B1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_B1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_B1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_B1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_B1__MASK EQU 0x20
Pin_B1__PORT EQU 2
Pin_B1__PRT EQU CYREG_PRT2_PRT
Pin_B1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_B1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_B1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_B1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_B1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_B1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_B1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_B1__PS EQU CYREG_PRT2_PS
Pin_B1__SHIFT EQU 5
Pin_B1__SLW EQU CYREG_PRT2_SLW

/* Pin_B2 */
Pin_B2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_B2__0__MASK EQU 0x40
Pin_B2__0__PC EQU CYREG_PRT2_PC6
Pin_B2__0__PORT EQU 2
Pin_B2__0__SHIFT EQU 6
Pin_B2__AG EQU CYREG_PRT2_AG
Pin_B2__AMUX EQU CYREG_PRT2_AMUX
Pin_B2__BIE EQU CYREG_PRT2_BIE
Pin_B2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_B2__BYP EQU CYREG_PRT2_BYP
Pin_B2__CTL EQU CYREG_PRT2_CTL
Pin_B2__DM0 EQU CYREG_PRT2_DM0
Pin_B2__DM1 EQU CYREG_PRT2_DM1
Pin_B2__DM2 EQU CYREG_PRT2_DM2
Pin_B2__DR EQU CYREG_PRT2_DR
Pin_B2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_B2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_B2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_B2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_B2__MASK EQU 0x40
Pin_B2__PORT EQU 2
Pin_B2__PRT EQU CYREG_PRT2_PRT
Pin_B2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_B2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_B2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_B2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_B2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_B2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_B2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_B2__PS EQU CYREG_PRT2_PS
Pin_B2__SHIFT EQU 6
Pin_B2__SLW EQU CYREG_PRT2_SLW

/* Pin_B3 */
Pin_B3__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_B3__0__MASK EQU 0x80
Pin_B3__0__PC EQU CYREG_PRT2_PC7
Pin_B3__0__PORT EQU 2
Pin_B3__0__SHIFT EQU 7
Pin_B3__AG EQU CYREG_PRT2_AG
Pin_B3__AMUX EQU CYREG_PRT2_AMUX
Pin_B3__BIE EQU CYREG_PRT2_BIE
Pin_B3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_B3__BYP EQU CYREG_PRT2_BYP
Pin_B3__CTL EQU CYREG_PRT2_CTL
Pin_B3__DM0 EQU CYREG_PRT2_DM0
Pin_B3__DM1 EQU CYREG_PRT2_DM1
Pin_B3__DM2 EQU CYREG_PRT2_DM2
Pin_B3__DR EQU CYREG_PRT2_DR
Pin_B3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_B3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_B3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_B3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_B3__MASK EQU 0x80
Pin_B3__PORT EQU 2
Pin_B3__PRT EQU CYREG_PRT2_PRT
Pin_B3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_B3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_B3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_B3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_B3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_B3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_B3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_B3__PS EQU CYREG_PRT2_PS
Pin_B3__SHIFT EQU 7
Pin_B3__SLW EQU CYREG_PRT2_SLW

/* Pin_B4 */
Pin_B4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_B4__0__MASK EQU 0x80
Pin_B4__0__PC EQU CYREG_PRT1_PC7
Pin_B4__0__PORT EQU 1
Pin_B4__0__SHIFT EQU 7
Pin_B4__AG EQU CYREG_PRT1_AG
Pin_B4__AMUX EQU CYREG_PRT1_AMUX
Pin_B4__BIE EQU CYREG_PRT1_BIE
Pin_B4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_B4__BYP EQU CYREG_PRT1_BYP
Pin_B4__CTL EQU CYREG_PRT1_CTL
Pin_B4__DM0 EQU CYREG_PRT1_DM0
Pin_B4__DM1 EQU CYREG_PRT1_DM1
Pin_B4__DM2 EQU CYREG_PRT1_DM2
Pin_B4__DR EQU CYREG_PRT1_DR
Pin_B4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_B4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_B4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_B4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_B4__MASK EQU 0x80
Pin_B4__PORT EQU 1
Pin_B4__PRT EQU CYREG_PRT1_PRT
Pin_B4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_B4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_B4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_B4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_B4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_B4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_B4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_B4__PS EQU CYREG_PRT1_PS
Pin_B4__SHIFT EQU 7
Pin_B4__SLW EQU CYREG_PRT1_SLW

/* Rx_Tag */
Rx_Tag__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Rx_Tag__0__MASK EQU 0x02
Rx_Tag__0__PC EQU CYREG_PRT5_PC1
Rx_Tag__0__PORT EQU 5
Rx_Tag__0__SHIFT EQU 1
Rx_Tag__AG EQU CYREG_PRT5_AG
Rx_Tag__AMUX EQU CYREG_PRT5_AMUX
Rx_Tag__BIE EQU CYREG_PRT5_BIE
Rx_Tag__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_Tag__BYP EQU CYREG_PRT5_BYP
Rx_Tag__CTL EQU CYREG_PRT5_CTL
Rx_Tag__DM0 EQU CYREG_PRT5_DM0
Rx_Tag__DM1 EQU CYREG_PRT5_DM1
Rx_Tag__DM2 EQU CYREG_PRT5_DM2
Rx_Tag__DR EQU CYREG_PRT5_DR
Rx_Tag__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_Tag__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_Tag__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_Tag__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_Tag__MASK EQU 0x02
Rx_Tag__PORT EQU 5
Rx_Tag__PRT EQU CYREG_PRT5_PRT
Rx_Tag__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_Tag__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_Tag__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_Tag__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_Tag__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_Tag__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_Tag__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_Tag__PS EQU CYREG_PRT5_PS
Rx_Tag__SHIFT EQU 1
Rx_Tag__SLW EQU CYREG_PRT5_SLW

/* Tx_Tag */
Tx_Tag__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Tx_Tag__0__MASK EQU 0x04
Tx_Tag__0__PC EQU CYREG_PRT5_PC2
Tx_Tag__0__PORT EQU 5
Tx_Tag__0__SHIFT EQU 2
Tx_Tag__AG EQU CYREG_PRT5_AG
Tx_Tag__AMUX EQU CYREG_PRT5_AMUX
Tx_Tag__BIE EQU CYREG_PRT5_BIE
Tx_Tag__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_Tag__BYP EQU CYREG_PRT5_BYP
Tx_Tag__CTL EQU CYREG_PRT5_CTL
Tx_Tag__DM0 EQU CYREG_PRT5_DM0
Tx_Tag__DM1 EQU CYREG_PRT5_DM1
Tx_Tag__DM2 EQU CYREG_PRT5_DM2
Tx_Tag__DR EQU CYREG_PRT5_DR
Tx_Tag__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_Tag__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_Tag__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_Tag__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_Tag__MASK EQU 0x04
Tx_Tag__PORT EQU 5
Tx_Tag__PRT EQU CYREG_PRT5_PRT
Tx_Tag__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_Tag__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_Tag__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_Tag__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_Tag__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_Tag__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_Tag__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_Tag__PS EQU CYREG_PRT5_PS
Tx_Tag__SHIFT EQU 2
Tx_Tag__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

/* Pump_AL_BUART */
Pump_AL_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Pump_AL_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Pump_AL_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Pump_AL_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Pump_AL_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Pump_AL_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Pump_AL_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Pump_AL_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Pump_AL_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Pump_AL_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Pump_AL_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Pump_AL_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Pump_AL_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
Pump_AL_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Pump_AL_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Pump_AL_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Pump_AL_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Pump_AL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Pump_AL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Pump_AL_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
Pump_AL_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Pump_AL_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
Pump_AL_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Pump_AL_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Pump_AL_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Pump_AL_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Pump_AL_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Pump_AL_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Pump_AL_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Pump_AL_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Pump_AL_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
Pump_AL_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
Pump_AL_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Pump_AL_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
Pump_AL_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
Pump_AL_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Pump_AL_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Pump_AL_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
Pump_AL_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
Pump_AL_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Pump_AL_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Pump_AL_BUART_sRX_RxSts__2__MASK EQU 0x04
Pump_AL_BUART_sRX_RxSts__2__POS EQU 2
Pump_AL_BUART_sRX_RxSts__3__MASK EQU 0x08
Pump_AL_BUART_sRX_RxSts__3__POS EQU 3
Pump_AL_BUART_sRX_RxSts__4__MASK EQU 0x10
Pump_AL_BUART_sRX_RxSts__4__POS EQU 4
Pump_AL_BUART_sRX_RxSts__5__MASK EQU 0x20
Pump_AL_BUART_sRX_RxSts__5__POS EQU 5
Pump_AL_BUART_sRX_RxSts__MASK EQU 0x3C
Pump_AL_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
Pump_AL_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Pump_AL_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
Pump_AL_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Pump_AL_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Pump_AL_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Pump_AL_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Pump_AL_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Pump_AL_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Pump_AL_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Pump_AL_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Pump_AL_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
Pump_AL_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
Pump_AL_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Pump_AL_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
Pump_AL_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
Pump_AL_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Pump_AL_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Pump_AL_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
Pump_AL_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
Pump_AL_BUART_sTX_TxSts__0__MASK EQU 0x01
Pump_AL_BUART_sTX_TxSts__0__POS EQU 0
Pump_AL_BUART_sTX_TxSts__1__MASK EQU 0x02
Pump_AL_BUART_sTX_TxSts__1__POS EQU 1
Pump_AL_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Pump_AL_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Pump_AL_BUART_sTX_TxSts__2__MASK EQU 0x04
Pump_AL_BUART_sTX_TxSts__2__POS EQU 2
Pump_AL_BUART_sTX_TxSts__3__MASK EQU 0x08
Pump_AL_BUART_sTX_TxSts__3__POS EQU 3
Pump_AL_BUART_sTX_TxSts__MASK EQU 0x0F
Pump_AL_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
Pump_AL_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Pump_AL_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST

/* Pump_AL_RXInternalInterrupt */
Pump_AL_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Pump_AL_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Pump_AL_RXInternalInterrupt__INTC_MASK EQU 0x10
Pump_AL_RXInternalInterrupt__INTC_NUMBER EQU 4
Pump_AL_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Pump_AL_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
Pump_AL_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Pump_AL_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_LCD1 */
Rx_LCD1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Rx_LCD1__0__MASK EQU 0x20
Rx_LCD1__0__PC EQU CYREG_IO_PC_PRT15_PC5
Rx_LCD1__0__PORT EQU 15
Rx_LCD1__0__SHIFT EQU 5
Rx_LCD1__AG EQU CYREG_PRT15_AG
Rx_LCD1__AMUX EQU CYREG_PRT15_AMUX
Rx_LCD1__BIE EQU CYREG_PRT15_BIE
Rx_LCD1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_LCD1__BYP EQU CYREG_PRT15_BYP
Rx_LCD1__CTL EQU CYREG_PRT15_CTL
Rx_LCD1__DM0 EQU CYREG_PRT15_DM0
Rx_LCD1__DM1 EQU CYREG_PRT15_DM1
Rx_LCD1__DM2 EQU CYREG_PRT15_DM2
Rx_LCD1__DR EQU CYREG_PRT15_DR
Rx_LCD1__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_LCD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_LCD1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_LCD1__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_LCD1__MASK EQU 0x20
Rx_LCD1__PORT EQU 15
Rx_LCD1__PRT EQU CYREG_PRT15_PRT
Rx_LCD1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_LCD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_LCD1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_LCD1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_LCD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_LCD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_LCD1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_LCD1__PS EQU CYREG_PRT15_PS
Rx_LCD1__SHIFT EQU 5
Rx_LCD1__SLW EQU CYREG_PRT15_SLW

/* Rx_LCD2 */
Rx_LCD2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Rx_LCD2__0__MASK EQU 0x02
Rx_LCD2__0__PC EQU CYREG_PRT6_PC1
Rx_LCD2__0__PORT EQU 6
Rx_LCD2__0__SHIFT EQU 1
Rx_LCD2__AG EQU CYREG_PRT6_AG
Rx_LCD2__AMUX EQU CYREG_PRT6_AMUX
Rx_LCD2__BIE EQU CYREG_PRT6_BIE
Rx_LCD2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_LCD2__BYP EQU CYREG_PRT6_BYP
Rx_LCD2__CTL EQU CYREG_PRT6_CTL
Rx_LCD2__DM0 EQU CYREG_PRT6_DM0
Rx_LCD2__DM1 EQU CYREG_PRT6_DM1
Rx_LCD2__DM2 EQU CYREG_PRT6_DM2
Rx_LCD2__DR EQU CYREG_PRT6_DR
Rx_LCD2__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_LCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_LCD2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_LCD2__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_LCD2__MASK EQU 0x02
Rx_LCD2__PORT EQU 6
Rx_LCD2__PRT EQU CYREG_PRT6_PRT
Rx_LCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_LCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_LCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_LCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_LCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_LCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_LCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_LCD2__PS EQU CYREG_PRT6_PS
Rx_LCD2__SHIFT EQU 1
Rx_LCD2__SLW EQU CYREG_PRT6_SLW

/* Tx_LCD1 */
Tx_LCD1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Tx_LCD1__0__MASK EQU 0x10
Tx_LCD1__0__PC EQU CYREG_IO_PC_PRT15_PC4
Tx_LCD1__0__PORT EQU 15
Tx_LCD1__0__SHIFT EQU 4
Tx_LCD1__AG EQU CYREG_PRT15_AG
Tx_LCD1__AMUX EQU CYREG_PRT15_AMUX
Tx_LCD1__BIE EQU CYREG_PRT15_BIE
Tx_LCD1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_LCD1__BYP EQU CYREG_PRT15_BYP
Tx_LCD1__CTL EQU CYREG_PRT15_CTL
Tx_LCD1__DM0 EQU CYREG_PRT15_DM0
Tx_LCD1__DM1 EQU CYREG_PRT15_DM1
Tx_LCD1__DM2 EQU CYREG_PRT15_DM2
Tx_LCD1__DR EQU CYREG_PRT15_DR
Tx_LCD1__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_LCD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_LCD1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_LCD1__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_LCD1__MASK EQU 0x10
Tx_LCD1__PORT EQU 15
Tx_LCD1__PRT EQU CYREG_PRT15_PRT
Tx_LCD1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_LCD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_LCD1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_LCD1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_LCD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_LCD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_LCD1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_LCD1__PS EQU CYREG_PRT15_PS
Tx_LCD1__SHIFT EQU 4
Tx_LCD1__SLW EQU CYREG_PRT15_SLW

/* Tx_LCD2 */
Tx_LCD2__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
Tx_LCD2__0__MASK EQU 0x04
Tx_LCD2__0__PC EQU CYREG_PRT6_PC2
Tx_LCD2__0__PORT EQU 6
Tx_LCD2__0__SHIFT EQU 2
Tx_LCD2__AG EQU CYREG_PRT6_AG
Tx_LCD2__AMUX EQU CYREG_PRT6_AMUX
Tx_LCD2__BIE EQU CYREG_PRT6_BIE
Tx_LCD2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_LCD2__BYP EQU CYREG_PRT6_BYP
Tx_LCD2__CTL EQU CYREG_PRT6_CTL
Tx_LCD2__DM0 EQU CYREG_PRT6_DM0
Tx_LCD2__DM1 EQU CYREG_PRT6_DM1
Tx_LCD2__DM2 EQU CYREG_PRT6_DM2
Tx_LCD2__DR EQU CYREG_PRT6_DR
Tx_LCD2__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_LCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_LCD2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_LCD2__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_LCD2__MASK EQU 0x04
Tx_LCD2__PORT EQU 6
Tx_LCD2__PRT EQU CYREG_PRT6_PRT
Tx_LCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_LCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_LCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_LCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_LCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_LCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_LCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_LCD2__PS EQU CYREG_PRT6_PS
Tx_LCD2__SHIFT EQU 2
Tx_LCD2__SLW EQU CYREG_PRT6_SLW

/* Code_Bar_BUART */
Code_Bar_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Code_Bar_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Code_Bar_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Code_Bar_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Code_Bar_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Code_Bar_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Code_Bar_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Code_Bar_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Code_Bar_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Code_Bar_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Code_Bar_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Code_Bar_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Code_Bar_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
Code_Bar_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Code_Bar_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Code_Bar_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Code_Bar_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
Code_Bar_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Code_Bar_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Code_Bar_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
Code_Bar_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Code_Bar_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
Code_Bar_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Code_Bar_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Code_Bar_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Code_Bar_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Code_Bar_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Code_Bar_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Code_Bar_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Code_Bar_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Code_Bar_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
Code_Bar_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
Code_Bar_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Code_Bar_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
Code_Bar_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
Code_Bar_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Code_Bar_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Code_Bar_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
Code_Bar_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
Code_Bar_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Code_Bar_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Code_Bar_BUART_sRX_RxSts__3__MASK EQU 0x08
Code_Bar_BUART_sRX_RxSts__3__POS EQU 3
Code_Bar_BUART_sRX_RxSts__4__MASK EQU 0x10
Code_Bar_BUART_sRX_RxSts__4__POS EQU 4
Code_Bar_BUART_sRX_RxSts__5__MASK EQU 0x20
Code_Bar_BUART_sRX_RxSts__5__POS EQU 5
Code_Bar_BUART_sRX_RxSts__MASK EQU 0x38
Code_Bar_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
Code_Bar_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Code_Bar_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Code_Bar_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Code_Bar_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Code_Bar_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Code_Bar_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Code_Bar_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Code_Bar_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Code_Bar_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Code_Bar_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Code_Bar_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
Code_Bar_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
Code_Bar_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Code_Bar_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
Code_Bar_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
Code_Bar_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Code_Bar_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Code_Bar_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
Code_Bar_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
Code_Bar_BUART_sTX_TxSts__0__MASK EQU 0x01
Code_Bar_BUART_sTX_TxSts__0__POS EQU 0
Code_Bar_BUART_sTX_TxSts__1__MASK EQU 0x02
Code_Bar_BUART_sTX_TxSts__1__POS EQU 1
Code_Bar_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Code_Bar_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Code_Bar_BUART_sTX_TxSts__2__MASK EQU 0x04
Code_Bar_BUART_sTX_TxSts__2__POS EQU 2
Code_Bar_BUART_sTX_TxSts__3__MASK EQU 0x08
Code_Bar_BUART_sTX_TxSts__3__POS EQU 3
Code_Bar_BUART_sTX_TxSts__MASK EQU 0x0F
Code_Bar_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
Code_Bar_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Code_Bar_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST

/* Code_Bar_IntClock */
Code_Bar_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Code_Bar_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Code_Bar_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Code_Bar_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Code_Bar_IntClock__INDEX EQU 0x04
Code_Bar_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Code_Bar_IntClock__PM_ACT_MSK EQU 0x10
Code_Bar_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Code_Bar_IntClock__PM_STBY_MSK EQU 0x10

/* Code_Bar_RXInternalInterrupt */
Code_Bar_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Code_Bar_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Code_Bar_RXInternalInterrupt__INTC_MASK EQU 0x02
Code_Bar_RXInternalInterrupt__INTC_NUMBER EQU 1
Code_Bar_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Code_Bar_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Code_Bar_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Code_Bar_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_Beagle */
Rx_Beagle__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Rx_Beagle__0__MASK EQU 0x01
Rx_Beagle__0__PC EQU CYREG_PRT4_PC0
Rx_Beagle__0__PORT EQU 4
Rx_Beagle__0__SHIFT EQU 0
Rx_Beagle__AG EQU CYREG_PRT4_AG
Rx_Beagle__AMUX EQU CYREG_PRT4_AMUX
Rx_Beagle__BIE EQU CYREG_PRT4_BIE
Rx_Beagle__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rx_Beagle__BYP EQU CYREG_PRT4_BYP
Rx_Beagle__CTL EQU CYREG_PRT4_CTL
Rx_Beagle__DM0 EQU CYREG_PRT4_DM0
Rx_Beagle__DM1 EQU CYREG_PRT4_DM1
Rx_Beagle__DM2 EQU CYREG_PRT4_DM2
Rx_Beagle__DR EQU CYREG_PRT4_DR
Rx_Beagle__INP_DIS EQU CYREG_PRT4_INP_DIS
Rx_Beagle__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rx_Beagle__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rx_Beagle__LCD_EN EQU CYREG_PRT4_LCD_EN
Rx_Beagle__MASK EQU 0x01
Rx_Beagle__PORT EQU 4
Rx_Beagle__PRT EQU CYREG_PRT4_PRT
Rx_Beagle__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rx_Beagle__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rx_Beagle__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rx_Beagle__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rx_Beagle__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rx_Beagle__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rx_Beagle__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rx_Beagle__PS EQU CYREG_PRT4_PS
Rx_Beagle__SHIFT EQU 0
Rx_Beagle__SLW EQU CYREG_PRT4_SLW

/* Tx_Beagle */
Tx_Beagle__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Tx_Beagle__0__MASK EQU 0x02
Tx_Beagle__0__PC EQU CYREG_PRT4_PC1
Tx_Beagle__0__PORT EQU 4
Tx_Beagle__0__SHIFT EQU 1
Tx_Beagle__AG EQU CYREG_PRT4_AG
Tx_Beagle__AMUX EQU CYREG_PRT4_AMUX
Tx_Beagle__BIE EQU CYREG_PRT4_BIE
Tx_Beagle__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_Beagle__BYP EQU CYREG_PRT4_BYP
Tx_Beagle__CTL EQU CYREG_PRT4_CTL
Tx_Beagle__DM0 EQU CYREG_PRT4_DM0
Tx_Beagle__DM1 EQU CYREG_PRT4_DM1
Tx_Beagle__DM2 EQU CYREG_PRT4_DM2
Tx_Beagle__DR EQU CYREG_PRT4_DR
Tx_Beagle__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_Beagle__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Tx_Beagle__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_Beagle__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_Beagle__MASK EQU 0x02
Tx_Beagle__PORT EQU 4
Tx_Beagle__PRT EQU CYREG_PRT4_PRT
Tx_Beagle__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_Beagle__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_Beagle__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_Beagle__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_Beagle__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_Beagle__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_Beagle__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_Beagle__PS EQU CYREG_PRT4_PS
Tx_Beagle__SHIFT EQU 1
Tx_Beagle__SLW EQU CYREG_PRT4_SLW

/* Waitable_1_TimerHW */
Waitable_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Waitable_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Waitable_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Waitable_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Waitable_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Waitable_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Waitable_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Waitable_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Waitable_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Waitable_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Waitable_1_TimerHW__PM_ACT_MSK EQU 0x01
Waitable_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Waitable_1_TimerHW__PM_STBY_MSK EQU 0x01
Waitable_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Waitable_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Waitable_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Waitable_2_TimerHW */
Waitable_2_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Waitable_2_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Waitable_2_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Waitable_2_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Waitable_2_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Waitable_2_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Waitable_2_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Waitable_2_TimerHW__PER0 EQU CYREG_TMR1_PER0
Waitable_2_TimerHW__PER1 EQU CYREG_TMR1_PER1
Waitable_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Waitable_2_TimerHW__PM_ACT_MSK EQU 0x02
Waitable_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Waitable_2_TimerHW__PM_STBY_MSK EQU 0x02
Waitable_2_TimerHW__RT0 EQU CYREG_TMR1_RT0
Waitable_2_TimerHW__RT1 EQU CYREG_TMR1_RT1
Waitable_2_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Waitable_3_TimerHW */
Waitable_3_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Waitable_3_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Waitable_3_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Waitable_3_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Waitable_3_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Waitable_3_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Waitable_3_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Waitable_3_TimerHW__PER0 EQU CYREG_TMR2_PER0
Waitable_3_TimerHW__PER1 EQU CYREG_TMR2_PER1
Waitable_3_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Waitable_3_TimerHW__PM_ACT_MSK EQU 0x04
Waitable_3_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Waitable_3_TimerHW__PM_STBY_MSK EQU 0x04
Waitable_3_TimerHW__RT0 EQU CYREG_TMR2_RT0
Waitable_3_TimerHW__RT1 EQU CYREG_TMR2_RT1
Waitable_3_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* Waitable_4_TimerHW */
Waitable_4_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Waitable_4_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Waitable_4_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Waitable_4_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Waitable_4_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Waitable_4_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Waitable_4_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Waitable_4_TimerHW__PER0 EQU CYREG_TMR3_PER0
Waitable_4_TimerHW__PER1 EQU CYREG_TMR3_PER1
Waitable_4_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Waitable_4_TimerHW__PM_ACT_MSK EQU 0x08
Waitable_4_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Waitable_4_TimerHW__PM_STBY_MSK EQU 0x08
Waitable_4_TimerHW__RT0 EQU CYREG_TMR3_RT0
Waitable_4_TimerHW__RT1 EQU CYREG_TMR3_RT1
Waitable_4_TimerHW__SR0 EQU CYREG_TMR3_SR0

/* timer_clock_1 */
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x06
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x40
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x40

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 60000000
BCLK__BUS_CLK__KHZ EQU 60000
BCLK__BUS_CLK__MHZ EQU 60
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x2000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000803F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
