Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Mar 21 14:50:33 2025
| Host         : cesare-desktop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file net_16_4_fpga_timing_summary_routed.rpt -pb net_16_4_fpga_timing_summary_routed.pb -rpx net_16_4_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : net_16_4_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (14)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: SWITCH_SEL_OUT[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SWITCH_SEL_OUT[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     switch_0/OUTPUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     switch_0/OUTPUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     switch_0/OUTPUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     switch_0/OUTPUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     switch_0/OUTPUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     switch_0/OUTPUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     switch_0/OUTPUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     switch_0/OUTPUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     switch_1/OUTPUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     switch_0/OUTPUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     switch_0/OUTPUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     switch_0/OUTPUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     switch_0/OUTPUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     switch_0/OUTPUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     switch_0/OUTPUT_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCH_SEL_IN[1]
                            (input port)
  Destination:            net/demux0/y_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.847ns  (logic 1.440ns (18.352%)  route 6.407ns (81.648%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SWITCH_SEL_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SWITCH_SEL_IN_IBUF[1]_inst/O
                         net (fo=3, routed)           4.891     5.858    switch_1/SWITCH_SEL_IN_IBUF[1]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     5.982 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.982    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     6.227 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     6.227    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     6.331 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.516     7.847    net/demux0/D[0]
    SLICE_X0Y102         LDCE                                         r  net/demux0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_SEL_IN[1]
                            (input port)
  Destination:            net/demux0/y_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 1.440ns (18.466%)  route 6.358ns (81.534%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SWITCH_SEL_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SWITCH_SEL_IN_IBUF[1]_inst/O
                         net (fo=3, routed)           4.891     5.858    switch_1/SWITCH_SEL_IN_IBUF[1]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     5.982 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.982    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     6.227 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     6.227    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     6.331 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.467     7.798    net/demux0/D[0]
    SLICE_X0Y101         LDCE                                         r  net/demux0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_SEL_IN[1]
                            (input port)
  Destination:            net/demux0/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 1.440ns (18.820%)  route 6.211ns (81.180%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SWITCH_SEL_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SWITCH_SEL_IN_IBUF[1]_inst/O
                         net (fo=3, routed)           4.891     5.858    switch_1/SWITCH_SEL_IN_IBUF[1]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     5.982 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.982    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     6.227 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     6.227    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     6.331 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.321     7.651    net/demux0/D[0]
    SLICE_X1Y102         LDCE                                         r  net/demux0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_SEL_IN[1]
                            (input port)
  Destination:            net/demux0/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 1.440ns (19.746%)  route 5.853ns (80.254%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SWITCH_SEL_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SWITCH_SEL_IN_IBUF[1]_inst/O
                         net (fo=3, routed)           4.891     5.858    switch_1/SWITCH_SEL_IN_IBUF[1]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.124     5.982 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.982    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.245     6.227 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     6.227    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.104     6.331 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.962     7.293    net/demux0/D[0]
    SLICE_X0Y88          LDCE                                         r  net/demux0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 4.281ns (67.595%)  route 2.053ns (32.405%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  net/demux0/y_reg[0]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  net/demux0/y_reg[0]/Q
                         net (fo=1, routed)           2.053     2.814    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.334 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.334    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 4.318ns (69.777%)  route 1.870ns (30.223%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  net/demux0/y_reg[3]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  net/demux0/y_reg[3]/Q
                         net (fo=1, routed)           1.870     2.637    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.188 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.188    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 4.112ns (66.621%)  route 2.060ns (33.379%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  net/demux0/y_reg[2]/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  net/demux0/y_reg[2]/Q
                         net (fo=1, routed)           2.060     2.619    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.172 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.172    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 4.094ns (71.004%)  route 1.672ns (28.996%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  net/demux0/y_reg[1]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  net/demux0/y_reg[1]/Q
                         net (fo=1, routed)           1.672     2.231    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.766 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.766    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCH_SEL_IN[2]
                            (input port)
  Destination:            net/demux0/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.366ns (30.664%)  route 0.827ns (69.336%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SWITCH_SEL_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SWITCH_SEL_IN_IBUF[2]_inst/O
                         net (fo=2, routed)           0.454     0.704    switch_1/SWITCH_SEL_IN_IBUF[2]
    SLICE_X0Y76          MUXF7 (Prop_muxf7_S_O)       0.093     0.797 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.797    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     0.820 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.374     1.193    net/demux0/D[0]
    SLICE_X0Y88          LDCE                                         r  net/demux0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_SEL_IN[2]
                            (input port)
  Destination:            net/demux0/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.366ns (26.783%)  route 1.000ns (73.217%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SWITCH_SEL_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SWITCH_SEL_IN_IBUF[2]_inst/O
                         net (fo=2, routed)           0.454     0.704    switch_1/SWITCH_SEL_IN_IBUF[2]
    SLICE_X0Y76          MUXF7 (Prop_muxf7_S_O)       0.093     0.797 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.797    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     0.820 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.547     1.366    net/demux0/D[0]
    SLICE_X1Y102         LDCE                                         r  net/demux0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_SEL_IN[2]
                            (input port)
  Destination:            net/demux0/y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.427ns  (logic 0.366ns (25.643%)  route 1.061ns (74.357%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SWITCH_SEL_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SWITCH_SEL_IN_IBUF[2]_inst/O
                         net (fo=2, routed)           0.454     0.704    switch_1/SWITCH_SEL_IN_IBUF[2]
    SLICE_X0Y76          MUXF7 (Prop_muxf7_S_O)       0.093     0.797 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.797    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     0.820 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.607     1.427    net/demux0/D[0]
    SLICE_X0Y101         LDCE                                         r  net/demux0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_SEL_IN[2]
                            (input port)
  Destination:            net/demux0/y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.366ns (25.546%)  route 1.066ns (74.454%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SWITCH_SEL_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_SEL_IN[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SWITCH_SEL_IN_IBUF[2]_inst/O
                         net (fo=2, routed)           0.454     0.704    switch_1/SWITCH_SEL_IN_IBUF[2]
    SLICE_X0Y76          MUXF7 (Prop_muxf7_S_O)       0.093     0.797 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.797    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     0.820 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.613     1.432    net/demux0/D[0]
    SLICE_X0Y102         LDCE                                         r  net/demux0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.394ns (81.190%)  route 0.323ns (18.810%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  net/demux0/y_reg[1]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  net/demux0/y_reg[1]/Q
                         net (fo=1, routed)           0.323     0.481    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.717 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.717    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.476ns (78.261%)  route 0.410ns (21.739%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  net/demux0/y_reg[3]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  net/demux0/y_reg[3]/Q
                         net (fo=1, routed)           0.410     0.635    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.886 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.886    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.411ns (74.421%)  route 0.485ns (25.579%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  net/demux0/y_reg[2]/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  net/demux0/y_reg[2]/Q
                         net (fo=1, routed)           0.485     0.643    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.896 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.896    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net/demux0/y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.441ns (74.263%)  route 0.500ns (25.737%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  net/demux0/y_reg[0]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  net/demux0/y_reg[0]/Q
                         net (fo=1, routed)           0.500     0.720    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.941 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.941    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_0/OUTPUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.262ns  (logic 0.886ns (27.164%)  route 2.376ns (72.836%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.708     5.311    switch_0/CLK
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  switch_0/OUTPUT_reg[2]/Q
                         net (fo=1, routed)           0.860     6.627    switch_0/OUTPUT[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.751 r  switch_0/y_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     6.751    switch_0/y_reg[3]_i_7_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     6.963 r  switch_0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     6.963    switch_1/y_reg[2]
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I1_O)      0.094     7.057 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.516     8.572    net/demux0/D[0]
    SLICE_X0Y102         LDCE                                         r  net/demux0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_0/OUTPUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.213ns  (logic 0.886ns (27.573%)  route 2.327ns (72.427%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.708     5.311    switch_0/CLK
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  switch_0/OUTPUT_reg[2]/Q
                         net (fo=1, routed)           0.860     6.627    switch_0/OUTPUT[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.751 r  switch_0/y_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     6.751    switch_0/y_reg[3]_i_7_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     6.963 r  switch_0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     6.963    switch_1/y_reg[2]
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I1_O)      0.094     7.057 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.467     8.524    net/demux0/D[0]
    SLICE_X0Y101         LDCE                                         r  net/demux0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_0/OUTPUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.886ns (28.892%)  route 2.181ns (71.108%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.708     5.311    switch_0/CLK
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  switch_0/OUTPUT_reg[2]/Q
                         net (fo=1, routed)           0.860     6.627    switch_0/OUTPUT[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.751 r  switch_0/y_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     6.751    switch_0/y_reg[3]_i_7_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     6.963 r  switch_0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     6.963    switch_1/y_reg[2]
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I1_O)      0.094     7.057 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.321     8.377    net/demux0/D[0]
    SLICE_X1Y102         LDCE                                         r  net/demux0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_0/OUTPUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.886ns (32.722%)  route 1.822ns (67.278%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.708     5.311    switch_0/CLK
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  switch_0/OUTPUT_reg[2]/Q
                         net (fo=1, routed)           0.860     6.627    switch_0/OUTPUT[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.751 r  switch_0/y_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     6.751    switch_0/y_reg[3]_i_7_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     6.963 r  switch_0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     6.963    switch_1/y_reg[2]
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I1_O)      0.094     7.057 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.962     8.018    net/demux0/D[0]
    SLICE_X0Y88          LDCE                                         r  net/demux0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_1/OUTPUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.283ns (37.463%)  route 0.472ns (62.537%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.592     1.511    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  switch_1/OUTPUT_reg[5]/Q
                         net (fo=1, routed)           0.099     1.751    switch_1/OUTPUT_reg_n_0_[5]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.796    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.074     1.870 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.870    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     1.893 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.374     2.267    net/demux0/D[0]
    SLICE_X0Y88          LDCE                                         r  net/demux0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_1/OUTPUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.283ns (30.484%)  route 0.645ns (69.516%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.592     1.511    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  switch_1/OUTPUT_reg[5]/Q
                         net (fo=1, routed)           0.099     1.751    switch_1/OUTPUT_reg_n_0_[5]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.796    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.074     1.870 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.870    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     1.893 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.547     2.440    net/demux0/D[0]
    SLICE_X1Y102         LDCE                                         r  net/demux0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_1/OUTPUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.283ns (28.613%)  route 0.706ns (71.387%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.592     1.511    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  switch_1/OUTPUT_reg[5]/Q
                         net (fo=1, routed)           0.099     1.751    switch_1/OUTPUT_reg_n_0_[5]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.796    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.074     1.870 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.870    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     1.893 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.607     2.500    net/demux0/D[0]
    SLICE_X0Y101         LDCE                                         r  net/demux0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_1/OUTPUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            net/demux0/y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.283ns (28.457%)  route 0.711ns (71.543%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.592     1.511    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  switch_1/OUTPUT_reg[5]/Q
                         net (fo=1, routed)           0.099     1.751    switch_1/OUTPUT_reg_n_0_[5]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  switch_1/y_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.796    switch_1/y_reg[3]_i_6_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.074     1.870 r  switch_1/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.870    switch_1/y_reg[3]_i_3_n_0
    SLICE_X0Y76          MUXF8 (Prop_muxf8_I0_O)      0.023     1.893 r  switch_1/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.613     2.506    net/demux0/D[0]
    SLICE_X0Y102         LDCE                                         r  net/demux0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCH_INPUT[0]
                            (input port)
  Destination:            switch_0/OUTPUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.478ns (34.780%)  route 2.771ns (65.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCH_INPUT[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWITCH_INPUT_IBUF[0]_inst/O
                         net (fo=2, routed)           2.771     4.248    switch_0/D[0]
    SLICE_X0Y76          FDRE                                         r  switch_0/OUTPUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_0/CLK
    SLICE_X0Y76          FDRE                                         r  switch_0/OUTPUT_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            switch_1/OUTPUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.591ns (41.216%)  route 2.270ns (58.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.505     2.972    switch_1/BTNR_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.096 r  switch_1/OUTPUT[7]_i_1/O
                         net (fo=6, routed)           0.765     3.861    switch_1/p_0_in
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            switch_1/OUTPUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.591ns (41.216%)  route 2.270ns (58.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.505     2.972    switch_1/BTNR_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.096 r  switch_1/OUTPUT[7]_i_1/O
                         net (fo=6, routed)           0.765     3.861    switch_1/p_0_in
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[3]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            switch_1/OUTPUT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.591ns (41.216%)  route 2.270ns (58.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.505     2.972    switch_1/BTNR_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.096 r  switch_1/OUTPUT[7]_i_1/O
                         net (fo=6, routed)           0.765     3.861    switch_1/p_0_in
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[4]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            switch_1/OUTPUT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.591ns (41.216%)  route 2.270ns (58.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.505     2.972    switch_1/BTNR_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.096 r  switch_1/OUTPUT[7]_i_1/O
                         net (fo=6, routed)           0.765     3.861    switch_1/p_0_in
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            switch_1/OUTPUT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.591ns (41.216%)  route 2.270ns (58.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.505     2.972    switch_1/BTNR_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.096 r  switch_1/OUTPUT[7]_i_1/O
                         net (fo=6, routed)           0.765     3.861    switch_1/p_0_in
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[6]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            switch_1/OUTPUT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.591ns (41.216%)  route 2.270ns (58.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.505     2.972    switch_1/BTNR_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     3.096 r  switch_1/OUTPUT[7]_i_1/O
                         net (fo=6, routed)           0.765     3.861    switch_1/p_0_in
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[7]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[0]
                            (input port)
  Destination:            switch_1/OUTPUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 1.478ns (45.115%)  route 1.798ns (54.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCH_INPUT[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWITCH_INPUT_IBUF[0]_inst/O
                         net (fo=2, routed)           1.798     3.275    switch_1/OUTPUT_reg[7]_0[0]
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[0]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            switch_0/OUTPUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.209ns  (logic 1.612ns (50.224%)  route 1.598ns (49.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=1, routed)           1.057     2.545    switch_0/BTNL_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     2.669 r  switch_0/OUTPUT[7]_i_1__0/O
                         net (fo=8, routed)           0.541     3.209    switch_0/OUTPUT[7]_i_1__0_n_0
    SLICE_X0Y76          FDRE                                         r  switch_0/OUTPUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_0/CLK
    SLICE_X0Y76          FDRE                                         r  switch_0/OUTPUT_reg[0]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            switch_0/OUTPUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.209ns  (logic 1.612ns (50.224%)  route 1.598ns (49.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=1, routed)           1.057     2.545    switch_0/BTNL_IBUF
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.124     2.669 r  switch_0/OUTPUT[7]_i_1__0/O
                         net (fo=8, routed)           0.541     3.209    switch_0/OUTPUT[7]_i_1__0_n_0
    SLICE_X0Y76          FDRE                                         r  switch_0/OUTPUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.590     5.013    switch_0/CLK
    SLICE_X0Y76          FDRE                                         r  switch_0/OUTPUT_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCH_INPUT[4]
                            (input port)
  Destination:            switch_0/OUTPUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.260ns (42.095%)  route 0.358ns (57.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SWITCH_INPUT[4] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWITCH_INPUT_IBUF[4]_inst/O
                         net (fo=2, routed)           0.358     0.618    switch_0/D[4]
    SLICE_X0Y75          FDRE                                         r  switch_0/OUTPUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     2.026    switch_0/CLK
    SLICE_X0Y75          FDRE                                         r  switch_0/OUTPUT_reg[4]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[3]
                            (input port)
  Destination:            switch_0/OUTPUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.245ns (36.139%)  route 0.433ns (63.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCH_INPUT[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCH_INPUT_IBUF[3]_inst/O
                         net (fo=2, routed)           0.433     0.678    switch_0/D[3]
    SLICE_X0Y75          FDRE                                         r  switch_0/OUTPUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     2.026    switch_0/CLK
    SLICE_X0Y75          FDRE                                         r  switch_0/OUTPUT_reg[3]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[5]
                            (input port)
  Destination:            switch_1/OUTPUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.265ns (37.214%)  route 0.447ns (62.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SWITCH_INPUT[5] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SWITCH_INPUT_IBUF[5]_inst/O
                         net (fo=2, routed)           0.447     0.712    switch_1/OUTPUT_reg[7]_0[3]
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.862     2.027    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[5]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[4]
                            (input port)
  Destination:            switch_1/OUTPUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.260ns (34.954%)  route 0.484ns (65.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SWITCH_INPUT[4] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWITCH_INPUT_IBUF[4]_inst/O
                         net (fo=2, routed)           0.484     0.745    switch_1/OUTPUT_reg[7]_0[2]
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.862     2.027    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[4]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[3]
                            (input port)
  Destination:            switch_1/OUTPUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.245ns (32.488%)  route 0.509ns (67.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCH_INPUT[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCH_INPUT_IBUF[3]_inst/O
                         net (fo=2, routed)           0.509     0.754    switch_1/OUTPUT_reg[7]_0[1]
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.862     2.027    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[3]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[2]
                            (input port)
  Destination:            switch_0/OUTPUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.253ns (32.816%)  route 0.518ns (67.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SWITCH_INPUT[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SWITCH_INPUT_IBUF[2]_inst/O
                         net (fo=1, routed)           0.518     0.771    switch_0/D[2]
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.029    switch_0/CLK
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[2]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[6]
                            (input port)
  Destination:            switch_0/OUTPUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.262ns (33.956%)  route 0.509ns (66.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWITCH_INPUT[6] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWITCH_INPUT_IBUF[6]_inst/O
                         net (fo=2, routed)           0.509     0.771    switch_0/D[6]
    SLICE_X0Y75          FDRE                                         r  switch_0/OUTPUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     2.026    switch_0/CLK
    SLICE_X0Y75          FDRE                                         r  switch_0/OUTPUT_reg[6]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[5]
                            (input port)
  Destination:            switch_0/OUTPUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.265ns (34.310%)  route 0.507ns (65.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SWITCH_INPUT[5] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SWITCH_INPUT_IBUF[5]_inst/O
                         net (fo=2, routed)           0.507     0.772    switch_0/D[5]
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.029    switch_0/CLK
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[5]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[7]
                            (input port)
  Destination:            switch_1/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.275ns (34.928%)  route 0.513ns (65.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWITCH_INPUT[7] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWITCH_INPUT_IBUF[7]_inst/O
                         net (fo=2, routed)           0.513     0.789    switch_1/OUTPUT_reg[7]_0[5]
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.862     2.027    switch_1/CLK
    SLICE_X1Y76          FDRE                                         r  switch_1/OUTPUT_reg[7]/C

Slack:                    inf
  Source:                 SWITCH_INPUT[7]
                            (input port)
  Destination:            switch_0/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.275ns (34.450%)  route 0.524ns (65.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWITCH_INPUT[7] (IN)
                         net (fo=0)                   0.000     0.000    SWITCH_INPUT[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWITCH_INPUT_IBUF[7]_inst/O
                         net (fo=2, routed)           0.524     0.800    switch_0/D[7]
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.029    switch_0/CLK
    SLICE_X0Y77          FDRE                                         r  switch_0/OUTPUT_reg[7]/C





