<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> RB951G-2HnD m25p80.c MX25L512 detect issue</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 3 Jun 2015.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p269278">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">metsys</div>
					<div class="post-datetime">
						20 Mar 2015, 02:33					</div>
				</div>
				<div class="post-content content">
					<p>Hello!<br/>Please help me to have access to MX25L512E chip ({ &quot;mx25l512e&quot;,&nbsp; &nbsp;INFO(0xc22010, 0, 64 * 1024,&nbsp; &nbsp;1, SECT_4K) },) !<br/>log <a href="http://pastebin.com/Zi8mTSDB">http://pastebin.com/Zi8mTSDB</a><br/>Want to check settings and able to work via rbcfg (I have corrupted boot sequence )<br/>Have latest barrier_breaker compiled and applied patch with chip id:</p><p>--- a/drivers/mtd/devices/m25p80.c<br/>+++ b/drivers/mtd/devices/m25p80.c<br/>@@ -781,13 +781,7 @@ static const struct spi_device_id m25p_i<br/> &nbsp; &nbsp; { &quot;640s33b&quot;,&nbsp; INFO(0x898913, 0, 64 * 1024, 128, 0) },</p><p> &nbsp; &nbsp; /* Macronix */<br/>-&nbsp; &nbsp; { &quot;mx25l2005a&quot;,&nbsp; INFO(0xc22012, 0, 64 * 1024,&nbsp; &nbsp;4, SECT_4K) },<br/>-&nbsp; &nbsp; { &quot;mx25l4005a&quot;,&nbsp; INFO(0xc22013, 0, 64 * 1024,&nbsp; &nbsp;8, SECT_4K) },<br/>-&nbsp; &nbsp; { &quot;mx25l8005&quot;,&nbsp; &nbsp;INFO(0xc22014, 0, 64 * 1024,&nbsp; 16, 0) },<br/>-&nbsp; &nbsp; { &quot;mx25l1606e&quot;,&nbsp; INFO(0xc22015, 0, 64 * 1024,&nbsp; 32, SECT_4K) },<br/>-&nbsp; &nbsp; { &quot;mx25l3205d&quot;,&nbsp; INFO(0xc22016, 0, 64 * 1024,&nbsp; 64, 0) },<br/>-&nbsp; &nbsp; { &quot;mx25l6405d&quot;,&nbsp; INFO(0xc22017, 0, 64 * 1024, 128, 0) },<br/>-&nbsp; &nbsp; { &quot;mx25l12805d&quot;, INFO(0xc22018, 0, 64 * 1024, 256, 0) },<br/>+&nbsp; &nbsp; { &quot;mx25l512e&quot;,&nbsp; &nbsp;INFO(0xc22010, 0, 64 * 1024,&nbsp; &nbsp;1, SECT_4K) },<br/> &nbsp; &nbsp; { &quot;mx25l12855e&quot;, INFO(0xc22618, 0, 64 * 1024, 256, 0) },<br/> &nbsp; &nbsp; { &quot;mx25l25635e&quot;, INFO(0xc22019, 0, 64 * 1024, 512, 0) },<br/> &nbsp; &nbsp; { &quot;mx25l25655e&quot;, INFO(0xc22619, 0, 64 * 1024, 512, 0) },<br/>@@ -1024,7 +1018,8 @@ static int m25p_probe(struct spi_device </p><p> &nbsp; &nbsp; if (JEDEC_MFR(info-&gt;jedec_id) == CFI_MFR_ATMEL ||<br/> &nbsp; &nbsp;&nbsp; &nbsp; &nbsp;JEDEC_MFR(info-&gt;jedec_id) == CFI_MFR_INTEL ||<br/>-&nbsp; &nbsp;&nbsp; &nbsp; &nbsp;JEDEC_MFR(info-&gt;jedec_id) == CFI_MFR_SST) {<br/>+&nbsp; &nbsp;&nbsp; &nbsp; &nbsp;JEDEC_MFR(info-&gt;jedec_id) == CFI_MFR_SST&nbsp; &nbsp;||<br/>+&nbsp; &nbsp;&nbsp; &nbsp; &nbsp;JEDEC_MFR(info-&gt;jedec_id) == CFI_MFR_MACRONIX) {<br/> &nbsp; &nbsp; &nbsp; &nbsp; write_enable(flash);<br/> &nbsp; &nbsp; &nbsp; &nbsp; write_sr(flash, 0);<br/> &nbsp; &nbsp; }</p><p>Thanks in advance!</p><p>ps<br/>from manufacture datasheet:</p><p>Electronic Identification<br/>-JEDEC 2-byte Device ID<br/>- RES command, 1-byte Device ID</p><p>MX25L512 is a CMOS 524,288 bit serial Flash memory, which is configured as 65,536 x 8 internally. MX25L512<br/>features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus<br/>signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). SPI access to the device is<br/>enabled by CS# input.</p><p> Read Identification (RDID)<br/> RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte device ID, and the individual device ID of second-byte ID is as followings: 10(hex) for MX25L512.</p><p>0xc22010</p>											<p class="post-edited">(Last edited by <strong>metsys</strong> on 20 Mar 2015, 02:38)</p>
									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>