// Seed: 2270382407
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_4;
  ;
  assign id_2 = id_4;
  assign id_4 = 1 || -1;
  wire id_5;
  assign module_1.id_15 = 0;
  wire [1 : -1] id_6;
  wire id_7;
  assign id_3 = id_7;
  assign id_2 = id_1;
  logic [-1 : -1] id_8;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri0 id_3
    , id_21,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply1 id_10
    , id_22,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    inout supply1 id_14,
    output uwire id_15,
    input tri id_16,
    input tri1 id_17,
    output supply1 id_18,
    input supply0 id_19
);
  wire id_23;
  nor primCall (
      id_11,
      id_21,
      id_3,
      id_5,
      id_23,
      id_9,
      id_8,
      id_2,
      id_16,
      id_22,
      id_6,
      id_12,
      id_7,
      id_1,
      id_14,
      id_4,
      id_17,
      id_0
  );
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21
  );
endmodule
