# compile vhdl design source files
vhdl xil_defaultlib  "../../../SignExtender.srcs/sources_1/new/SignExtender.vhd"
vhdl xil_defaultlib  "../../../SignExtender.srcs/sim_1/new/SignExtender_tb.vhd"

# Do not sort compile order
nosort
