# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_3_q2.srcs/sources_1/new/comp42.vhd" \

# Do not sort compile order
nosort
