+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 130,468.5 / 487,200 (26.8 %)      ;
; Total Combinational ALUTs           ; 167368                            ;
; Total Registers                     ; 397040                            ;
; Total DSP Blocks                    ; 404 / 4,510 (8.96 %)              ;
; Total Block Memory Bits             ; 34,243,964 / 145,612,800 (23.5 %) ;
; Total RAM Blocks                    ; 1,989 / 7,110 (28.0 %)            ;
; Total MLABs                         ; 606.0                             ;
; AI Suite IP Fmax                    ; 605.33 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 605.0 MHz                         ;
+-------------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------+
; top                                                                                                               ; 164580              ; 322173       ; 404        ; 34244588          ; Total                                                                                   ;
; Total non AI Suite IPs                                                                                            ; 71289 (43%)         ; 154645 (48%) ; 0 (0%)     ; 4334404 (13%)     ; Total non AI Suite IPs                                                                  ;
; Total AI Suite IPs                                                                                                ; 93291 (57%)         ; 167528 (52%) ; 404 (100%) ; 29910184 (87%)    ; Total AI Suite IPs                                                                      ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 46632 (50%)         ; 83765 (50%)  ; 202 (50%)  ; 14955092 (50%)    ; dla_top_wrapper_16x32_i5x1_fp13agx_sb63488_poolk4_actk16_prelu_clamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 46632 (100%)        ; 83765 (100%) ; 202 (100%) ; 14955092 (100%)   ; dla_top                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 6902 (15%)          ; 5862 (7%)    ; 32 (16%)   ; 393216 (3%)       ; dla_aux_activation_top                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 67 (0%)             ; 327 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 6834 (15%)          ; 5526 (7%)    ; 32 (16%)   ; 393216 (3%)       ; dla_aux_activation_group                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 861 (2%)            ; 1446 (2%)    ; 0 (0%)     ; 160256 (1%)       ; dla_config_network                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 11264 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)      ; 0 (0%)     ; 8704 (0%)         ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5011 (11%)          ; 10611 (13%)  ; 0 (0%)     ; 1001472 (7%)      ; dla_dma                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 984 (2%)            ; 2053 (2%)    ; 0 (0%)     ; 173568 (1%)       ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1131 (2%)           ; 2878 (3%)    ; 0 (0%)     ; 279040 (2%)       ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 546 (1%)            ; 1797 (2%)    ; 0 (0%)     ; 168448 (1%)       ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 933 (2%)            ; 1248 (1%)    ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1333 (3%)           ; 2530 (3%)    ; 0 (0%)     ; 347136 (2%)       ; dla_dma_writer                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 80 (0%)             ; 98 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5335 (11%)          ; 5873 (7%)    ; 0 (0%)     ; 65536 (0%)        ; dla_interface_profiling_counters                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 65536 (0%)        ; altera_syncram                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 17326 (37%)         ; 37988 (45%)  ; 160 (79%)  ; 12442196 (83%)    ; dla_pe_array_system                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)      ; 0 (0%)     ; 262144 (2%)       ; dla_exit_fifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 5404 (12%)          ; 7241 (9%)    ; 0 (0%)     ; 9459712 (63%)     ; dla_input_feeder                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 11577 (25%)         ; 19426 (23%)  ; 160 (79%)  ; 0 (0%)            ; dla_pe_array                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 95 (0%)             ; 11075 (13%)  ; 0 (0%)     ; 2719744 (18%)     ; dla_filter_bias_scale_scratchpad                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 177 (0%)            ; 165 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6390 (14%)          ; 11368 (14%)  ; 0 (0%)     ; 819200 (5%)       ; dla_aux_pool_top                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6383 (14%)          ; 11146 (13%)  ; 0 (0%)     ; 819200 (5%)       ; dla_aux_pool_group                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 852 (2%)            ; 2519 (3%)    ; 10 (5%)    ; 73216 (0%)        ; dla_aux_softmax_top                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 47 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 848 (2%)            ; 2463 (3%)    ; 10 (5%)    ; 73216 (0%)        ; dla_aux_softmax_group                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 460 (1%)            ; 780 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 77 (0%)             ; 397 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 513 (1%)            ; 782 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2731 (6%)           ; 5311 (6%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                 ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 46659 (50%)         ; 83763 (50%)  ; 202 (50%)  ; 14955092 (50%)    ; dla_top_wrapper_16x32_i5x1_fp13agx_sb63488_poolk4_actk16_prelu_clamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 46659 (100%)        ; 83763 (100%) ; 202 (100%) ; 14955092 (100%)   ; dla_top                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 6902 (15%)          ; 5862 (7%)    ; 32 (16%)   ; 393216 (3%)       ; dla_aux_activation_top                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 67 (0%)             ; 327 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 6834 (15%)          ; 5526 (7%)    ; 32 (16%)   ; 393216 (3%)       ; dla_aux_activation_group                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 861 (2%)            ; 1446 (2%)    ; 0 (0%)     ; 160256 (1%)       ; dla_config_network                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 11264 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)      ; 0 (0%)     ; 8704 (0%)         ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 5009 (11%)          ; 10611 (13%)  ; 0 (0%)     ; 1001472 (7%)      ; dla_dma                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 984 (2%)            ; 2053 (2%)    ; 0 (0%)     ; 173568 (1%)       ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1131 (2%)           ; 2878 (3%)    ; 0 (0%)     ; 279040 (2%)       ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 544 (1%)            ; 1797 (2%)    ; 0 (0%)     ; 168448 (1%)       ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 933 (2%)            ; 1248 (1%)    ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1333 (3%)           ; 2530 (3%)    ; 0 (0%)     ; 347136 (2%)       ; dla_dma_writer                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 80 (0%)             ; 98 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 5335 (11%)          ; 5873 (7%)    ; 0 (0%)     ; 65536 (0%)        ; dla_interface_profiling_counters                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 65536 (0%)        ; altera_syncram                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 17354 (37%)         ; 37986 (45%)  ; 160 (79%)  ; 12442196 (83%)    ; dla_pe_array_system                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)      ; 0 (0%)     ; 262144 (2%)       ; dla_exit_fifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 5435 (12%)          ; 7241 (9%)    ; 0 (0%)     ; 9459712 (63%)     ; dla_input_feeder                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 11577 (25%)         ; 19426 (23%)  ; 160 (79%)  ; 0 (0%)            ; dla_pe_array                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 95 (0%)             ; 11075 (13%)  ; 0 (0%)     ; 2719744 (18%)     ; dla_filter_bias_scale_scratchpad                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 177 (0%)            ; 165 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 6390 (14%)          ; 11368 (14%)  ; 0 (0%)     ; 819200 (5%)       ; dla_aux_pool_top                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6383 (14%)          ; 11146 (13%)  ; 0 (0%)     ; 819200 (5%)       ; dla_aux_pool_group                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 853 (2%)            ; 2519 (3%)    ; 10 (5%)    ; 73216 (0%)        ; dla_aux_softmax_top                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 47 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 849 (2%)            ; 2463 (3%)    ; 10 (5%)    ; 73216 (0%)        ; dla_aux_softmax_group                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 460 (1%)            ; 780 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 77 (0%)             ; 397 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 513 (1%)            ; 782 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 2731 (6%)           ; 5311 (6%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+-----------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+-----------------------------------------------------------------------------------------+
; top                                                                                                               ; 130468.5       ; 167368              ; 397040        ; 404        ; 34243964          ; 606.0        ; 1989       ; Total                                                                                   ;
; Total non AI Suite IPs                                                                                            ; 52915.4 (41%)  ; 72725 (43%)         ; 154440 (39%)  ; 0 (0%)     ; 4333780 (13%)     ; 56.0 (9%)    ; 425 (21%)  ; Total non AI Suite IPs                                                                  ;
; Total AI Suite IPs                                                                                                ; 77553.1 (59%)  ; 94643 (57%)         ; 242600 (61%)  ; 404 (100%) ; 29910184 (87%)    ; 550.0 (91%)  ; 1564 (79%) ; Total AI Suite IPs                                                                      ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 38744.8 (50%)  ; 47290 (50%)         ; 121343 (50%)  ; 202 (50%)  ; 14955092 (50%)    ; 275.0 (50%)  ; 782 (50%)  ; dla_top_wrapper_16x32_i5x1_fp13agx_sb63488_poolk4_actk16_prelu_clamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 38744.8 (100%) ; 47290 (100%)        ; 121343 (100%) ; 202 (100%) ; 14955092 (100%)   ; 275.0 (100%) ; 782 (100%) ; dla_top                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 4830.4 (12%)   ; 6888 (15%)          ; 10129 (8%)    ; 32 (16%)   ; 393216 (3%)       ; 34.0 (12%)   ; 20 (3%)    ; dla_aux_activation_top                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 110.7 (0%)     ; 67 (0%)             ; 416 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_activation_config_decoder                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 4717.1 (12%)   ; 6820 (14%)          ; 9702 (8%)     ; 32 (16%)   ; 393216 (3%)       ; 34.0 (12%)   ; 20 (3%)    ; dla_aux_activation_group                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.6 (0%)       ; 1 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.0 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.9 (0%)       ; 1 (0%)              ; 49 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.5 (0%)       ; 1 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.5 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.3 (0%)       ; 1 (0%)              ; 8 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)       ; 1 (0%)              ; 24 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 665.0 (2%)     ; 857 (2%)            ; 1857 (2%)     ; 0 (0%)     ; 160256 (1%)       ; 0.0 (0%)     ; 12 (2%)    ; dla_config_network                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36.6 (0%)      ; 57 (0%)             ; 122 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 34.7 (0%)      ; 59 (0%)             ; 101 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 32.2 (0%)      ; 54 (0%)             ; 96 (0%)       ; 0 (0%)     ; 11264 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 33.4 (0%)      ; 56 (0%)             ; 89 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 35.6 (0%)      ; 59 (0%)             ; 76 (0%)       ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 33.4 (0%)      ; 54 (0%)             ; 96 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 37.4 (0%)      ; 63 (0%)             ; 86 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 33.7 (0%)      ; 55 (0%)             ; 77 (0%)       ; 0 (0%)     ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 36.0 (0%)      ; 59 (0%)             ; 125 (0%)      ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 87.8 (0%)      ; 106 (0%)            ; 173 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 89.0 (0%)      ; 108 (0%)            ; 173 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 86.5 (0%)      ; 106 (0%)            ; 171 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 196.8 (1%)     ; 65 (0%)             ; 131 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 34.4 (0%)      ; 41 (0%)             ; 86 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 24.8 (0%)      ; 39 (0%)             ; 46 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network_node                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.4 (0%)      ; 41 (0%)             ; 49 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.5 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.0 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5149.0 (13%)   ; 5015 (11%)          ; 10418 (9%)    ; 0 (0%)     ; 1001472 (7%)      ; 94.0 (34%)   ; 56 (7%)    ; dla_dma                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 937.0 (2%)     ; 983 (2%)            ; 2467 (2%)     ; 0 (0%)     ; 173568 (1%)       ; 7.0 (3%)     ; 10 (1%)    ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1372.7 (4%)    ; 1130 (2%)           ; 2490 (2%)     ; 0 (0%)     ; 279040 (2%)       ; 29.0 (11%)   ; 15 (2%)    ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 801.4 (2%)     ; 551 (1%)            ; 1318 (1%)     ; 0 (0%)     ; 168448 (1%)       ; 32.0 (12%)   ; 9 (1%)     ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 736.9 (2%)     ; 939 (2%)            ; 1647 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)     ; dla_dma_csr                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1228.9 (3%)    ; 1329 (3%)           ; 2414 (2%)     ; 0 (0%)     ; 347136 (2%)       ; 20.0 (7%)    ; 20 (3%)    ; dla_dma_writer                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 69.1 (0%)      ; 80 (0%)             ; 73 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; altdpram                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.6 (0%)      ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.9 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 3.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.5 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3652.8 (9%)    ; 5367 (11%)          ; 10353 (9%)    ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (1%)     ; dla_interface_profiling_counters                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 26 (0%)       ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (1%)     ; altera_syncram                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 15753.5 (41%)  ; 17929 (38%)         ; 56750 (47%)   ; 160 (79%)  ; 12442196 (83%)    ; 126.0 (46%)  ; 642 (82%)  ; dla_pe_array_system                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.9 (0%)       ; 3 (0%)              ; 50 (0%)       ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 40.3 (0%)      ; 68 (0%)             ; 144 (0%)      ; 0 (0%)     ; 262144 (2%)       ; 0.0 (0%)     ; 13 (2%)    ; dla_exit_fifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3986.8 (10%)   ; 5417 (11%)          ; 12762 (11%)   ; 0 (0%)     ; 9459712 (63%)     ; 24.0 (9%)    ; 465 (59%)  ; dla_input_feeder                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 10344.0 (27%)  ; 12148 (26%)         ; 34593 (29%)   ; 160 (79%)  ; 0 (0%)            ; 102.0 (37%)  ; 0 (0%)     ; dla_pe_array                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 1250.3 (3%)    ; 88 (0%)             ; 8829 (7%)     ; 0 (0%)     ; 2719744 (18%)     ; 0.0 (0%)     ; 160 (20%)  ; dla_filter_bias_scale_scratchpad                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 130.8 (0%)     ; 204 (0%)            ; 372 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 5399.1 (14%)   ; 6494 (14%)          ; 17861 (15%)   ; 0 (0%)     ; 819200 (5%)       ; 0.0 (0%)     ; 41 (5%)    ; dla_aux_pool_top                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 41.6 (0%)      ; 7 (0%)              ; 201 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 5356.2 (14%)   ; 6487 (14%)          ; 17650 (15%)   ; 0 (0%)     ; 819200 (5%)       ; 0.0 (0%)     ; 41 (5%)    ; dla_aux_pool_group                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 708.0 (2%)     ; 774 (2%)            ; 2633 (2%)     ; 10 (5%)    ; 73216 (0%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_top                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 8.6 (0%)       ; 3 (0%)              ; 46 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 696.9 (2%)     ; 770 (2%)            ; 2558 (2%)     ; 10 (5%)    ; 73216 (0%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_group                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 241.9 (1%)     ; 461 (1%)            ; 792 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 102.8 (0%)     ; 77 (0%)             ; 790 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 258.3 (1%)     ; 514 (1%)            ; 935 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 81.2 (0%)      ; 28 (0%)             ; 566 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.4 (0%)     ; 260 (1%)            ; 520 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.2 (0%)      ; 68 (0%)             ; 220 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 127.0 (0%)     ; 260 (1%)            ; 517 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.8 (0%)       ; 20 (0%)             ; 44 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 126.8 (0%)     ; 259 (1%)            ; 741 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 127.8 (0%)     ; 259 (1%)            ; 848 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 125.5 (0%)     ; 259 (1%)            ; 787 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 125.0 (0%)     ; 259 (1%)            ; 722 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 260.4 (1%)     ; 260 (1%)            ; 683 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 133.3 (0%)     ; 261 (1%)            ; 594 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 245.7 (1%)     ; 262 (1%)            ; 1049 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 144.3 (0%)     ; 261 (1%)            ; 609 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.0 (0%)     ; 260 (1%)            ; 684 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 128.3 (0%)     ; 260 (1%)            ; 690 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1644.3 (4%)    ; 2739 (6%)           ; 7993 (7%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.8 (0%)      ; 8 (0%)              ; 121 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                                 ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 38808.3 (50%)  ; 47353 (50%)         ; 121257 (50%)  ; 202 (50%)  ; 14955092 (50%)    ; 275.0 (50%)  ; 782 (50%)  ; dla_top_wrapper_16x32_i5x1_fp13agx_sb63488_poolk4_actk16_prelu_clamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 38808.3 (100%) ; 47353 (100%)        ; 121257 (100%) ; 202 (100%) ; 14955092 (100%)   ; 275.0 (100%) ; 782 (100%) ; dla_top                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 4824.1 (12%)   ; 6885 (15%)          ; 9619 (8%)     ; 32 (16%)   ; 393216 (3%)       ; 34.0 (12%)   ; 20 (3%)    ; dla_aux_activation_top                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 110.7 (0%)     ; 67 (0%)             ; 418 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_activation_config_decoder                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 4710.9 (12%)   ; 6817 (14%)          ; 9181 (8%)     ; 32 (16%)   ; 393216 (3%)       ; 34.0 (12%)   ; 20 (3%)    ; dla_aux_activation_group                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.5 (0%)       ; 1 (0%)              ; 20 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.6 (0%)       ; 1 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.5 (0%)       ; 1 (0%)              ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.8 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.0 (0%)       ; 1 (0%)              ; 13 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.5 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)       ; 1 (0%)              ; 17 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 659.4 (2%)     ; 867 (2%)            ; 1904 (2%)     ; 0 (0%)     ; 160256 (1%)       ; 0.0 (0%)     ; 12 (2%)    ; dla_config_network                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 37.6 (0%)      ; 57 (0%)             ; 122 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 35.6 (0%)      ; 59 (0%)             ; 91 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 32.9 (0%)      ; 54 (0%)             ; 86 (0%)       ; 0 (0%)     ; 11264 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 34.5 (0%)      ; 56 (0%)             ; 91 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 33.7 (0%)      ; 59 (0%)             ; 86 (0%)       ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 33.5 (0%)      ; 54 (0%)             ; 84 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.2 (0%)      ; 73 (0%)             ; 180 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 33.2 (0%)      ; 55 (0%)             ; 84 (0%)       ; 0 (0%)     ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 35.0 (0%)      ; 59 (0%)             ; 104 (0%)      ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 87.9 (0%)      ; 106 (0%)            ; 173 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 87.4 (0%)      ; 108 (0%)            ; 170 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 86.8 (0%)      ; 106 (0%)            ; 171 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 196.5 (1%)     ; 65 (0%)             ; 128 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; dla_acl_dcfifo                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 35.6 (0%)      ; 41 (0%)             ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.3 (0%)      ; 39 (0%)             ; 42 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network_node                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 27.5 (0%)      ; 41 (0%)             ; 49 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 5145.0 (13%)   ; 5010 (11%)          ; 10454 (9%)    ; 0 (0%)     ; 1001472 (7%)      ; 94.0 (34%)   ; 56 (7%)    ; dla_dma                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 935.1 (2%)     ; 983 (2%)            ; 2461 (2%)     ; 0 (0%)     ; 173568 (1%)       ; 7.0 (3%)     ; 10 (1%)    ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1371.7 (4%)    ; 1130 (2%)           ; 2521 (2%)     ; 0 (0%)     ; 279040 (2%)       ; 29.0 (11%)   ; 15 (2%)    ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 804.2 (2%)     ; 547 (1%)            ; 1353 (1%)     ; 0 (0%)     ; 168448 (1%)       ; 32.0 (12%)   ; 9 (1%)     ; dla_dma_reader                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 737.3 (2%)     ; 938 (2%)            ; 1662 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)     ; dla_dma_csr                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1225.8 (3%)    ; 1329 (3%)           ; 2374 (2%)     ; 0 (0%)     ; 347136 (2%)       ; 20.0 (7%)    ; 20 (3%)    ; dla_dma_writer                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 67.9 (0%)      ; 80 (0%)             ; 74 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; altdpram                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.9 (0%)      ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.7 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 3.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 3667.5 (9%)    ; 5367 (11%)          ; 10697 (9%)    ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (1%)     ; dla_interface_profiling_counters                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 28 (0%)       ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (1%)     ; altera_syncram                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 15815.8 (41%)  ; 17998 (38%)         ; 56627 (47%)   ; 160 (79%)  ; 12442196 (83%)    ; 126.0 (46%)  ; 642 (82%)  ; dla_pe_array_system                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 92 (0%)       ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.7 (0%)      ; 68 (0%)             ; 336 (0%)      ; 0 (0%)     ; 262144 (2%)       ; 0.0 (0%)     ; 13 (2%)    ; dla_exit_fifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 4029.6 (10%)   ; 5490 (12%)          ; 12527 (10%)   ; 0 (0%)     ; 9459712 (63%)     ; 24.0 (9%)    ; 465 (59%)  ; dla_input_feeder                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 10340.1 (27%)  ; 12148 (26%)         ; 34432 (28%)   ; 160 (79%)  ; 0 (0%)            ; 102.0 (37%)  ; 0 (0%)     ; dla_pe_array                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 1275.1 (3%)    ; 88 (0%)             ; 8803 (7%)     ; 0 (0%)     ; 2719744 (18%)     ; 0.0 (0%)     ; 160 (20%)  ; dla_filter_bias_scale_scratchpad                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 129.0 (0%)     ; 203 (0%)            ; 437 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 5391.3 (14%)   ; 6493 (14%)          ; 17800 (15%)   ; 0 (0%)     ; 819200 (5%)       ; 0.0 (0%)     ; 41 (5%)    ; dla_aux_pool_top                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 43.6 (0%)      ; 7 (0%)              ; 200 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 5346.5 (14%)   ; 6486 (14%)          ; 17594 (15%)   ; 0 (0%)     ; 819200 (5%)       ; 0.0 (0%)     ; 41 (5%)    ; dla_aux_pool_group                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 712.4 (2%)     ; 773 (2%)            ; 2642 (2%)     ; 10 (5%)    ; 73216 (0%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_top                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 8.7 (0%)       ; 3 (0%)              ; 52 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 701.3 (2%)     ; 769 (2%)            ; 2574 (2%)     ; 10 (5%)    ; 73216 (0%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_group                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 244.6 (1%)     ; 461 (1%)            ; 937 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 101.8 (0%)     ; 77 (0%)             ; 843 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 260.1 (1%)     ; 514 (1%)            ; 868 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 81.6 (0%)      ; 28 (0%)             ; 560 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 127.2 (0%)     ; 260 (1%)            ; 646 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.4 (0%)      ; 68 (0%)             ; 240 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 127.9 (0%)     ; 260 (1%)            ; 518 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.8 (0%)       ; 20 (0%)             ; 53 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 127.5 (0%)     ; 259 (1%)            ; 825 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 129.1 (0%)     ; 259 (1%)            ; 725 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 126.5 (0%)     ; 259 (1%)            ; 763 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 126.5 (0%)     ; 259 (1%)            ; 720 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 262.2 (1%)     ; 259 (1%)            ; 773 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 130.8 (0%)     ; 260 (1%)            ; 648 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 242.7 (1%)     ; 261 (1%)            ; 981 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 144.6 (0%)     ; 260 (1%)            ; 765 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 126.8 (0%)     ; 260 (1%)            ; 569 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 128.8 (0%)     ; 260 (1%)            ; 681 (1%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 1644.8 (4%)    ; 2733 (6%)           ; 8050 (7%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.3 (0%)      ; 8 (0%)              ; 116 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+-----------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 155.04 MHz ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 270.71 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2 100C Model  ;                                                  ;
; 378.79 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 380.81 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 427.9 MHz  ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 443.07 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 605.33 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2b 100C Model ;                                                  ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
