
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_2688:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7e0000; valaddr_reg:x3; val_offset:8064*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8064*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2689:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7f0000; valaddr_reg:x3; val_offset:8067*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8067*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2690:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7f8000; valaddr_reg:x3; val_offset:8070*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8070*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2691:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7fc000; valaddr_reg:x3; val_offset:8073*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8073*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2692:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7fe000; valaddr_reg:x3; val_offset:8076*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8076*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2693:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ff000; valaddr_reg:x3; val_offset:8079*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8079*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2694:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ff800; valaddr_reg:x3; val_offset:8082*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8082*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2695:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ffc00; valaddr_reg:x3; val_offset:8085*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8085*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2696:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ffe00; valaddr_reg:x3; val_offset:8088*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8088*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2697:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7fff00; valaddr_reg:x3; val_offset:8091*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8091*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2698:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7fff80; valaddr_reg:x3; val_offset:8094*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8094*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2699:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7fffc0; valaddr_reg:x3; val_offset:8097*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8097*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2700:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7fffe0; valaddr_reg:x3; val_offset:8100*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8100*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2701:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ffff0; valaddr_reg:x3; val_offset:8103*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8103*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2702:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ffff8; valaddr_reg:x3; val_offset:8106*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8106*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2703:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ffffc; valaddr_reg:x3; val_offset:8109*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8109*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2704:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7ffffe; valaddr_reg:x3; val_offset:8112*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8112*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2705:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x5f7fffff; valaddr_reg:x3; val_offset:8115*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8115*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2706:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f000001; valaddr_reg:x3; val_offset:8118*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8118*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2707:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f000003; valaddr_reg:x3; val_offset:8121*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8121*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2708:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f000007; valaddr_reg:x3; val_offset:8124*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8124*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2709:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f199999; valaddr_reg:x3; val_offset:8127*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8127*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2710:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f249249; valaddr_reg:x3; val_offset:8130*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8130*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2711:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f333333; valaddr_reg:x3; val_offset:8133*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8133*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2712:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:8136*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8136*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2713:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:8139*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8139*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2714:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f444444; valaddr_reg:x3; val_offset:8142*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8142*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2715:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:8145*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8145*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2716:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:8148*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8148*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2717:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f666666; valaddr_reg:x3; val_offset:8151*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8151*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2718:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:8154*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8154*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2719:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:8157*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8157*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2720:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:8160*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8160*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2721:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x54ab4d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1a1466 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d54ab4d; op2val:0x419a1466;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:8163*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8163*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2722:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:8166*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8166*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2723:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:8169*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8169*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2724:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:8172*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8172*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2725:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:8175*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8175*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2726:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:8178*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8178*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2727:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:8181*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8181*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2728:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:8184*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8184*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2729:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:8187*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8187*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2730:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:8190*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8190*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2731:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:8193*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8193*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2732:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:8196*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8196*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2733:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:8199*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8199*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2734:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:8202*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8202*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2735:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:8205*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8205*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2736:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:8208*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8208*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2737:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:8211*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8211*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2738:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7800000; valaddr_reg:x3; val_offset:8214*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8214*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2739:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7800001; valaddr_reg:x3; val_offset:8217*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8217*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2740:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7800003; valaddr_reg:x3; val_offset:8220*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8220*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2741:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7800007; valaddr_reg:x3; val_offset:8223*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8223*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2742:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x780000f; valaddr_reg:x3; val_offset:8226*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8226*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2743:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x780001f; valaddr_reg:x3; val_offset:8229*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8229*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2744:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x780003f; valaddr_reg:x3; val_offset:8232*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8232*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2745:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x780007f; valaddr_reg:x3; val_offset:8235*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8235*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2746:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x78000ff; valaddr_reg:x3; val_offset:8238*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8238*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2747:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x78001ff; valaddr_reg:x3; val_offset:8241*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8241*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2748:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x78003ff; valaddr_reg:x3; val_offset:8244*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8244*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2749:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x78007ff; valaddr_reg:x3; val_offset:8247*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8247*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2750:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7800fff; valaddr_reg:x3; val_offset:8250*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8250*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2751:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7801fff; valaddr_reg:x3; val_offset:8253*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8253*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2752:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7803fff; valaddr_reg:x3; val_offset:8256*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8256*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2753:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7807fff; valaddr_reg:x3; val_offset:8259*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8259*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2754:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x780ffff; valaddr_reg:x3; val_offset:8262*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8262*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2755:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x781ffff; valaddr_reg:x3; val_offset:8265*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8265*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2756:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x783ffff; valaddr_reg:x3; val_offset:8268*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8268*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2757:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x787ffff; valaddr_reg:x3; val_offset:8271*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8271*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2758:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x78fffff; valaddr_reg:x3; val_offset:8274*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8274*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2759:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x79fffff; valaddr_reg:x3; val_offset:8277*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8277*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2760:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7bfffff; valaddr_reg:x3; val_offset:8280*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8280*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2761:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7c00000; valaddr_reg:x3; val_offset:8283*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8283*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2762:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7e00000; valaddr_reg:x3; val_offset:8286*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8286*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2763:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7f00000; valaddr_reg:x3; val_offset:8289*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8289*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2764:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7f80000; valaddr_reg:x3; val_offset:8292*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8292*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2765:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fc0000; valaddr_reg:x3; val_offset:8295*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8295*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2766:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fe0000; valaddr_reg:x3; val_offset:8298*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8298*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2767:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ff0000; valaddr_reg:x3; val_offset:8301*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8301*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2768:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ff8000; valaddr_reg:x3; val_offset:8304*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8304*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2769:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ffc000; valaddr_reg:x3; val_offset:8307*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8307*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2770:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ffe000; valaddr_reg:x3; val_offset:8310*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8310*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2771:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fff000; valaddr_reg:x3; val_offset:8313*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8313*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2772:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fff800; valaddr_reg:x3; val_offset:8316*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8316*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2773:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fffc00; valaddr_reg:x3; val_offset:8319*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8319*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2774:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fffe00; valaddr_reg:x3; val_offset:8322*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8322*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2775:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ffff00; valaddr_reg:x3; val_offset:8325*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8325*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2776:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ffff80; valaddr_reg:x3; val_offset:8328*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8328*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2777:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ffffc0; valaddr_reg:x3; val_offset:8331*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8331*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2778:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ffffe0; valaddr_reg:x3; val_offset:8334*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8334*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2779:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fffff0; valaddr_reg:x3; val_offset:8337*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8337*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2780:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fffff8; valaddr_reg:x3; val_offset:8340*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8340*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2781:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fffffc; valaddr_reg:x3; val_offset:8343*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8343*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2782:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7fffffe; valaddr_reg:x3; val_offset:8346*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8346*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2783:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6a38b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6a38b5; op2val:0x0;
op3val:0x7ffffff; valaddr_reg:x3; val_offset:8349*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8349*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2784:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24800000; valaddr_reg:x3; val_offset:8352*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8352*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2785:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24800001; valaddr_reg:x3; val_offset:8355*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8355*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2786:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24800003; valaddr_reg:x3; val_offset:8358*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8358*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2787:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24800007; valaddr_reg:x3; val_offset:8361*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8361*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2788:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2480000f; valaddr_reg:x3; val_offset:8364*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8364*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2789:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2480001f; valaddr_reg:x3; val_offset:8367*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8367*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2790:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2480003f; valaddr_reg:x3; val_offset:8370*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8370*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2791:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2480007f; valaddr_reg:x3; val_offset:8373*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8373*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2792:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x248000ff; valaddr_reg:x3; val_offset:8376*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8376*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2793:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x248001ff; valaddr_reg:x3; val_offset:8379*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8379*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2794:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x248003ff; valaddr_reg:x3; val_offset:8382*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8382*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2795:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x248007ff; valaddr_reg:x3; val_offset:8385*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8385*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2796:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24800fff; valaddr_reg:x3; val_offset:8388*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8388*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2797:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24801fff; valaddr_reg:x3; val_offset:8391*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8391*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2798:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24803fff; valaddr_reg:x3; val_offset:8394*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8394*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2799:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24807fff; valaddr_reg:x3; val_offset:8397*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8397*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2800:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2480ffff; valaddr_reg:x3; val_offset:8400*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8400*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2801:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2481ffff; valaddr_reg:x3; val_offset:8403*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8403*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2802:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2483ffff; valaddr_reg:x3; val_offset:8406*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8406*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2803:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x2487ffff; valaddr_reg:x3; val_offset:8409*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8409*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2804:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x248fffff; valaddr_reg:x3; val_offset:8412*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8412*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2805:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x249fffff; valaddr_reg:x3; val_offset:8415*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8415*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2806:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24bfffff; valaddr_reg:x3; val_offset:8418*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8418*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2807:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24c00000; valaddr_reg:x3; val_offset:8421*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8421*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2808:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24e00000; valaddr_reg:x3; val_offset:8424*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8424*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2809:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24f00000; valaddr_reg:x3; val_offset:8427*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8427*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2810:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24f80000; valaddr_reg:x3; val_offset:8430*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8430*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2811:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24fc0000; valaddr_reg:x3; val_offset:8433*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8433*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2812:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24fe0000; valaddr_reg:x3; val_offset:8436*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8436*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2813:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24ff0000; valaddr_reg:x3; val_offset:8439*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8439*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2814:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24ff8000; valaddr_reg:x3; val_offset:8442*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8442*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2815:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6c7439 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0a94b3 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6c7439; op2val:0x18a94b3;
op3val:0x24ffc000; valaddr_reg:x3; val_offset:8445*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8445*0 + 3*21*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602093056,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602158592,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602191360,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602207744,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602215936,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602220032,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602222080,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602223104,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602223616,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602223872,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224000,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224064,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224096,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224112,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224120,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224124,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224126,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(1602224127,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2102700877,32,FLEN)
NAN_BOXED(1100616806,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829120,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829121,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829123,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829127,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829135,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829151,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829183,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829247,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829375,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829631,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125830143,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125831167,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125833215,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125837311,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125845503,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125861887,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125894655,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125960191,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126091263,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126353407,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126877695,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127926271,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023423,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023424,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(132120576,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133169152,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133693440,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133955584,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134086656,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134152192,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134184960,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134201344,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134209536,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134213632,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134215680,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134216704,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217216,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217472,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217600,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217664,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217696,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217712,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217720,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217724,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217726,32,FLEN)
NAN_BOXED(2104113333,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217727,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368384,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368385,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368387,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368391,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368399,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368415,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368447,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368511,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368639,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612368895,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612369407,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612370431,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612372479,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612376575,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612384767,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612401151,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612433919,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612499455,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612630527,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(612892671,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(613416959,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(614465535,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(616562687,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(616562688,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(618659840,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(619708416,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(620232704,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(620494848,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(620625920,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(620691456,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(620724224,32,FLEN)
NAN_BOXED(2104259641,32,FLEN)
NAN_BOXED(25859251,32,FLEN)
NAN_BOXED(620740608,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
