Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Mar 29 22:10:52 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex3_top_wrapper_timing_summary_routed.rpt -rpx ex3_top_wrapper_timing_summary_routed.rpx
| Design       : ex3_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: ex3_top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.759        0.000                      0                  204        0.131        0.000                      0                  204        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.759        0.000                      0                  204        0.131        0.000                      0                  204        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.632ns (22.010%)  route 2.239ns (77.990%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.523     7.119    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.218    13.996    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X82Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]/C
                         clock pessimism              0.232    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X82Y63         FDRE (Setup_fdre_C_R)       -0.314    13.878    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.632ns (22.035%)  route 2.236ns (77.965%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.519     7.116    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.218    13.996    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]/C
                         clock pessimism              0.232    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X83Y63         FDRE (Setup_fdre_C_R)       -0.314    13.878    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.632ns (22.035%)  route 2.236ns (77.965%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.519     7.116    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.218    13.996    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]/C
                         clock pessimism              0.232    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X83Y63         FDRE (Setup_fdre_C_R)       -0.314    13.878    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.632ns (22.035%)  route 2.236ns (77.965%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.519     7.116    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.218    13.996    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]/C
                         clock pessimism              0.232    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X83Y63         FDRE (Setup_fdre_C_R)       -0.314    13.878    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.632ns (22.035%)  route 2.236ns (77.965%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.519     7.116    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.218    13.996    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y63         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]/C
                         clock pessimism              0.232    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X83Y63         FDRE (Setup_fdre_C_R)       -0.314    13.878    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.632ns (22.244%)  route 2.209ns (77.756%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.492     7.089    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.217    13.995    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[10]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X83Y64         FDRE (Setup_fdre_C_R)       -0.314    13.877    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.632ns (22.244%)  route 2.209ns (77.756%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.492     7.089    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.217    13.995    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X83Y64         FDRE (Setup_fdre_C_R)       -0.314    13.877    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.632ns (22.244%)  route 2.209ns (77.756%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.492     7.089    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.217    13.995    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[12]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X83Y64         FDRE (Setup_fdre_C_R)       -0.314    13.877    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.632ns (22.244%)  route 2.209ns (77.756%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.492     7.089    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.217    13.995    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y64         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X83Y64         FDRE (Setup_fdre_C_R)       -0.314    13.877    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.632ns (22.873%)  route 2.131ns (77.127%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.317     4.248    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y67         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.341     4.589 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[22]/Q
                         net (fo=2, routed)           0.713     5.301    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[22]
    SLICE_X82Y67         LUT4 (Prop_lut4_I1_O)        0.097     5.398 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5/O
                         net (fo=1, routed)           0.690     6.088    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_5_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.185 f  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.315     6.499    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X82Y67         LUT4 (Prop_lut4_I2_O)        0.097     6.596 r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.414     7.011    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X83Y62         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.219    13.997    ex3_top_i/counter_generic_0/U0/clk_dvr1/clk_0
    SLICE_X83Y62         FDRE                                         r  ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]/C
                         clock pessimism              0.232    14.229    
                         clock uncertainty           -0.035    14.193    
    SLICE_X83Y62         FDRE (Setup_fdre_C_R)       -0.314    13.879    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  6.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ex3_top_i/number_of_ones_0/U0/Res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.601     1.520    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X89Y67         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/Res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ex3_top_i/number_of_ones_0/U0/Res_reg[3]/Q
                         net (fo=1, routed)           0.079     1.740    ex3_top_i/BinToBCD16_0/U0/binary[3]
    SLICE_X88Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  ex3_top_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    ex3_top_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X88Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.871     2.036    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.121     1.654    ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ex3_top_i/number_of_ones_0/U0/Res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.601     1.520    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X89Y67         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/Res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ex3_top_i/number_of_ones_0/U0/Res_reg[0]/Q
                         net (fo=1, routed)           0.086     1.747    ex3_top_i/BinToBCD16_0/U0/binary[0]
    SLICE_X88Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.792 r  ex3_top_i/BinToBCD16_0/U0/int_rg_c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ex3_top_i/BinToBCD16_0/U0/int_rg_n[0]
    SLICE_X88Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.871     2.036    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.120     1.653    ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ex3_top_i/number_of_ones_0/U0/Res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.190ns (57.496%)  route 0.140ns (42.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.601     1.520    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X89Y67         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/Res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ex3_top_i/number_of_ones_0/U0/Res_reg[1]/Q
                         net (fo=1, routed)           0.140     1.802    ex3_top_i/BinToBCD16_0/U0/binary[1]
    SLICE_X88Y67         LUT3 (Prop_lut3_I1_O)        0.049     1.851 r  ex3_top_i/BinToBCD16_0/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    ex3_top_i/BinToBCD16_0/U0/int_rg_n[1]
    SLICE_X88Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.871     2.036    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.131     1.664    ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/number_of_ones_0/U0/Res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.152%)  route 0.129ns (47.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg[0]/Q
                         net (fo=5, routed)           0.129     1.792    ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg__0[0]
    SLICE_X89Y67         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/Res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.871     2.036    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X89Y67         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/Res_reg[0]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X89Y67         FDRE (Hold_fdre_C_D)         0.070     1.604    ex3_top_i/number_of_ones_0/U0/Res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.232ns (73.881%)  route 0.082ns (26.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.601     1.520    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[6]/Q
                         net (fo=1, routed)           0.082     1.730    ex3_top_i/BinToBCD16_0/U0/int_rg_c[6]
    SLICE_X87Y67         LUT2 (Prop_lut2_I0_O)        0.104     1.834 r  ex3_top_i/BinToBCD16_0/U0/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    ex3_top_i/BinToBCD16_0/U0/int_rg_n[7]
    SLICE_X87Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.871     2.036    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y67         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.107     1.627    ex3_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/number_of_ones_0/U0/Res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.302%)  route 0.122ns (48.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg[3]/Q
                         net (fo=2, routed)           0.122     1.771    ex3_top_i/number_of_ones_0/U0/nr_of_ones_reg__0[3]
    SLICE_X89Y67         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/Res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.871     2.036    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X89Y67         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/Res_reg[3]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X89Y67         FDRE (Hold_fdre_C_D)         0.019     1.553    ex3_top_i/number_of_ones_0/U0/Res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.916%)  route 0.141ns (43.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.599     1.518    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y68         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/Q
                         net (fo=4, routed)           0.141     1.800    ex3_top_i/BinToBCD16_0/U0/BCD2_c[3]
    SLICE_X82Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  ex3_top_i/BinToBCD16_0/U0/BCD2[3]_i_1/O
                         net (fo=2, routed)           0.000     1.845    ex3_top_i/BinToBCD16_0/U0/BCD2[3]_i_1_n_0
    SLICE_X82Y68         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.869     2.034    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y68         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X82Y68         FDRE (Hold_fdre_C_D)         0.092     1.610    ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ex3_top_i/BinToBCD16_0/U0/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.404%)  route 0.100ns (30.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.603     1.522    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y65         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  ex3_top_i/BinToBCD16_0/U0/index_c_reg[3]/Q
                         net (fo=5, routed)           0.100     1.750    ex3_top_i/BinToBCD16_0/U0/index_c[3]
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.099     1.849 r  ex3_top_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    ex3_top_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X86Y65         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.873     2.038    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y65         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X86Y65         FDRE (Hold_fdre_C_D)         0.091     1.613    ex3_top_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ex3_top_i/number_of_ones_0/U0/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/number_of_ones_0/U0/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.251ns (66.823%)  route 0.125ns (33.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X88Y66         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.148     1.669 r  ex3_top_i/number_of_ones_0/U0/index_reg[1]/Q
                         net (fo=8, routed)           0.125     1.794    ex3_top_i/number_of_ones_0/U0/index_reg__0[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I0_O)        0.103     1.897 r  ex3_top_i/number_of_ones_0/U0/index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.897    ex3_top_i/number_of_ones_0/U0/p_0_in[3]
    SLICE_X88Y66         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    ex3_top_i/number_of_ones_0/U0/clk
    SLICE_X88Y66         FDRE                                         r  ex3_top_i/number_of_ones_0/U0/index_reg[3]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.131     1.652    ex3_top_i/number_of_ones_0/U0/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ex3_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.112%)  route 0.151ns (44.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ex3_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/Q
                         net (fo=5, routed)           0.151     1.812    ex3_top_i/BinToBCD16_0/U0/BCD1_c[0]
    SLICE_X86Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  ex3_top_i/BinToBCD16_0/U0/BCD1[2]_i_1/O
                         net (fo=2, routed)           0.000     1.857    ex3_top_i/BinToBCD16_0/U0/BCD1[2]_i_1_n_0
    SLICE_X86Y68         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.870     2.035    ex3_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.092     1.611    ex3_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y26    ex3_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y26    ex3_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y66    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y68    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y67    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y68    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y69    ex3_top_i/BinToBCD16_0/U0/BCD3_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y69    ex3_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y69    ex3_top_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y69    ex3_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y69    ex3_top_i/EightDispControl_0/U0/div_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y69    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y69    ex3_top_i/counter_generic_0/U0/clk_dvr1/s_divCounter_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_top_i/BinToBCD16_0/U0/BCD2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y68    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y68    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y69    ex3_top_i/BinToBCD16_0/U0/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y68    ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y68    ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y68    ex3_top_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C



