Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3ad1lpfda2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3ad1lpfda2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3ad1lpfda2"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3ad1lpfda2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\remote_sources\_\_\_\Chapter 3\peripherals\da2dac.v" into library work
Parsing module <da2dac>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\remote_sources\_\_\_\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\remote_sources\_\_\_\Chapter 3\peripherals\ad1adc.v" into library work
Parsing module <ad1adc>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\ns3ad1lpfda2.v" into library work
Parsing module <ns3ad1lpfda2>.
Parsing module <genad1lpfda2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3ad1lpfda2>.

Elaborating module <ad1adc>.

Elaborating module <da2dac>.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\ns3ad1lpfda2.v" Line 25: Size mismatch in connection of port <daccmd>. Formal port size is 2-bit while actual signal size is 1-bit.

Elaborating module <genad1lpfda2>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\ns3ad1lpfda2.v" Line 61: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\ns3ad1lpfda2.v" Line 27: Size mismatch in connection of port <daccmd>. Formal port size is 2-bit while actual signal size is 1-bit.

Elaborating module <clock>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3ad1lpfda2>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\ns3ad1lpfda2.v".
    Summary:
	no macro.
Unit <ns3ad1lpfda2> synthesized.

Synthesizing Unit <ad1adc>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\remote_sources\_\_\_\Chapter 3\peripherals\ad1adc.v".
    Found 1-bit register for signal <adcsck>.
    Found 1-bit register for signal <adccs>.
    Found 1-bit register for signal <davadc>.
    Found 12-bit register for signal <adc0data>.
    Found 12-bit register for signal <adc1data>.
    Found 7-bit register for signal <adcstate>.
    Found 64x7-bit Read Only RAM for signal <_n0180>
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
Unit <ad1adc> synthesized.

Synthesizing Unit <da2dac>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\remote_sources\_\_\_\Chapter 3\peripherals\da2dac.v".
    Found 1-bit register for signal <davdac>.
    Found 1-bit register for signal <dacsync>.
    Found 1-bit register for signal <dacsck>.
    Found 1-bit register for signal <dacout>.
    Found 6-bit register for signal <dacstate>.
    Found 64x6-bit Read Only RAM for signal <dacstate[5]_PWR_3_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <da2dac> synthesized.

Synthesizing Unit <genad1lpfda2>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\ns3ad1lpfda2.v".
WARNING:Xst:2935 - Signal 'daccmd', unconnected in block 'genad1lpfda2', is tied to its initial value (00).
    Register <adcdav> equivalent to <dacdav> has been removed
    Found 1-bit register for signal <dacdav>.
    Found 12-bit register for signal <xb>.
    Found 12-bit register for signal <ya>.
    Found 12-bit register for signal <dacdata>.
    Found 12-bit adder for signal <_n0049> created at line 61.
    Found 12-bit adder for signal <BUS_0001_GND_4_o_add_7_OUT> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <genad1lpfda2> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\adcdac\ns3ad1lpfda2\remote_sources\_\_\_\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_5_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x6-bit single-port Read Only RAM                    : 1
 64x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 19
 1-bit register                                        : 10
 12-bit register                                       : 5
 32-bit register                                       : 2
 6-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 37
 12-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <xb_0> of sequential type is unconnected in block <M2>.
WARNING:Xst:2677 - Node <ya_0> of sequential type is unconnected in block <M2>.
WARNING:Xst:2677 - Node <ya_1> of sequential type is unconnected in block <M2>.

Synthesizing (advanced) Unit <ad1adc>.
INFO:Xst:3231 - The small RAM <Mram__n0180> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adcstate[6]_GND_2_o_mux_2_OUT<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ad1adc> synthesized (advanced).

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <da2dac>.
INFO:Xst:3231 - The small RAM <Mram_dacstate[5]_PWR_3_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dacstate[5]_GND_3_o_mux_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <da2dac> synthesized (advanced).
WARNING:Xst:2677 - Node <xb_0> of sequential type is unconnected in block <genad1lpfda2>.
WARNING:Xst:2677 - Node <ya_0> of sequential type is unconnected in block <genad1lpfda2>.
WARNING:Xst:2677 - Node <ya_1> of sequential type is unconnected in block <genad1lpfda2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 64x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 2
 32-bit adder                                          : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 80
 Flip-Flops                                            : 80
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 37
 12-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ns3ad1lpfda2> ...

Optimizing unit <genad1lpfda2> ...

Optimizing unit <ad1adc> ...
WARNING:Xst:1293 - FF/Latch <adcstate_6> has a constant value of 0 in block <ad1adc>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <da2dac> ...
WARNING:Xst:1293 - FF/Latch <M0/adcstate_6> has a constant value of 0 in block <ns3ad1lpfda2>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3ad1lpfda2, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3ad1lpfda2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 634
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 124
#      LUT2                        : 81
#      LUT3                        : 22
#      LUT4                        : 29
#      LUT5                        : 44
#      LUT6                        : 39
#      MUXCY                       : 148
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 137
# FlipFlops/Latches                : 143
#      FD                          : 76
#      FDE                         : 62
#      FDR                         : 4
#      FDS                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 4
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             143  out of  18224     0%  
 Number of Slice LUTs:                  346  out of   9112     3%  
    Number used as Logic:               346  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    347
   Number with an unused Flip Flop:     204  out of    347    58%  
   Number with an unused LUT:             1  out of    347     0%  
   Number of fully used LUT-FF pairs:   142  out of    347    40%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 66    |
M4/clk                             | BUFG                   | 34    |
M3/clk                             | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.367ns (Maximum Frequency: 186.327MHz)
   Minimum input arrival time before clock: 6.145ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.367ns (frequency: 186.327MHz)
  Total number of paths / destination ports: 70325 / 68
-------------------------------------------------------------------------
Delay:               5.367ns (Levels of Logic = 35)
  Source:            M4/clkq_0 (FF)
  Destination:       M4/clk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M4/clkq_0 to M4/clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M4/clkq_0 (M4/clkq_0)
     INV:I->O              1   0.206   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0 (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<0> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<1> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<2> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<4> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<5> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<6> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<8> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<9> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<10> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<12> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<13> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<14> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<16> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<17> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<18> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<20> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<21> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<22> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<24> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<25> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<26> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<27> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<28> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<29> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<30> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.961  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_xor<31> (M4/clkq[31]_GND_5_o_add_1_OUT<31>)
     LUT5:I0->O            0   0.203   0.000  M4/Mcompar_n0001_lutdi5 (M4/Mcompar_n0001_lutdi5)
     MUXCY:DI->O          33   0.384   1.305  M4/Mcompar_n0001_cy<5> (M4/Mcompar_n0001_cy<5>)
     FDE:CE                    0.322          M4/clk
    ----------------------------------------
    Total                      5.367ns (2.484ns logic, 2.883ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/clk'
  Clock period: 3.603ns (frequency: 277.519MHz)
  Total number of paths / destination ports: 774 / 22
-------------------------------------------------------------------------
Delay:               3.603ns (Levels of Logic = 14)
  Source:            M2/ya_2 (FF)
  Destination:       M2/dacdata_11 (FF)
  Source Clock:      M4/clk rising
  Destination Clock: M4/clk rising

  Data Path: M2/ya_2 to M2/dacdata_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.721  M2/ya_2 (M2/ya_2)
     LUT5:I3->O            1   0.203   0.580  M2/Madd_BUS_0001_GND_4_o_add_7_OUT (M2/Madd_BUS_0001_GND_4_o_add_7_OUT)
     LUT4:I3->O            1   0.205   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_lut<0>1 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_lut<0>1)
     MUXCY:S->O            1   0.172   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_0 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>1)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_1 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>2)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_2 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>3)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_3 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>4)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_4 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>5)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_5 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>6)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_6 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>7)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_7 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_8 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>9)
     MUXCY:CI->O           0   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_9 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>10)
     XORCY:CI->O           2   0.180   0.617  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_xor<0>_10 (M2/BUS_0001_GND_4_o_add_7_OUT<11>)
     LUT5:I4->O            1   0.205   0.000  M2/Mmux_adc1data[11]_BUS_0001_mux_10_OUT31 (M2/adc1data[11]_BUS_0001_mux_10_OUT<11>)
     FDE:D                     0.102          M2/dacdata_11
    ----------------------------------------
    Total                      3.603ns (1.685ns logic, 1.918ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M3/clk'
  Clock period: 4.141ns (frequency: 241.511MHz)
  Total number of paths / destination ports: 394 / 71
-------------------------------------------------------------------------
Delay:               4.141ns (Levels of Logic = 3)
  Source:            M0/adcstate_4 (FF)
  Destination:       M0/adcstate_4 (FF)
  Source Clock:      M3/clk rising
  Destination Clock: M3/clk rising

  Data Path: M0/adcstate_4 to M0/adcstate_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.005  M0/adcstate_4 (M0/adcstate_4)
     LUT2:I1->O           18   0.205   1.394  M0/Mmux_adcstate[6]_GND_2_o_mux_2_OUT51 (M0/adcstate[6]_GND_2_o_mux_2_OUT<4>)
     LUT6:I1->O            1   0.203   0.580  M0_Mram__n018041 (M0/_n0180<3>)
     LUT4:I3->O            1   0.205   0.000  M0/Mmux_adcstate[6]_adcstate[6]_mux_51_OUT51 (M0/adcstate[6]_adcstate[6]_mux_51_OUT<4>)
     FDR:D                     0.102          M0/adcstate_4
    ----------------------------------------
    Total                      4.141ns (1.162ns logic, 2.979ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M4/clk'
  Total number of paths / destination ports: 440 / 54
-------------------------------------------------------------------------
Offset:              6.145ns (Levels of Logic = 15)
  Source:            SW0 (PAD)
  Destination:       M2/dacdata_11 (FF)
  Destination Clock: M4/clk rising

  Data Path: SW0 to M2/dacdata_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.421  SW0_IBUF (SW0_IBUF)
     LUT3:I0->O            3   0.205   0.879  M2/Mmux_adc1data[11]_adc0data[11]_mux_4_OUT51 (M2/adc1data[11]_adc0data[11]_mux_4_OUT<3>)
     LUT3:I0->O            1   0.205   0.580  M2/Madd_BUS_0001_GND_4_o_add_7_OUT1 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT1)
     LUT4:I3->O            1   0.205   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_lut<0>2 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_lut<0>2)
     MUXCY:S->O            1   0.172   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_1 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>2)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_2 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>3)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_3 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>4)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_4 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>5)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_5 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>6)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_6 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>7)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_7 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_8 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>9)
     MUXCY:CI->O           0   0.019   0.000  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>_9 (M2/Madd_BUS_0001_GND_4_o_add_7_OUT_cy<0>10)
     XORCY:CI->O           2   0.180   0.617  M2/Madd_BUS_0001_GND_4_o_add_7_OUT_xor<0>_10 (M2/BUS_0001_GND_4_o_add_7_OUT<11>)
     LUT5:I4->O            1   0.205   0.000  M2/Mmux_adc1data[11]_BUS_0001_mux_10_OUT31 (M2/adc1data[11]_BUS_0001_mux_10_OUT<11>)
     FDE:D                     0.102          M2/dacdata_11
    ----------------------------------------
    Total                      6.145ns (2.648ns logic, 3.497ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M3/clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.438ns (Levels of Logic = 2)
  Source:            JA3 (PAD)
  Destination:       M0/adc1data_11 (FF)
  Destination Clock: M3/clk rising

  Data Path: JA3 to M0/adc1data_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  JA3_IBUF (JA3_IBUF)
     LUT6:I5->O            1   0.205   0.000  M0/Mmux__n0354131 (M0/_n0447<0>)
     FDE:D                     0.102          M0/adc1data_0
    ----------------------------------------
    Total                      2.438ns (1.529ns logic, 0.909ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M3/clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            M0/adccs (FF)
  Destination:       JA1 (PAD)
  Source Clock:      M3/clk rising

  Data Path: M0/adccs to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  M0/adccs (M0/adccs)
     OBUF:I->O                 2.571          JA1_OBUF (JA1)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M3/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M3/clk         |    4.141|         |         |         |
M4/clk         |    4.816|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M3/clk         |    4.703|         |         |         |
M4/clk         |    3.603|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.14 secs
 
--> 

Total memory usage is 197100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

