// Seed: 477670224
module module_0;
  id_1 :
  assert property (@(posedge id_1 < 1) 1)
  else $display(1);
  initial begin : id_2
    id_1 <= 1;
  end
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    input tri id_8,
    output tri0 id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    output wire id_13,
    input tri id_14,
    output wand id_15,
    input tri0 id_16,
    input wand id_17,
    output supply1 id_18
);
  assign id_18 = 1'b0;
  module_0();
endmodule
