timestamp=1476310649873

[~A]
C:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/testbench.v=0*325*974
LastVerilogToplevel=testbench
ModifyID=21
Version=74
c:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/adder.v=0*1880*2349
c:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/adder.v_testbench.v=0*32796*33597
c:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/testbench.v=0*31050*31715

[$root]
A/$root=22|||1*53034
BinI32/$root=3*40627
SLP=3*40731
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216ad293b168e479d7423cb57886beb4248

[adder]
A/adder=22|./../src/adder.v|1|1*53408
BinI32/adder=3*40799
R=./../src/adder.v|1
SLP=3*40903
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|aa2639a8a5a70ec6691b492f142f0ca2ad293b168e479d7423cb57886beb4248

[testbench]
A/testbench=22|./../src/testbench.v|3|1*55215
BinI32/testbench=3*41003
R=./../src/testbench.v|3
SLP=3*42289
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9c08cd30fe0f9550ac0d051aa32c9ba5030c5f4de3ffa3c97f58c5528f1d791358c1a4f3e608da0e1376dd99b3d83eb7

[~MFT]
0=7|0design2.mgf|33597|21339
1=6|1design2.mgf|55215|53034
3=12|3design2.mgf|42289|40627

[~U]
$root=12|0*32277|
adder=12|0*32443|
testbench=12|0*32637||0x10
