#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ba0bc7cca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ba0bc7ce30 .scope module, "diff_tx_tb" "diff_tx_tb" 3 4;
 .timescale -9 -12;
v000001ba0bce7d10_0 .var "clk_in", 0 0;
v000001ba0bce7db0_0 .var "data_in", 25 0;
v000001ba0bce7e50_0 .net "data_out", 0 0, v000001ba0bc430f0_0;  1 drivers
v000001ba0bce7ef0_0 .var "rst_in", 0 0;
v000001ba0bce7f90_0 .var "trigger_in", 0 0;
S_000001ba0bc42ce0 .scope module, "uut" "diff_tx" 3 11, 4 3 0, S_000001ba0bc7ce30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "trigger_in";
    .port_info 3 /INPUT 26 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
P_000001ba0bc7cfc0 .param/l "DATA_PERIOD" 0 4 4, +C4<00000000000000000000000000010100>;
P_000001ba0bc7cff8 .param/l "HALF_DATA_PERIOD" 0 4 4, +C4<00000000000000000000000000001010>;
P_000001ba0bc7d030 .param/l "QUARTER_DATA_PERIOD" 0 4 4, +C4<00000000000000000000000000000101>;
P_000001ba0bc7d068 .param/l "THREE_QUARTER_DATA_PERIOD" 0 4 4, +C4<00000000000000000000000000001111>;
enum000001ba0b997eb0 .enum2/s (32)
   "IDLE" 0,
   "SYNC" 1,
   "ZERO" 2,
   "ONE" 3
 ;
v000001ba0bc92330_0 .net "clk_in", 0 0, v000001ba0bce7d10_0;  1 drivers
v000001ba0bc42e70_0 .var "counter", 4 0;
v000001ba0bc42f10_0 .var "current_data", 25 0;
v000001ba0bc42fb0_0 .net "data_in", 25 0, v000001ba0bce7db0_0;  1 drivers
v000001ba0bc43050_0 .var "data_index", 4 0;
v000001ba0bc430f0_0 .var "data_out", 0 0;
v000001ba0bce7b30_0 .net "rst_in", 0 0, v000001ba0bce7ef0_0;  1 drivers
v000001ba0bce7bd0_0 .var/2s "state", 31 0;
v000001ba0bce7c70_0 .net "trigger_in", 0 0, v000001ba0bce7f90_0;  1 drivers
E_000001ba0bc90890 .event posedge, v000001ba0bc92330_0;
    .scope S_000001ba0bc42ce0;
T_0 ;
    %wait E_000001ba0bc90890;
    %load/vec4 v000001ba0bce7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v000001ba0bc43050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ba0bce7bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %load/vec4 v000001ba0bce7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %load/vec4 v000001ba0bc42fb0_0;
    %assign/vec4 v000001ba0bc42f10_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v000001ba0bc43050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001ba0bc42e70_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_0.9, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %load/vec4 v000001ba0bc42e70_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001ba0bc42e70_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v000001ba0bc43050_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v000001ba0bc43050_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %load/vec4 v000001ba0bc42f10_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %cast2;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v000001ba0bc43050_0, 0;
T_0.14 ;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %load/vec4 v000001ba0bc42e70_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
T_0.12 ;
T_0.10 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000001ba0bc42e70_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %load/vec4 v000001ba0bc42e70_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v000001ba0bc42e70_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.19, 5;
    %load/vec4 v000001ba0bc43050_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v000001ba0bc42f10_0;
    %load/vec4 v000001ba0bc43050_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %cast2;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %load/vec4 v000001ba0bc43050_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001ba0bc43050_0, 0;
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %load/vec4 v000001ba0bc42e70_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
T_0.20 ;
T_0.18 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000001ba0bc42e70_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_0.25, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %load/vec4 v000001ba0bc42e70_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %load/vec4 v000001ba0bc42e70_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.27, 5;
    %load/vec4 v000001ba0bc43050_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.29, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v000001ba0bc42f10_0;
    %load/vec4 v000001ba0bc43050_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %cast2;
    %assign/vec4 v000001ba0bce7bd0_0, 0;
    %load/vec4 v000001ba0bc43050_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001ba0bc43050_0, 0;
T_0.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
    %jmp T_0.28;
T_0.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba0bc430f0_0, 0;
    %load/vec4 v000001ba0bc42e70_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ba0bc42e70_0, 0;
T_0.28 ;
T_0.26 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ba0bc7ce30;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001ba0bce7d10_0;
    %nor/r;
    %store/vec4 v000001ba0bce7d10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ba0bc7ce30;
T_2 ;
    %vpi_call/w 3 24 "$dumpfile", "diff_tx_tb.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ba0bc7ce30 {0 0 0};
    %vpi_call/w 3 26 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %pushi/vec4 12464665, 0, 26;
    %store/vec4 v000001ba0bce7db0_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %vpi_call/w 3 41 "$display", "data_in = %26b", v000001ba0bce7db0_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 49556, 0, 26;
    %store/vec4 v000001ba0bce7db0_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %vpi_call/w 3 54 "$display", "data_in = %26b", v000001ba0bce7db0_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v000001ba0bce7db0_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %vpi_call/w 3 67 "$display", "data_in = %26b", v000001ba0bce7db0_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 67108863, 0, 26;
    %store/vec4 v000001ba0bce7db0_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %vpi_call/w 3 80 "$display", "data_in = %26b", v000001ba0bce7db0_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 44739242, 0, 26;
    %store/vec4 v000001ba0bce7db0_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7ef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %vpi_call/w 3 93 "$display", "data_in = %26b", v000001ba0bce7db0_0 {0 0 0};
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba0bce7f90_0, 0, 1;
    %delay 4000000, 0;
    %vpi_call/w 3 101 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\diff_tx_tb.sv";
    ".\hdl\diff_tx.sv";
