{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743293113564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743293113565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 18:05:13 2025 " "Processing started: Sat Mar 29 18:05:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743293113565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293113565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293113565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743293113947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743293113947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/rsregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/rsregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSRegister " "Found entity 1: RSRegister" {  } { { "../Sources/RSRegister.v" "" { Text "C:/Quartus_Projects/FPU/Sources/RSRegister.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_UART_TRANS.v(32) " "Verilog HDL information at FSM_UART_TRANS.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743293121056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fsm_uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fsm_uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_TRANS " "Found entity 1: FSM_UART_TRANS" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fsm_uart_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fsm_uart_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_REC " "Found entity 1: FSM_UART_REC" {  } { { "../Sources/FSM_UART_REC.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_REC.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY FSM.v(8) " "Verilog HDL Declaration information at FSM.v(8): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743293121083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "txSend TXSEND FSM.v(8) " "Verilog HDL Declaration information at FSM.v(8): object \"txSend\" differs only in case from object \"TXSEND\" in the same scope" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743293121084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR FSM.v(8) " "Verilog HDL Declaration information at FSM.v(8): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743293121084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_TB " "Found entity 1: FPU_TB" {  } { { "../Sources/FPU_TB.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FPU_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "../Sources/FPU.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293121095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU " "Elaborating entity \"FPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743293121217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:I0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:I0\"" {  } { { "../Sources/FPU.v" "I0" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121234 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(235) " "Verilog HDL Always Construct warning at FSM.v(235): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121238 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(236) " "Verilog HDL Always Construct warning at FSM.v(236): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121238 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(237) " "Verilog HDL Always Construct warning at FSM.v(237): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121238 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(239) " "Verilog HDL Always Construct warning at FSM.v(239): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121238 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(240) " "Verilog HDL Always Construct warning at FSM.v(240): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121238 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(241) " "Verilog HDL Always Construct warning at FSM.v(241): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121238 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(302) " "Verilog HDL Always Construct warning at FSM.v(302): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121244 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(303) " "Verilog HDL Always Construct warning at FSM.v(303): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121244 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(304) " "Verilog HDL Always Construct warning at FSM.v(304): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121244 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(306) " "Verilog HDL Always Construct warning at FSM.v(306): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121244 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(307) " "Verilog HDL Always Construct warning at FSM.v(307): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121244 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(308) " "Verilog HDL Always Construct warning at FSM.v(308): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121244 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(369) " "Verilog HDL Always Construct warning at FSM.v(369): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121247 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(370) " "Verilog HDL Always Construct warning at FSM.v(370): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121247 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(371) " "Verilog HDL Always Construct warning at FSM.v(371): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121247 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(373) " "Verilog HDL Always Construct warning at FSM.v(373): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121247 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(374) " "Verilog HDL Always Construct warning at FSM.v(374): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121247 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(375) " "Verilog HDL Always Construct warning at FSM.v(375): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 375 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121247 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(416) " "Verilog HDL Always Construct warning at FSM.v(416): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 416 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121250 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(417) " "Verilog HDL Always Construct warning at FSM.v(417): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121250 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(418) " "Verilog HDL Always Construct warning at FSM.v(418): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 418 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121251 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(420) " "Verilog HDL Always Construct warning at FSM.v(420): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121251 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(421) " "Verilog HDL Always Construct warning at FSM.v(421): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 421 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121251 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(422) " "Verilog HDL Always Construct warning at FSM.v(422): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 422 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121251 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 12 FSM.v(428) " "Verilog HDL assignment warning at FSM.v(428): truncated value with size 22 to match size of target (12)" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121251 "|FPU|FSM:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:RA " "Elaborating entity \"Register\" for hierarchy \"Register:RA\"" {  } { { "../Sources/FPU.v" "RA" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Register.v(26) " "Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (18)" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121299 "|FPU|Register:RA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:RR " "Elaborating entity \"Register\" for hierarchy \"Register:RR\"" {  } { { "../Sources/FPU.v" "RR" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Register.v(26) " "Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (16)" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121313 "|FPU|Register:RR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:RO " "Elaborating entity \"Register\" for hierarchy \"Register:RO\"" {  } { { "../Sources/FPU.v" "RO" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Register.v(26) " "Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (2)" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121324 "|FPU|Register:RO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:I1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:I1\"" {  } { { "../Sources/FPU.v" "I1" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Counter.v(27) " "Verilog HDL assignment warning at Counter.v(27): truncated value with size 32 to match size of target (9)" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121333 "|FPU|Counter:I1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Counter.v(50) " "Verilog HDL assignment warning at Counter.v(50): truncated value with size 32 to match size of target (9)" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121333 "|FPU|Counter:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:ITx " "Elaborating entity \"Counter\" for hierarchy \"Counter:ITx\"" {  } { { "../Sources/FPU.v" "ITx" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(27) " "Verilog HDL assignment warning at Counter.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121343 "|FPU|Counter:ITx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rstOne Counter.v(23) " "Verilog HDL Always Construct warning at Counter.v(23): inferring latch(es) for variable \"rstOne\", which holds its previous value in one or more paths through the always construct" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743293121343 "|FPU|Counter:ITx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstOne Counter.v(23) " "Inferred latch for \"rstOne\" at Counter.v(23)" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121343 "|FPU|Counter:ITx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_TRANS FSM_UART_TRANS:I2 " "Elaborating entity \"FSM_UART_TRANS\" for hierarchy \"FSM_UART_TRANS:I2\"" {  } { { "../Sources/FPU.v" "I2" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121352 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txData FSM_UART_TRANS.v(99) " "Verilog HDL Always Construct warning at FSM_UART_TRANS.v(99): variable \"txData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121353 "|FPU|FSM_UART_TRANS:I2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataCntTx2 FSM_UART_TRANS.v(99) " "Verilog HDL Always Construct warning at FSM_UART_TRANS.v(99): variable \"dataCntTx2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121353 "|FPU|FSM_UART_TRANS:I2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataCntTx FSM_UART_TRANS.v(99) " "Verilog HDL Always Construct warning at FSM_UART_TRANS.v(99): variable \"dataCntTx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121353 "|FPU|FSM_UART_TRANS:I2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txData FSM_UART_TRANS.v(109) " "Verilog HDL Always Construct warning at FSM_UART_TRANS.v(109): variable \"txData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121353 "|FPU|FSM_UART_TRANS:I2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataCntTx2 FSM_UART_TRANS.v(109) " "Verilog HDL Always Construct warning at FSM_UART_TRANS.v(109): variable \"dataCntTx2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121353 "|FPU|FSM_UART_TRANS:I2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataCntTx FSM_UART_TRANS.v(109) " "Verilog HDL Always Construct warning at FSM_UART_TRANS.v(109): variable \"dataCntTx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743293121353 "|FPU|FSM_UART_TRANS:I2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_UART_TRANS.v(78) " "Verilog HDL Case Statement information at FSM_UART_TRANS.v(78): all case item expressions in this case statement are onehot" {  } { { "../Sources/FSM_UART_TRANS.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743293121354 "|FPU|FSM_UART_TRANS:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:IRx2 " "Elaborating entity \"Counter\" for hierarchy \"Counter:IRx2\"" {  } { { "../Sources/FPU.v" "IRx2" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter.v(27) " "Verilog HDL assignment warning at Counter.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743293121368 "|FPU|Counter:IRx2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rstOne Counter.v(23) " "Verilog HDL Always Construct warning at Counter.v(23): inferring latch(es) for variable \"rstOne\", which holds its previous value in one or more paths through the always construct" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743293121369 "|FPU|Counter:IRx2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstOne Counter.v(23) " "Inferred latch for \"rstOne\" at Counter.v(23)" {  } { { "../Sources/Counter.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293121369 "|FPU|Counter:IRx2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSRegister RSRegister:I4 " "Elaborating entity \"RSRegister\" for hierarchy \"RSRegister:I4\"" {  } { { "../Sources/FPU.v" "I4" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_REC FSM_UART_REC:I3 " "Elaborating entity \"FSM_UART_REC\" for hierarchy \"FSM_UART_REC:I3\"" {  } { { "../Sources/FPU.v" "I3" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293121392 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FSM:I0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FSM:I0\|Div0\"" {  } { { "../Sources/FSM.v" "Div0" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 428 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743293122708 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743293122708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:I0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FSM:I0\|lpm_divide:Div0\"" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 428 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293122763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:I0\|lpm_divide:Div0 " "Instantiated megafunction \"FSM:I0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743293122763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743293122763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743293122763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743293122763 ""}  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 428 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743293122763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Quartus_Projects/FPU/Quartus_Project/db/lpm_divide_0dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293122793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293122793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Quartus_Projects/FPU/Quartus_Project/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293122813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293122813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Quartus_Projects/FPU/Quartus_Project/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743293122843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293122843 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743293122988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743293127507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743293130074 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "baudRateOut " "Logic cell \"baudRateOut\"" {  } { { "../Sources/FPU.v" "baudRateOut" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743293130085 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1743293130085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPU/Quartus_Project/output_files/FPU.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPU/Quartus_Project/output_files/FPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293130133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743293130297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743293130297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1180 " "Implemented 1180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743293130458 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743293130458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1173 " "Implemented 1173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743293130458 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743293130458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743293130458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743293130486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 18:05:30 2025 " "Processing ended: Sat Mar 29 18:05:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743293130486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743293130486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743293130486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743293130486 ""}
