// Seed: 4077211306
module module_0 (
    input logic id_0,
    input reg id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output id_6
);
  reg id_7;
  reg id_8 = 1, id_9;
  type_14 id_10 (
      .id_0(1),
      .id_1(),
      .id_2(),
      .id_3(id_2),
      .id_4(1)
  );
  initial begin
    id_9 <= id_1;
    id_9 <= #id_9 id_7;
    if (1'b0 && id_2) if (id_9) id_7 <= 1;
  end
endmodule
