LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY bin2gray IS
    GENERIC (
        N : INTEGER := 8 -- Default width, can be overridden
    );
    PORT (
        SW : IN STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
        LEDS : OUT STD_LOGIC_VECTOR(N - 1 DOWNTO 0)
    );
END ENTITY;

ARCHITECTURE dataflow OF bin2gray IS
    SIGNAL bin : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
    SIGNAL gray : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
BEGIN

    bin <= SW;
    gray(N - 1) <= bin(N - 1);
    gen_gray : FOR i IN 0 TO N - 2 GENERATE
        gray(i) <= bin(i + 1) XOR bin(i);
    END GENERATE;
    LEDS <= gray;

END ARCHITECTURE;
