{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713001930849 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ethernet EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Ethernet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713001930873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713001930898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713001930898 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a0 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a1 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a2 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a3 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a4 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a5 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a6 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a7 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a8 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a9 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a10 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a11 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a12 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a13 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a14 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a15 " "Atom \"nco_ip_st:inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_if72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1713001930936 "|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated|ram_block1a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1713001930936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713001931136 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713001931341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713001931341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713001931341 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713001931341 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 6202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713001931353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 6204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713001931353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 6206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713001931353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 6208 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713001931353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 6210 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713001931353 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713001931353 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713001931353 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1713001931363 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1713001931920 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1713001931920 ""}
{ "Info" "ISTA_SDC_FOUND" "Ethernet.out.sdc " "Reading SDC File: 'Ethernet.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1713001931938 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_gclk " "Node: fpga_gclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1713001931940 "|Ethernet|fpga_gclk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "e_rxc (Rise) e_rxc (Rise) setup and hold " "From e_rxc (Rise) to e_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "e_rxc (Fall) e_rxc (Rise) setup and hold " "From e_rxc (Fall) to e_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "e_rxc (Rise) e_rxc (Fall) setup and hold " "From e_rxc (Rise) to e_rxc (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "e_rxc (Fall) e_rxc (Fall) setup and hold " "From e_rxc (Fall) to e_rxc (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1713001931952 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1713001931952 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1713001931952 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_rxc " "   8.000        e_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_txc " "   8.000        e_txc" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1713001931952 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1713001931952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_gclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node fpga_gclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""}  } { { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 3 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_gclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 6190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713001932024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""}  } { { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3596 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713001932024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3842 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713001932024 ""}  } { { "pzdyqx.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3680 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713001932024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""}  } { { "pzdyqx.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 3702 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713001932024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 5427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 4424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713001932024 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713001932024 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 4912 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713001932024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713001932372 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713001932374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713001932375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713001932375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713001932381 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713001932383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713001932418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1713001932421 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713001932421 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713001932461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713001932968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713001933216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713001933231 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713001934243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713001934243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713001934678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713001935706 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713001935706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713001936297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713001936299 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713001936299 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713001936339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713001936383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713001936561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713001936603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713001936818 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713001937211 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVCMOS M2 " "Pin reset_n uses I/O standard 3.3-V LVCMOS at M2" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset_n } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 2 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxdv 3.3-V LVCMOS C6 " "Pin e_rxdv uses I/O standard 3.3-V LVCMOS at C6" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxdv } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxdv" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxdv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxer 3.3-V LVCMOS E10 " "Pin e_rxer uses I/O standard 3.3-V LVCMOS at E10" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxer } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxer" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[0\] 3.3-V LVCMOS D6 " "Pin e_rxd\[0\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[0] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[0\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[1\] 3.3-V LVCMOS E7 " "Pin e_rxd\[1\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[1] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[1\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[2\] 3.3-V LVCMOS D8 " "Pin e_rxd\[2\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[2] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[2\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[3\] 3.3-V LVCMOS E8 " "Pin e_rxd\[3\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[3] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[3\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[4\] 3.3-V LVCMOS F9 " "Pin e_rxd\[4\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[4] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[4\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[5\] 3.3-V LVCMOS E9 " "Pin e_rxd\[5\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[5] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[5\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[6\] 3.3-V LVCMOS C9 " "Pin e_rxd\[6\] uses I/O standard 3.3-V LVCMOS at C9" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[6] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[6\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[7\] 3.3-V LVCMOS D9 " "Pin e_rxd\[7\] uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxd[7] } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[7\]" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_txc 3.3-V LVCMOS A7 " "Pin e_txc uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_txc } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_txc" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 14 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_txc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_mdio 3.3-V LVCMOS B10 " "Pin e_mdio uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 7 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxc 3.3-V LVCMOS F7 " "Pin e_rxc uses I/O standard 3.3-V LVCMOS at F7" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_rxc } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxc" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 9 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_gclk 3.3-V LVCMOS E1 " "Pin fpga_gclk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { fpga_gclk } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_gclk" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 3 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_gclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1713001937435 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1713001937435 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "e_mdio a permanently disabled " "Pin e_mdio has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "Src/Ethernet.v" "" { Text "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v" 7 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1713001937435 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1713001937435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Ethernet.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/gongjiaogao/huihuan/EP4CE10_V1.1_Ethernet_1G/Project/Ethernet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713001937582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5944 " "Peak virtual memory: 5944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713001938104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 17:52:18 2024 " "Processing ended: Sat Apr 13 17:52:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713001938104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713001938104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713001938104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713001938104 ""}
