#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x555e4f545490 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x555e4f5598b0_0 .var "x", 0 0;
v0x555e4f559980_0 .var "x2", 0 0;
v0x555e4f559a50_0 .var "x3", 0 0;
v0x555e4f559b50_0 .var "y", 0 0;
v0x555e4f559c20_0 .var "y2", 0 0;
v0x555e4f559d10_0 .var "y3", 0 0;
v0x555e4f559de0_0 .net "z", 0 0, L_0x555e4f55a0e0;  1 drivers
v0x555e4f559eb0_0 .net "z2", 0 0, L_0x555e4f55a1f0;  1 drivers
v0x555e4f559f80_0 .net "z3", 0 0, L_0x555e4f55a350;  1 drivers
S_0x555e4f545620 .scope module, "U1" "my_module" 2 17, 3 2 0, S_0x555e4f545490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x555e4f55a0e0 .functor AND 1, v0x555e4f5598b0_0, v0x555e4f559b50_0, C4<1>, C4<1>;
v0x555e4f50cd40_0 .net "A", 0 0, v0x555e4f5598b0_0;  1 drivers
v0x555e4f558a40_0 .net "B", 0 0, v0x555e4f559b50_0;  1 drivers
v0x555e4f558b00_0 .net "Y", 0 0, L_0x555e4f55a0e0;  alias, 1 drivers
v0x555e4f558ba0_0 .var "my_register", 0 0;
S_0x555e4f558ce0 .scope module, "U2" "my_module" 2 18, 3 2 0, S_0x555e4f545490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x555e4f55a1f0 .functor AND 1, v0x555e4f559980_0, v0x555e4f559c20_0, C4<1>, C4<1>;
v0x555e4f558f10_0 .net "A", 0 0, v0x555e4f559980_0;  1 drivers
v0x555e4f558ff0_0 .net "B", 0 0, v0x555e4f559c20_0;  1 drivers
v0x555e4f5590b0_0 .net "Y", 0 0, L_0x555e4f55a1f0;  alias, 1 drivers
v0x555e4f559180_0 .var "my_register", 0 0;
S_0x555e4f5592c0 .scope module, "U3" "my_module" 2 19, 3 2 0, S_0x555e4f545490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x555e4f55a350 .functor AND 1, v0x555e4f559a50_0, v0x555e4f559d10_0, C4<1>, C4<1>;
v0x555e4f559520_0 .net "A", 0 0, v0x555e4f559a50_0;  1 drivers
v0x555e4f5595e0_0 .net "B", 0 0, v0x555e4f559d10_0;  1 drivers
v0x555e4f5596a0_0 .net "Y", 0 0, L_0x555e4f55a350;  alias, 1 drivers
v0x555e4f559770_0 .var "my_register", 0 0;
    .scope S_0x555e4f545620;
T_0 ;
    %load/vec4 v0x555e4f50cd40_0;
    %store/vec4 v0x555e4f558ba0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x555e4f558ce0;
T_1 ;
    %load/vec4 v0x555e4f558f10_0;
    %store/vec4 v0x555e4f559180_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x555e4f5592c0;
T_2 ;
    %load/vec4 v0x555e4f559520_0;
    %store/vec4 v0x555e4f559770_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x555e4f545490;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e4f5598b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e4f559b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e4f559980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e4f559c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e4f559a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e4f559d10_0, 0, 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/ckirk/repos/verilog-fundamentals/demo6/top.v";
    "./my_module.v";
