BIT,FUNC_0
regmap_write,FUNC_1
to_mtk_clk_mux,FUNC_2
mtk_clk_mux_enable_setclr,FUNC_3
hw,VAR_0
mux,VAR_1
