// Seed: 2122426652
module module_0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd48
) (
    output tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri id_3,
    input wand _id_4,
    input tri1 id_5,
    output tri0 id_6
);
  wire id_8[-1 : 1];
  supply0 [-1 'b0 : id_4] id_9 = 1;
  always @(1) $unsigned(26);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0
);
  wire id_2;
  wire id_3;
  always @(posedge 1 or posedge id_2 == id_2) begin : LABEL_0
    id_0 <= 1 == -1;
  end
  module_0 modCall_1 ();
endmodule
