{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631486760008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631486760017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 17:45:59 2021 " "Processing started: Sun Sep 12 17:45:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631486760017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486760017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Saturnin_Tb -c Saturnin_Tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off Saturnin_Tb -c Saturnin_Tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486760018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631486760641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631486760641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/xor_key_rotated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/xor_key_rotated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_key_Rotated-Main " "Found design unit 1: XOR_key_Rotated-Main" {  } { { "../../SATURNIN_VHDL/XOR_key_Rotated.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key_Rotated.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773379 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_key_Rotated " "Found entity 1: XOR_key_Rotated" {  } { { "../../SATURNIN_VHDL/XOR_key_Rotated.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key_Rotated.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/xor_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/xor_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_key-Main " "Found design unit 1: XOR_key-Main" {  } { { "../../SATURNIN_VHDL/XOR_key.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773383 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_key " "Found entity 1: XOR_key" {  } { { "../../SATURNIN_VHDL/XOR_key.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/XOR_key.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_slice_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_slice_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Slice_Inv-Main " "Found design unit 1: SR_Slice_Inv-Main" {  } { { "../../SATURNIN_VHDL/SR_Slice_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice_Inv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773385 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Slice_Inv " "Found entity 1: SR_Slice_Inv" {  } { { "../../SATURNIN_VHDL/SR_Slice_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Slice-Main " "Found design unit 1: SR_Slice-Main" {  } { { "../../SATURNIN_VHDL/SR_Slice.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773390 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Slice " "Found entity 1: SR_Slice" {  } { { "../../SATURNIN_VHDL/SR_Slice.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Slice.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_sheet_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_sheet_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Sheet_Inv-Main " "Found design unit 1: SR_Sheet_Inv-Main" {  } { { "../../SATURNIN_VHDL/SR_Sheet_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet_Inv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773393 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Sheet_Inv " "Found entity 1: SR_Sheet_Inv" {  } { { "../../SATURNIN_VHDL/SR_Sheet_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_sheet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/sr_sheet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Sheet-Main " "Found design unit 1: SR_Sheet-Main" {  } { { "../../SATURNIN_VHDL/SR_Sheet.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773397 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Sheet " "Found entity 1: SR_Sheet" {  } { { "../../SATURNIN_VHDL/SR_Sheet.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/SR_Sheet.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/saturnin_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/saturnin_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturnin_Tb-RTL " "Found design unit 1: Saturnin_Tb-RTL" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773401 ""} { "Info" "ISGN_ENTITY_NAME" "1 Saturnin_Tb " "Found entity 1: Saturnin_Tb" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/saturnin_block_encryptv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/saturnin_block_encryptv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturnin_Block_EncryptV2-Main " "Found design unit 1: Saturnin_Block_EncryptV2-Main" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773407 ""} { "Info" "ISGN_ENTITY_NAME" "1 Saturnin_Block_EncryptV2 " "Found entity 1: Saturnin_Block_EncryptV2" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773407 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../SATURNIN_VHDL/SAEAES_Tb.vhd " "Can't analyze file -- file ../../SATURNIN_VHDL/SAEAES_Tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631486773410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2P-RTL " "Found design unit 1: S2P-RTL" {  } { { "../../SATURNIN_VHDL/S2P.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S2P.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773412 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2P " "Found entity 1: S2P" {  } { { "../../SATURNIN_VHDL/S2P.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S2P.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/s_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/s_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_Box-Main " "Found design unit 1: S_Box-Main" {  } { { "../../SATURNIN_VHDL/S_Box.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S_Box.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773414 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_Box " "Found entity 1: S_Box" {  } { { "../../SATURNIN_VHDL/S_Box.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/S_Box.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/register_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/register_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Logic-rtl " "Found design unit 1: Register_Logic-rtl" {  } { { "../../SATURNIN_VHDL/Register_Logic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_Logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Logic " "Found entity 1: Register_Logic" {  } { { "../../SATURNIN_VHDL/Register_Logic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_Logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/register_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/register_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_A-rtl " "Found design unit 1: Register_A-rtl" {  } { { "../../SATURNIN_VHDL/Register_A.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_A.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_A " "Found entity 1: Register_A" {  } { { "../../SATURNIN_VHDL/Register_A.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Register_A.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/muxlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/muxlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxLogic-RTL " "Found design unit 1: MuxLogic-RTL" {  } { { "../../SATURNIN_VHDL/MuxLogic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MuxLogic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773423 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxLogic " "Found entity 1: MuxLogic" {  } { { "../../SATURNIN_VHDL/MuxLogic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MuxLogic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773423 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../../SATURNIN_VHDL/Mux.vhd " "Entity \"Mux\" obtained from \"../../SATURNIN_VHDL/Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../../SATURNIN_VHDL/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1631486773425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-RTL " "Found design unit 1: Mux-RTL" {  } { { "../../SATURNIN_VHDL/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Mux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../../SATURNIN_VHDL/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/membnk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/membnk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemBnk-RTL " "Found design unit 1: MemBnk-RTL" {  } { { "../../SATURNIN_VHDL/MemBnk.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MemBnk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773427 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemBnk " "Found entity 1: MemBnk" {  } { { "../../SATURNIN_VHDL/MemBnk.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MemBnk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/mds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/mds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDS-Main " "Found design unit 1: MDS-Main" {  } { { "../../SATURNIN_VHDL/MDS.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MDS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773430 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDS " "Found entity 1: MDS" {  } { { "../../SATURNIN_VHDL/MDS.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/MDS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/make_rounds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/make_rounds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Make_Rounds-Main " "Found design unit 1: Make_Rounds-Main" {  } { { "../../SATURNIN_VHDL/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Make_Rounds.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Make_Rounds " "Found entity 1: Make_Rounds" {  } { { "../../SATURNIN_VHDL/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Make_Rounds.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux-RTL " "Found design unit 1: DeMux-RTL" {  } { { "../../SATURNIN_VHDL/DeMux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DeMux.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773436 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "../../SATURNIN_VHDL/DeMux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DeMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/datas2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/datas2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataS2P-RTL " "Found design unit 1: DataS2P-RTL" {  } { { "../../SATURNIN_VHDL/DataS2P.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DataS2P.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773439 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataS2P " "Found entity 1: DataS2P" {  } { { "../../SATURNIN_VHDL/DataS2P.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/DataS2P.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/data_generate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/data_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Generate-RTL " "Found design unit 1: Data_Generate-RTL" {  } { { "../../SATURNIN_VHDL/Data_Generate.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Generate " "Found entity 1: Data_Generate" {  } { { "../../SATURNIN_VHDL/Data_Generate.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/data_force.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/saturnin_vhdl/data_force.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Force-RTL " "Found design unit 1: Data_Force-RTL" {  } { { "../../SATURNIN_VHDL/Data_Force.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Force.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Force " "Found entity 1: Data_Force" {  } { { "../../SATURNIN_VHDL/Data_Force.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Force.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486773443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486773443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Saturnin_Tb " "Elaborating entity \"Saturnin_Tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631486773564 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Hex4 Saturnin_Tb.vhd(17) " "VHDL Signal Declaration warning at Saturnin_Tb.vhd(17): used implicit default value for signal \"Hex4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773566 "|Saturnin_Tb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Hex5 Saturnin_Tb.vhd(18) " "VHDL Signal Declaration warning at Saturnin_Tb.vhd(18): used implicit default value for signal \"Hex5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773566 "|Saturnin_Tb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Hex6 Saturnin_Tb.vhd(19) " "VHDL Signal Declaration warning at Saturnin_Tb.vhd(19): used implicit default value for signal \"Hex6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773566 "|Saturnin_Tb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Hex7 Saturnin_Tb.vhd(20) " "VHDL Signal Declaration warning at Saturnin_Tb.vhd(20): used implicit default value for signal \"Hex7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773566 "|Saturnin_Tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saturnin_Block_EncryptV2 Saturnin_Block_EncryptV2:u1 " "Elaborating entity \"Saturnin_Block_EncryptV2\" for hierarchy \"Saturnin_Block_EncryptV2:u1\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "u1" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PERRn Saturnin_Block_EncryptV2.vhd(277) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(277): object \"PERRn\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773607 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Rst Saturnin_Block_EncryptV2.vhd(278) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(278): used explicit default value for signal \"Rst\" because signal was never assigned a value" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 278 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631486773607 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_Control Saturnin_Block_EncryptV2.vhd(283) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(283): object \"Addr_Control\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773608 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataIn_rDF_xB Saturnin_Block_EncryptV2.vhd(344) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(344): object \"DataIn_rDF_xB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773608 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AddrWr_rDF_xB Saturnin_Block_EncryptV2.vhd(347) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(347): object \"AddrWr_rDF_xB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773609 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WrEn_rDF_xB Saturnin_Block_EncryptV2.vhd(350) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(350): object \"WrEn_rDF_xB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773609 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_Wr_RCB Saturnin_Block_EncryptV2.vhd(354) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(354): object \"Addr_Wr_RCB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773609 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_In_RCB Saturnin_Block_EncryptV2.vhd(355) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(355): object \"Data_In_RCB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773609 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_Rd_RCB Saturnin_Block_EncryptV2.vhd(356) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(356): object \"Addr_Rd_RCB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773609 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Wr_En_RCB Saturnin_Block_EncryptV2.vhd(358) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(358): object \"Wr_En_RCB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773610 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd_En_RCB Saturnin_Block_EncryptV2.vhd(359) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(359): object \"Rd_En_RCB\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773610 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RC0 Saturnin_Block_EncryptV2.vhd(365) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(365): used implicit default value for signal \"RC0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 365 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773610 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RC1 Saturnin_Block_EncryptV2.vhd(366) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(366): used implicit default value for signal \"RC1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 366 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773610 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_MR Saturnin_Block_EncryptV2.vhd(367) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(367): used implicit default value for signal \"R_MR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 367 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773610 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_Rd_MR0 Saturnin_Block_EncryptV2.vhd(369) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(369): object \"Addr_Rd_MR0\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773611 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_Rd_MR1 Saturnin_Block_EncryptV2.vhd(370) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(370): object \"Addr_Rd_MR1\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773611 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd_En_MR0 Saturnin_Block_EncryptV2.vhd(371) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(371): object \"Rd_En_MR0\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773611 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd_En_MR1 Saturnin_Block_EncryptV2.vhd(372) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(372): object \"Rd_En_MR1\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773611 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Load_MR Saturnin_Block_EncryptV2.vhd(373) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(373): object \"Load_MR\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773611 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "En_XKR Saturnin_Block_EncryptV2.vhd(384) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(384): used implicit default value for signal \"En_XKR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 384 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773612 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "En_XKR_Main Saturnin_Block_EncryptV2.vhd(385) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(385): object \"En_XKR_Main\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773612 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Enable_SB Saturnin_Block_EncryptV2.vhd(405) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(405): used implicit default value for signal \"Enable_SB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 405 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773612 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "En_SB_Main Saturnin_Block_EncryptV2.vhd(406) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(406): object \"En_SB_Main\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773613 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Enable_MDS Saturnin_Block_EncryptV2.vhd(414) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(414): used implicit default value for signal \"Enable_MDS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 414 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773613 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "En_MDS_Main Saturnin_Block_EncryptV2.vhd(415) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(415): object \"En_MDS_Main\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773613 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Enable_SRS Saturnin_Block_EncryptV2.vhd(423) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(423): used implicit default value for signal \"Enable_SRS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 423 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773613 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "En_SRS_Main Saturnin_Block_EncryptV2.vhd(424) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(424): object \"En_SRS_Main\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773613 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Enable_SRSI Saturnin_Block_EncryptV2.vhd(432) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(432): used implicit default value for signal \"Enable_SRSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 432 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773614 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "En_SRSI_Main Saturnin_Block_EncryptV2.vhd(433) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(433): object \"En_SRSI_Main\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773614 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Enable_SRSH Saturnin_Block_EncryptV2.vhd(441) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(441): used implicit default value for signal \"Enable_SRSH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 441 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773614 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "En_SRSH_Main Saturnin_Block_EncryptV2.vhd(442) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(442): object \"En_SRSH_Main\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773614 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Enable_SRSHI Saturnin_Block_EncryptV2.vhd(450) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(450): used implicit default value for signal \"Enable_SRSHI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 450 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486773615 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "En_SRSHI_Main Saturnin_Block_EncryptV2.vhd(451) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(451): object \"En_SRSHI_Main\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773615 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Before_Data Saturnin_Block_EncryptV2.vhd(454) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(454): used explicit default value for signal \"Test_Before_Data\" because signal was never assigned a value" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 454 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631486773615 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_0 Saturnin_Block_EncryptV2.vhd(455) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(455): object \"Test_Before_Data_0\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 455 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773615 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_1 Saturnin_Block_EncryptV2.vhd(456) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(456): object \"Test_Before_Data_1\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 456 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773615 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_2 Saturnin_Block_EncryptV2.vhd(457) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(457): object \"Test_Before_Data_2\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773615 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_3 Saturnin_Block_EncryptV2.vhd(458) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(458): object \"Test_Before_Data_3\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773616 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_4 Saturnin_Block_EncryptV2.vhd(459) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(459): object \"Test_Before_Data_4\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773616 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_5 Saturnin_Block_EncryptV2.vhd(460) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(460): object \"Test_Before_Data_5\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773616 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_6 Saturnin_Block_EncryptV2.vhd(461) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(461): object \"Test_Before_Data_6\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773616 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_7 Saturnin_Block_EncryptV2.vhd(462) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(462): object \"Test_Before_Data_7\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773616 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_8 Saturnin_Block_EncryptV2.vhd(463) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(463): object \"Test_Before_Data_8\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773616 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_A Saturnin_Block_EncryptV2.vhd(465) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(465): object \"Test_Before_Data_A\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773617 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_B Saturnin_Block_EncryptV2.vhd(466) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(466): object \"Test_Before_Data_B\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773617 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_C Saturnin_Block_EncryptV2.vhd(467) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(467): object \"Test_Before_Data_C\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 467 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773617 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_D Saturnin_Block_EncryptV2.vhd(468) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(468): object \"Test_Before_Data_D\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773617 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_E Saturnin_Block_EncryptV2.vhd(469) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(469): object \"Test_Before_Data_E\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773617 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_F Saturnin_Block_EncryptV2.vhd(470) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(470): object \"Test_Before_Data_F\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773618 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_G Saturnin_Block_EncryptV2.vhd(471) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(471): object \"Test_Before_Data_G\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773618 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_H Saturnin_Block_EncryptV2.vhd(472) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(472): object \"Test_Before_Data_H\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773618 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_I Saturnin_Block_EncryptV2.vhd(473) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(473): object \"Test_Before_Data_I\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773618 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Test_Before_Data_J Saturnin_Block_EncryptV2.vhd(474) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(474): object \"Test_Before_Data_J\" assigned a value but never read" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631486773618 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Before_Adrr Saturnin_Block_EncryptV2.vhd(476) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(476): used explicit default value for signal \"Test_Before_Adrr\" because signal was never assigned a value" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 476 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631486773619 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Before_Logic Saturnin_Block_EncryptV2.vhd(477) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(477): used explicit default value for signal \"Test_Before_Logic\" because signal was never assigned a value" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 477 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631486773619 "|Saturnin_Tb|Saturnin_Block_EncryptV2:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Logic Saturnin_Block_EncryptV2:u1\|Register_Logic:uReg_Rd_K " "Elaborating entity \"Register_Logic\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Register_Logic:uReg_Rd_K\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uReg_Rd_K" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A Saturnin_Block_EncryptV2:u1\|Register_A:uReg_AddrRd_K " "Elaborating entity \"Register_A\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Register_A:uReg_AddrRd_K\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uReg_AddrRd_K" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A Saturnin_Block_EncryptV2:u1\|Register_A:uReg_DataOut_K " "Elaborating entity \"Register_A\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Register_A:uReg_DataOut_K\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uReg_DataOut_K" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A Saturnin_Block_EncryptV2:u1\|Register_A:uReg_AddrRd_N " "Elaborating entity \"Register_A\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Register_A:uReg_AddrRd_N\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uReg_AddrRd_N" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A Saturnin_Block_EncryptV2:u1\|Register_A:uReg_DataOut_xK " "Elaborating entity \"Register_A\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Register_A:uReg_DataOut_xK\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uReg_DataOut_xK" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2P Saturnin_Block_EncryptV2:u1\|S2P:uS2P " "Elaborating entity \"S2P\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|S2P:uS2P\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uS2P" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Generate Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG " "Elaborating entity \"Data_Generate\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uDG" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBnk Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey " "Elaborating entity \"MemBnk\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey\"" {  } { { "../../SATURNIN_VHDL/Data_Generate.vhd" "uKey" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBnk Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce " "Elaborating entity \"MemBnk\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce\"" {  } { { "../../SATURNIN_VHDL/Data_Generate.vhd" "uNonce" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Data_Generate.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataS2P Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P " "Elaborating entity \"DataS2P\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uDS2P" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486773992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Force Saturnin_Block_EncryptV2:u1\|Data_Force:uDF " "Elaborating entity \"Data_Force\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Data_Force:uDF\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uDF" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486774054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_key Saturnin_Block_EncryptV2:u1\|XOR_key:uXorKey " "Elaborating entity \"XOR_key\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|XOR_key:uXorKey\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uXorKey" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486774114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBnk Saturnin_Block_EncryptV2:u1\|MemBnk:uxB " "Elaborating entity \"MemBnk\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|MemBnk:uxB\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uxB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486774149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Saturnin_Block_EncryptV2:u1\|Mux:uMux_DataIn_xB " "Elaborating entity \"Mux\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Mux:uMux_DataIn_xB\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uMux_DataIn_xB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486774165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Saturnin_Block_EncryptV2:u1\|Mux:uMuxAdrrWr_xB " "Elaborating entity \"Mux\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|Mux:uMuxAdrrWr_xB\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uMuxAdrrWr_xB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486774192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLogic Saturnin_Block_EncryptV2:u1\|MuxLogic:uMuxWr_xB " "Elaborating entity \"MuxLogic\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|MuxLogic:uMuxWr_xB\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uMuxWr_xB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486774212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux Saturnin_Block_EncryptV2:u1\|DeMux:uDeMux_RdB " "Elaborating entity \"DeMux\" for hierarchy \"Saturnin_Block_EncryptV2:u1\|DeMux:uDeMux_RdB\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" "uDeMux_RdB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Block_EncryptV2.vhd" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486774228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kb84 " "Found entity 1: altsyncram_kb84" {  } { { "db/altsyncram_kb84.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_kb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486776237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486776237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486776489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486776489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486776584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486776584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_79i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486776738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486776738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486776803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486776803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486776896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486776896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486777014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486777014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486777077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486777077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486777163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486777163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486777223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486777223 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486777964 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631486778157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.12.17:46:23 Progress: Loading sld80d61eb9/alt_sld_fab_wrapper_hw.tcl " "2021.09.12.17:46:23 Progress: Loading sld80d61eb9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486783708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486787052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486787216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486790669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486790799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486790934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486791132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486791139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486791140 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631486791930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80d61eb9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80d61eb9/alt_sld_fab.v" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486792253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486792253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486792367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486792367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486792370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486792370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486792457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486792457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486792588 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486792588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486792588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/ip/sld80d61eb9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486792683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486792683 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Saturnin_Block_EncryptV2:u1\|MemBnk:uxK\|r_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Saturnin_Block_EncryptV2:u1\|MemBnk:uxK\|r_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Saturnin_Block_EncryptV2:u1\|MemBnk:uxB\|r_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Saturnin_Block_EncryptV2:u1\|MemBnk:uxB\|r_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P\|MemBnk:uReg_Data\|r_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P\|MemBnk:uReg_Data\|r_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce\|r_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce\|r_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey\|r_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey\|r_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 5 " "Parameter WIDTH_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631486794659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631486794659 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631486794659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saturnin_Block_EncryptV2:u1\|MemBnk:uxK\|altsyncram:r_memory_rtl_0 " "Elaborated megafunction instantiation \"Saturnin_Block_EncryptV2:u1\|MemBnk:uxK\|altsyncram:r_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486794706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saturnin_Block_EncryptV2:u1\|MemBnk:uxK\|altsyncram:r_memory_rtl_0 " "Instantiated megafunction \"Saturnin_Block_EncryptV2:u1\|MemBnk:uxK\|altsyncram:r_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631486794706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovp1 " "Found entity 1: altsyncram_ovp1" {  } { { "db/altsyncram_ovp1.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_ovp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486794772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486794772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saturnin_Block_EncryptV2:u1\|MemBnk:uxB\|altsyncram:r_memory_rtl_0 " "Elaborated megafunction instantiation \"Saturnin_Block_EncryptV2:u1\|MemBnk:uxB\|altsyncram:r_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486794812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saturnin_Block_EncryptV2:u1\|MemBnk:uxB\|altsyncram:r_memory_rtl_0 " "Instantiated megafunction \"Saturnin_Block_EncryptV2:u1\|MemBnk:uxB\|altsyncram:r_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794812 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631486794812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00q1 " "Found entity 1: altsyncram_00q1" {  } { { "db/altsyncram_00q1.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_00q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486794910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486794910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P\|MemBnk:uReg_Data\|altsyncram:r_memory_rtl_0 " "Elaborated megafunction instantiation \"Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P\|MemBnk:uReg_Data\|altsyncram:r_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486794950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P\|MemBnk:uReg_Data\|altsyncram:r_memory_rtl_0 " "Instantiated megafunction \"Saturnin_Block_EncryptV2:u1\|DataS2P:uDS2P\|MemBnk:uReg_Data\|altsyncram:r_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486794951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631486794951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tp1 " "Found entity 1: altsyncram_2tp1" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_2tp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486795029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486795029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce\|altsyncram:r_memory_rtl_0 " "Elaborated megafunction instantiation \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce\|altsyncram:r_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486795066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce\|altsyncram:r_memory_rtl_0 " "Instantiated megafunction \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uNonce\|altsyncram:r_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795066 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631486795066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rsp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rsp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rsp1 " "Found entity 1: altsyncram_rsp1" {  } { { "db/altsyncram_rsp1.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_rsp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486795131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey\|altsyncram:r_memory_rtl_0 " "Elaborated megafunction instantiation \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey\|altsyncram:r_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486795163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey\|altsyncram:r_memory_rtl_0 " "Instantiated megafunction \"Saturnin_Block_EncryptV2:u1\|Data_Generate:uDG\|MemBnk:uKey\|altsyncram:r_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 5 " "Parameter \"WIDTH_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631486795163 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631486795163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsp1 " "Found entity 1: altsyncram_qsp1" {  } { { "db/altsyncram_qsp1.tdf" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/CicloneV/Saturnin_Tb/db/altsyncram_qsp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631486795230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486795230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] GND " "Pin \"Hex4\[0\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] GND " "Pin \"Hex4\[2\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] GND " "Pin \"Hex4\[3\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] GND " "Pin \"Hex4\[4\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] GND " "Pin \"Hex4\[5\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] GND " "Pin \"Hex4\[6\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] GND " "Pin \"Hex5\[0\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] GND " "Pin \"Hex5\[1\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] GND " "Pin \"Hex5\[2\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] GND " "Pin \"Hex5\[3\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] GND " "Pin \"Hex5\[4\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] GND " "Pin \"Hex5\[5\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] GND " "Pin \"Hex5\[6\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[0\] GND " "Pin \"Hex6\[0\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[1\] GND " "Pin \"Hex6\[1\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[2\] GND " "Pin \"Hex6\[2\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[3\] GND " "Pin \"Hex6\[3\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[4\] GND " "Pin \"Hex6\[4\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[5\] GND " "Pin \"Hex6\[5\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[6\] GND " "Pin \"Hex6\[6\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[0\] GND " "Pin \"Hex7\[0\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[1\] GND " "Pin \"Hex7\[1\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[2\] GND " "Pin \"Hex7\[2\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[3\] GND " "Pin \"Hex7\[3\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[4\] GND " "Pin \"Hex7\[4\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[5\] GND " "Pin \"Hex7\[5\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[6\] GND " "Pin \"Hex7\[6\]\" is stuck at GND" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631486795769 "|Saturnin_Tb|Hex7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631486795769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486795903 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631486796226 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 173 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 173 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1631486797746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631486797795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631486797795 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En " "No output dependent on input pin \"En\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|En"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_Rd_Ct\[0\] " "No output dependent on input pin \"Addr_Rd_Ct\[0\]\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|Addr_Rd_Ct[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_Rd_Ct\[1\] " "No output dependent on input pin \"Addr_Rd_Ct\[1\]\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|Addr_Rd_Ct[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_Rd_Ct\[2\] " "No output dependent on input pin \"Addr_Rd_Ct\[2\]\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|Addr_Rd_Ct[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_Rd_Ct\[3\] " "No output dependent on input pin \"Addr_Rd_Ct\[3\]\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|Addr_Rd_Ct[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_Rd_Ct\[4\] " "No output dependent on input pin \"Addr_Rd_Ct\[4\]\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|Addr_Rd_Ct[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_Rd_Ct\[5\] " "No output dependent on input pin \"Addr_Rd_Ct\[5\]\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|Addr_Rd_Ct[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_En_Ct " "No output dependent on input pin \"Rd_En_Ct\"" {  } { { "../../SATURNIN_VHDL/Saturnin_Tb.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/SATURNIN_VHDL/Saturnin_Tb.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631486798144 "|Saturnin_Tb|Rd_En_Ct"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631486798144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2100 " "Implemented 2100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631486798153 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631486798153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1873 " "Implemented 1873 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631486798153 ""} { "Info" "ICUT_CUT_TM_RAMS" "115 " "Implemented 115 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1631486798153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631486798153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631486798217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 17:46:38 2021 " "Processing ended: Sun Sep 12 17:46:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631486798217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631486798217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631486798217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631486798217 ""}
