Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 17 11:40:07 2022
| Host         : DESKTOP-A9E5TQ0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_kfenps_methodology_drc_routed.rpt -pb top_kfenps_methodology_drc_routed.pb -rpx top_kfenps_methodology_drc_routed.rpx
| Design       : top_kfenps
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered        | 6          |
| TIMING-2  | Warning  | Invalid primary clock source pin | 1          |
| TIMING-18 | Warning  | Missing input or output delay    | 10         |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance kfenps_i/s_axis_dividend_tdata1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance kfenps_i/s_axis_dividend_tdata1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance kfenps_i/s_axis_dividend_tdata1__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance kfenps_i/s_axis_dividend_tdata1__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance kfenps_i/s_axis_dividend_tdata1__3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance kfenps_i/s_axis_dividend_tdata1__4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock clk_wiz_0_i/inst/clk_in1 is created on an inappropriate pin clk_wiz_0_i/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on key_launch relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sys_rst_n relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk_wiz_0_i/inst/clk_in1
Related violations: <none>


