// Seed: 380012858
module module_0;
  always @(posedge id_1) id_1 <= 1;
endmodule
module module_1;
  if (id_1) begin : LABEL_0
    wire id_2;
    wire id_3;
  end else assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    output tri1 id_2,
    output tri id_3,
    input supply1 id_4
);
  tri id_6;
  assign id_0 = id_4;
  logic [7:0] id_7;
  wire id_8;
  assign id_6 = 1 << 1;
  module_0 modCall_1 ();
  assign id_0 = 1;
endmodule
