// Seed: 4035352566
module module_0;
  assign id_1 = 1 !== "";
  wor id_2 = 1, id_3;
  id_4(
      .id_0(id_2), .id_1(1)
  );
endmodule
module module_1 (
    output tri   id_0
    , id_9,
    input  wire  id_1,
    output logic id_2
    , id_10,
    input  wand  id_3,
    input  tri   id_4,
    output wire  id_5,
    input  tri1  id_6,
    output uwire id_7
);
  wire id_11;
  always @* begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
