Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 12 18:39:02 2023
| Host         : DESKTOP-B3L1M8A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 185 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 185 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 514 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.441        0.000                      0                30226        0.006        0.000                      0                30226        3.000        0.000                       0                 11140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)             Period(ns)      Frequency(MHz)
-----            ------------             ----------      --------------
CLK100MHZ        {0.000 5.000}            10.000          100.000         
  clk_out2_mmcm  {0.000 31.250}           62.500          16.000          
  clkfbout_mmcm  {0.000 5.000}            10.000          100.000         
sys_clk_pin      {0.000 15258.791}        30517.582       0.033           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out2_mmcm       20.520        0.000                      0                19901        0.077        0.000                      0                19901       30.120        0.000                       0                 10145  
  clkfbout_mmcm                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk_pin        30507.818        0.000                      0                 1957        0.131        0.000                      0                 1957    15258.288        0.000                       0                   991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin    clk_out2_mmcm       19.271        0.000                      0                   38        2.279        0.000                      0                   38  
clk_out2_mmcm  sys_clk_pin         10.441        0.000                      0                   50        0.006        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           32.709        0.000                      0                 7885        0.541        0.000                      0                 7885  
**async_default**  sys_clk_pin        clk_out2_mmcm           18.242        0.000                      0                   20        3.473        0.000                      0                   20  
**async_default**  sys_clk_pin        sys_clk_pin          30513.621        0.000                      0                  425        0.374        0.000                      0                  425  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       20.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.520ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        41.277ns  (logic 8.459ns (20.493%)  route 32.818ns (79.507%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.898ns = ( 61.602 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.494    36.142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r_reg[0]_4
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.105    36.247 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r[89]_i_3/O
                         net (fo=1, routed)           0.313    36.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_82
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.105    36.665 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[89]_i_2/O
                         net (fo=29, routed)          0.951    37.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.105    37.721 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          1.066    38.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.105    38.892 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          1.999    40.891    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.611    61.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.410    62.012    
                         clock uncertainty           -0.110    61.901    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.411    
                         arrival time                         -40.891    
  -------------------------------------------------------------------
                         slack                                 20.520    

Slack (MET) :             20.637ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        41.160ns  (logic 8.459ns (20.552%)  route 32.701ns (79.448%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.898ns = ( 61.602 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.494    36.142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r_reg[0]_4
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.105    36.247 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r[89]_i_3/O
                         net (fo=1, routed)           0.313    36.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_82
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.105    36.665 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[89]_i_2/O
                         net (fo=29, routed)          0.732    37.397    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I4_O)        0.105    37.502 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_13/O
                         net (fo=18, routed)          1.242    38.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[1]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.105    38.849 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          1.924    40.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X2Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.611    61.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.410    62.012    
                         clock uncertainty           -0.110    61.901    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.411    
                         arrival time                         -40.774    
  -------------------------------------------------------------------
                         slack                                 20.637    

Slack (MET) :             20.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.984ns  (logic 8.459ns (20.640%)  route 32.525ns (79.360%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 61.604 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.494    36.142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r_reg[0]_4
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.105    36.247 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r[89]_i_3/O
                         net (fo=1, routed)           0.313    36.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_82
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.105    36.665 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[89]_i_2/O
                         net (fo=29, routed)          0.951    37.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.105    37.721 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          1.066    38.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[5]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.105    38.892 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          1.706    40.598    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.613    61.604    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.410    62.014    
                         clock uncertainty           -0.110    61.903    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.490    61.413    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.413    
                         arrival time                         -40.598    
  -------------------------------------------------------------------
                         slack                                 20.815    

Slack (MET) :             20.875ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.925ns  (logic 8.459ns (20.670%)  route 32.466ns (79.330%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 61.604 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.494    36.142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r_reg[0]_4
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.105    36.247 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r[89]_i_3/O
                         net (fo=1, routed)           0.313    36.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_82
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.105    36.665 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[89]_i_2/O
                         net (fo=29, routed)          0.943    37.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.105    37.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.332    39.045    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[11]
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.105    39.150 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          1.389    40.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X2Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.613    61.604    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.410    62.014    
                         clock uncertainty           -0.110    61.903    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.413    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.413    
                         arrival time                         -40.538    
  -------------------------------------------------------------------
                         slack                                 20.875    

Slack (MET) :             20.885ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.915ns  (logic 8.459ns (20.675%)  route 32.456ns (79.325%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 61.604 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.494    36.142    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r_reg[0]_4
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.105    36.247 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/qout_r[89]_i_3/O
                         net (fo=1, routed)           0.313    36.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_82
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.105    36.665 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[89]_i_2/O
                         net (fo=29, routed)          0.968    37.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.105    37.738 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=18, routed)          1.042    38.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[8]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.105    38.885 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          1.643    40.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X2Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.613    61.604    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.410    62.014    
                         clock uncertainty           -0.110    61.903    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.413    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.413    
                         arrival time                         -40.528    
  -------------------------------------------------------------------
                         slack                                 20.885    

Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.795ns  (logic 8.823ns (21.628%)  route 31.972ns (78.372%))
  Logic Levels:           55  (CARRY4=13 LUT2=3 LUT3=5 LUT4=4 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 61.505 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.631    36.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_15
    SLICE_X18Y37         LUT3 (Prop_lut3_I0_O)        0.127    36.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_2/O
                         net (fo=8, routed)           0.400    36.806    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_91
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.268    37.074 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=6, routed)           0.463    37.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]
    SLICE_X18Y39         LUT5 (Prop_lut5_I1_O)        0.106    37.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          1.304    38.947    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/dp_gt_0.vld_set
    SLICE_X18Y56         LUT2 (Prop_lut2_I0_O)        0.283    39.230 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[45]_i_1__0/O
                         net (fo=33, routed)          1.178    40.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_98
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.514    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]/C
                         clock pessimism              0.343    61.848    
                         clock uncertainty           -0.110    61.737    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.423    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -40.408    
  -------------------------------------------------------------------
                         slack                                 20.906    

Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.795ns  (logic 8.823ns (21.628%)  route 31.972ns (78.372%))
  Logic Levels:           55  (CARRY4=13 LUT2=3 LUT3=5 LUT4=4 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 61.505 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.631    36.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_15
    SLICE_X18Y37         LUT3 (Prop_lut3_I0_O)        0.127    36.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_2/O
                         net (fo=8, routed)           0.400    36.806    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_91
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.268    37.074 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=6, routed)           0.463    37.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]
    SLICE_X18Y39         LUT5 (Prop_lut5_I1_O)        0.106    37.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          1.304    38.947    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/dp_gt_0.vld_set
    SLICE_X18Y56         LUT2 (Prop_lut2_I0_O)        0.283    39.230 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[45]_i_1__0/O
                         net (fo=33, routed)          1.178    40.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_98
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.514    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.343    61.848    
                         clock uncertainty           -0.110    61.737    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.423    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -40.408    
  -------------------------------------------------------------------
                         slack                                 20.906    

Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.795ns  (logic 8.823ns (21.628%)  route 31.972ns (78.372%))
  Logic Levels:           55  (CARRY4=13 LUT2=3 LUT3=5 LUT4=4 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 61.505 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.631    36.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_15
    SLICE_X18Y37         LUT3 (Prop_lut3_I0_O)        0.127    36.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_2/O
                         net (fo=8, routed)           0.400    36.806    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_91
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.268    37.074 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=6, routed)           0.463    37.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]
    SLICE_X18Y39         LUT5 (Prop_lut5_I1_O)        0.106    37.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          1.304    38.947    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/dp_gt_0.vld_set
    SLICE_X18Y56         LUT2 (Prop_lut2_I0_O)        0.283    39.230 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[45]_i_1__0/O
                         net (fo=33, routed)          1.178    40.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_98
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.514    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]/C
                         clock pessimism              0.343    61.848    
                         clock uncertainty           -0.110    61.737    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.423    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -40.408    
  -------------------------------------------------------------------
                         slack                                 20.906    

Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.795ns  (logic 8.823ns (21.628%)  route 31.972ns (78.372%))
  Logic Levels:           55  (CARRY4=13 LUT2=3 LUT3=5 LUT4=4 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 61.505 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.631    36.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_15
    SLICE_X18Y37         LUT3 (Prop_lut3_I0_O)        0.127    36.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_2/O
                         net (fo=8, routed)           0.400    36.806    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_91
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.268    37.074 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=6, routed)           0.463    37.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]
    SLICE_X18Y39         LUT5 (Prop_lut5_I1_O)        0.106    37.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          1.304    38.947    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/dp_gt_0.vld_set
    SLICE_X18Y56         LUT2 (Prop_lut2_I0_O)        0.283    39.230 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[45]_i_1__0/O
                         net (fo=33, routed)          1.178    40.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_98
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.514    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/C
                         clock pessimism              0.343    61.848    
                         clock uncertainty           -0.110    61.737    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.423    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -40.408    
  -------------------------------------------------------------------
                         slack                                 20.906    

Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        40.795ns  (logic 8.823ns (21.628%)  route 31.972ns (78.372%))
  Logic Levels:           55  (CARRY4=13 LUT2=3 LUT3=5 LUT4=4 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 61.505 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.793    -0.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X19Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.348    -0.038 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=57, routed)          1.338     1.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I3_O)        0.252     1.552 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10/O
                         net (fo=2, routed)           1.126     2.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[37]_i_10_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.267     2.944 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52/O
                         net (fo=1, routed)           0.668     3.613    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_52_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.718 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35/O
                         net (fo=1, routed)           0.399     4.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_35_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I5_O)        0.105     4.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=11, routed)          0.779     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11_n_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.105     5.105 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.640     5.745    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.108     5.853 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16/O
                         net (fo=4, routed)           0.460     6.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__16_n_0
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.267     6.580 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__59/O
                         net (fo=182, routed)         1.598     8.179    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_23
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.105     8.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_54__0/O
                         net (fo=7, routed)           1.096     9.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.115     9.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_6__20/O
                         net (fo=5, routed)           0.278     9.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r_reg[0]_4
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.267    10.040 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/qout_r[0]_i_75/O
                         net (fo=3, routed)           0.745    10.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[32]_5
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.105    10.889 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_49/O
                         net (fo=1, routed)           0.375    11.264    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_161
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.105    11.369 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.679    12.049    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.105    12.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__3/O
                         net (fo=35, routed)          1.152    13.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.105    13.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=1, routed)           0.561    13.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    14.516 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.614 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_6_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.908 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.006 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.104 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.235    16.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26[32]
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.249    16.877 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1/O
                         net (fo=24, routed)          0.406    17.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_15__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.105    17.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0/O
                         net (fo=1, routed)           0.346    17.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__0_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.105    17.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.589    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=12, routed)          1.024    19.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.105    19.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__4/O
                         net (fo=3, routed)           0.617    20.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.105    20.385 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0/O
                         net (fo=1, routed)           0.510    20.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_18__0_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.105    21.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1/O
                         net (fo=1, routed)           0.512    21.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_16__1_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.105    21.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9/O
                         net (fo=3, routed)           0.524    22.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_11__9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.246 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_16__4/O
                         net (fo=1, routed)           0.562    22.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[14]_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.913 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__7/O
                         net (fo=1, routed)           0.310    23.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105    23.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7/O
                         net (fo=5, routed)           0.429    23.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__7_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.105    23.861 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__14/O
                         net (fo=8, routed)           0.621    24.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_4
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.105    24.587 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__8/O
                         net (fo=7, routed)           0.700    25.288    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_2
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    25.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5/O
                         net (fo=102, routed)         1.531    26.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.105    27.028 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_3__4/O
                         net (fo=1, routed)           0.619    27.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[16]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.105    27.752 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[16]_i_2__0/O
                         net (fo=4, routed)           0.776    28.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[15]
    SLICE_X19Y55         LUT3 (Prop_lut3_I0_O)        0.105    28.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    28.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[25][0]
    SLICE_X19Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.073 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.205 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=3, routed)           0.869    30.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_35[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.275    30.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=2, routed)           0.317    30.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0_n_0
    SLICE_X19Y43         LUT3 (Prop_lut3_I2_O)        0.105    30.772 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__89/O
                         net (fo=17, routed)          0.649    31.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X18Y38         LUT4 (Prop_lut4_I3_O)        0.105    31.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          1.193    32.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I1_O)        0.105    32.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[1]_1[1]
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.268 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.268    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.399 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=7, routed)           0.839    34.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/CO[0]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.277    34.515 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__4/O
                         net (fo=8, routed)           0.688    35.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_93
    SLICE_X20Y37         LUT5 (Prop_lut5_I1_O)        0.105    35.308 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=1, routed)           0.234    35.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.105    35.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4/O
                         net (fo=5, routed)           0.631    36.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_15
    SLICE_X18Y37         LUT3 (Prop_lut3_I0_O)        0.127    36.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_2/O
                         net (fo=8, routed)           0.400    36.806    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_91
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.268    37.074 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=6, routed)           0.463    37.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]
    SLICE_X18Y39         LUT5 (Prop_lut5_I1_O)        0.106    37.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[77]_i_1/O
                         net (fo=70, routed)          1.304    38.947    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/dp_gt_0.vld_set
    SLICE_X18Y56         LUT2 (Prop_lut2_I0_O)        0.283    39.230 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[45]_i_1__0/O
                         net (fo=33, routed)          1.178    40.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_98
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.514    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X36Y59         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/C
                         clock pessimism              0.343    61.848    
                         clock uncertainty           -0.110    61.737    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.423    61.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         61.314    
                         arrival time                         -40.408    
  -------------------------------------------------------------------
                         slack                                 20.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/r_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.639%)  route 0.188ns (47.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.692    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/clk_out2
    SLICE_X20Y99         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/r_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/r_tx_reg[1]/Q
                         net (fo=2, routed)           0.188    -0.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/r_tx_reg[7]_4[1]
    SLICE_X20Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[1]_i_1__40/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/r_tx_reg[1]
    SLICE_X20Y100        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.897    -0.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X20Y100        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/C
                         clock pessimism              0.509    -0.381    
    SLICE_X20Y100        FDRE (Hold_fdre_C_D)         0.121    -0.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.340ns (64.788%)  route 0.185ns (35.212%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.617    -0.656    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X36Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDCE (Prop_fdce_C_Q)         0.148    -0.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_in_reg[8]/Q
                         net (fo=3, routed)           0.185    -0.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_in[8]
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.098    -0.225 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[8]_i_4__10/O
                         net (fo=1, routed)           0.000    -0.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[8]_i_4__10_n_0
    SLICE_X39Y99         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.154 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[8]_i_2_n_0
    SLICE_X39Y99         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[8]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[8]
    SLICE_X39Y99         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.959    -0.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X39Y99         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/C
                         clock pessimism              0.509    -0.319    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.105    -0.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.210%)  route 0.225ns (54.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.645    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/clk_out2
    SLICE_X67Y99         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_reg[40]/Q
                         net (fo=1, routed)           0.225    -0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/regs_q_reg[46][0]
    SLICE_X62Y100        LUT5 (Prop_lut5_I1_O)        0.045    -0.216 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/qout_r[0]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[0]
    SLICE_X62Y100        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.853    -0.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X62Y100        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]/C
                         clock pessimism              0.509    -0.425    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.121    -0.304    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.072%)  route 0.285ns (66.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.675    -0.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_out2
    SLICE_X37Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.285    -0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.947    -0.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/WCLK
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.072%)  route 0.285ns (66.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.675    -0.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_out2
    SLICE_X37Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.285    -0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.947    -0.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/WCLK
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.072%)  route 0.285ns (66.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.675    -0.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_out2
    SLICE_X37Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.285    -0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.947    -0.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/WCLK
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.072%)  route 0.285ns (66.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.675    -0.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_out2
    SLICE_X37Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.285    -0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.947    -0.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/WCLK
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.072%)  route 0.285ns (66.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.675    -0.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_out2
    SLICE_X37Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.285    -0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.947    -0.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/WCLK
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.072%)  route 0.285ns (66.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.675    -0.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_out2
    SLICE_X37Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.285    -0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.947    -0.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/WCLK
    SLICE_X36Y78         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.072%)  route 0.285ns (66.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.675    -0.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_out2
    SLICE_X37Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.285    -0.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X36Y78         RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.947    -0.840    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/WCLK
    SLICE_X36Y78         RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X36Y78         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X0Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y11     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y10     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y75     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y75     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X22Y77     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X36Y78     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X36Y78     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30507.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    15258.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30507.818ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 0.643ns (6.730%)  route 8.911ns (93.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.651    11.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.406 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_1[31]_i_1/O
                         net (fo=32, routed)          3.143    14.549    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2984
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.522 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[16]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X18Y83         FDRE (Setup_fdre_C_CE)      -0.136 30522.365    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[16]
  -------------------------------------------------------------------
                         required time                      30522.365    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                              30507.818    

Slack (MET) :             30507.818ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 0.643ns (6.730%)  route 8.911ns (93.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.651    11.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.406 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_1[31]_i_1/O
                         net (fo=32, routed)          3.143    14.549    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2984
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.522 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[17]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X18Y83         FDRE (Setup_fdre_C_CE)      -0.136 30522.365    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[17]
  -------------------------------------------------------------------
                         required time                      30522.365    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                              30507.818    

Slack (MET) :             30507.818ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 0.643ns (6.730%)  route 8.911ns (93.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.651    11.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.406 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_1[31]_i_1/O
                         net (fo=32, routed)          3.143    14.549    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2984
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.522 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[1]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X18Y83         FDRE (Setup_fdre_C_CE)      -0.136 30522.365    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[1]
  -------------------------------------------------------------------
                         required time                      30522.365    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                              30507.818    

Slack (MET) :             30507.818ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 0.643ns (6.730%)  route 8.911ns (93.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.651    11.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.406 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_1[31]_i_1/O
                         net (fo=32, routed)          3.143    14.549    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2984
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.522 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X18Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[7]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X18Y83         FDRE (Setup_fdre_C_CE)      -0.136 30522.365    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[7]
  -------------------------------------------------------------------
                         required time                      30522.365    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                              30507.818    

Slack (MET) :             30507.875ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 0.643ns (6.792%)  route 8.823ns (93.208%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 30522.305 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.651    11.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.406 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_1[31]_i_1/O
                         net (fo=32, routed)          3.055    14.461    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_2984
    SLICE_X15Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.524 30522.303    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[5]/C
                         clock pessimism              0.236 30522.539    
                         clock uncertainty           -0.035 30522.504    
    SLICE_X15Y86         FDRE (Setup_fdre_C_CE)      -0.168 30522.336    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_1_reg[5]
  -------------------------------------------------------------------
                         required time                      30522.336    
                         arrival time                         -14.461    
  -------------------------------------------------------------------
                         slack                              30507.875    

Slack (MET) :             30507.990ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 0.643ns (6.882%)  route 8.700ns (93.118%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 30522.299 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.655    11.305    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.410 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_9[31]_i_1/O
                         net (fo=32, routed)          2.928    14.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_3104
    SLICE_X21Y80         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.518 30522.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X21Y80         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[1]/C
                         clock pessimism              0.236 30522.533    
                         clock uncertainty           -0.035 30522.498    
    SLICE_X21Y80         FDRE (Setup_fdre_C_CE)      -0.168 30522.330    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[1]
  -------------------------------------------------------------------
                         required time                      30522.330    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                              30507.990    

Slack (MET) :             30507.992ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 0.643ns (6.856%)  route 8.736ns (93.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 30522.301 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.655    11.305    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.410 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_9[31]_i_1/O
                         net (fo=32, routed)          2.963    14.374    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_3104
    SLICE_X16Y82         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.521 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X16Y82         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[7]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X16Y82         FDRE (Setup_fdre_C_CE)      -0.136 30522.365    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[7]
  -------------------------------------------------------------------
                         required time                      30522.365    
                         arrival time                         -14.374    
  -------------------------------------------------------------------
                         slack                              30507.992    

Slack (MET) :             30508.078ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 0.643ns (6.943%)  route 8.618ns (93.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.655    11.305    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.410 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_9[31]_i_1/O
                         net (fo=32, routed)          2.845    14.256    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_3104
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.522 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[10]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X21Y85         FDRE (Setup_fdre_C_CE)      -0.168 30522.334    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[10]
  -------------------------------------------------------------------
                         required time                      30522.332    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                              30508.078    

Slack (MET) :             30508.078ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 0.643ns (6.943%)  route 8.618ns (93.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.655    11.305    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.410 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_9[31]_i_1/O
                         net (fo=32, routed)          2.845    14.256    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_3104
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.522 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[11]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X21Y85         FDRE (Setup_fdre_C_CE)      -0.168 30522.334    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[11]
  -------------------------------------------------------------------
                         required time                      30522.332    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                              30508.078    

Slack (MET) :             30508.078ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 0.643ns (6.943%)  route 8.618ns (93.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.634     4.995    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.433     5.428 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]/Q
                         net (fo=320, routed)         5.117    10.545    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/cmp_0_reg[31][1]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.105    10.650 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2/O
                         net (fo=5, routed)           0.655    11.305    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_13[31]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.105    11.410 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_9[31]_i_1/O
                         net (fo=32, routed)          2.845    14.256    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/T_3104
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.522 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]/C
                         clock pessimism              0.236 30522.537    
                         clock uncertainty           -0.035 30522.502    
    SLICE_X21Y85         FDRE (Setup_fdre_C_CE)      -0.168 30522.334    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]
  -------------------------------------------------------------------
                         required time                      30522.332    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                              30508.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.693     1.699    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y94          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.840 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/Q
                         net (fo=2, routed)           0.086     1.926    dut/u_e203_subsys_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r
    SLICE_X8Y94          LUT3 (Prop_lut3_I0_O)        0.048     1.974 r  dut/u_e203_subsys_top/rstcause_wdog_r_i_1/O
                         net (fo=1, routed)           0.000     1.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg_0
    SLICE_X8Y94          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.970     2.226    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg/C
                         clock pessimism             -0.514     1.712    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.131     1.843    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.693     1.699    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y94          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.840 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/Q
                         net (fo=2, routed)           0.086     1.926    dut/u_e203_subsys_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.045     1.971 r  dut/u_e203_subsys_top/rstcause_erst_r_i_1/O
                         net (fo=1, routed)           0.000     1.971    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_r_reg_0
    SLICE_X8Y94          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.970     2.226    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg/C
                         clock pessimism             -0.514     1.712    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120     1.832    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.509%)  route 0.118ns (45.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.688     1.694    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y88         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDCE (Prop_fdce_C_Q)         0.141     1.835 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.952    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[7]
    SLICE_X21Y89         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.966     2.222    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X21Y89         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[7]/C
                         clock pessimism             -0.488     1.734    
    SLICE_X21Y89         FDRE (Hold_fdre_C_D)         0.071     1.805    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.819%)  route 0.136ns (49.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.686     1.692    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/Q
                         net (fo=21, routed)          0.136     1.969    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/Queue_1_io_deq_bits_data[16]
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.963     2.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]/C
                         clock pessimism             -0.488     1.731    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.070     1.801    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.819%)  route 0.136ns (49.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.686     1.692    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/Q
                         net (fo=21, routed)          0.136     1.969    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/Queue_1_io_deq_bits_data[16]
    SLICE_X20Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.963     2.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X20Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_6_reg[16]/C
                         clock pessimism             -0.488     1.731    
    SLICE_X20Y85         FDRE (Hold_fdre_C_D)         0.063     1.794    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_6_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.782%)  route 0.148ns (51.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.686     1.692    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/Q
                         net (fo=21, routed)          0.148     1.981    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/Queue_1_io_deq_bits_data[17]
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.963     2.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/CLK32768KHZ_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[17]/C
                         clock pessimism             -0.488     1.731    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.072     1.803    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_9_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.686     1.692    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[5]
    SLICE_X22Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.961     2.217    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y85         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[5]/C
                         clock pessimism             -0.512     1.705    
    SLICE_X22Y85         FDRE (Hold_fdre_C_D)         0.059     1.764    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.687%)  route 0.115ns (41.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.689     1.695    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y91         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/Q
                         net (fo=1, routed)           0.115     1.974    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[23]
    SLICE_X20Y91         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.967     2.223    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X20Y91         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[23]/C
                         clock pessimism             -0.488     1.735    
    SLICE_X20Y91         FDRE (Hold_fdre_C_D)         0.060     1.795    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.653%)  route 0.104ns (42.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.686     1.692    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/Q
                         net (fo=1, routed)           0.104     1.936    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[16]
    SLICE_X23Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.961     2.217    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
                         clock pessimism             -0.510     1.707    
    SLICE_X23Y86         FDRE (Hold_fdre_C_D)         0.047     1.754    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.418%)  route 0.105ns (42.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.686     1.692    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)           0.105     1.937    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[17]
    SLICE_X23Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.961     2.217    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y86         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/C
                         clock pessimism             -0.510     1.707    
    SLICE_X23Y86         FDRE (Hold_fdre_C_D)         0.047     1.754    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 15258.791 }
Period(ns):         30517.582
Sources:            { CLK32768KHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         30517.582   30515.990  BUFGCTRL_X0Y1  CLK32768KHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.582  SLICE_X25Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X20Y91   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X21Y89   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X21Y89   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.582  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X20Y91   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15258.789   15258.288  SLICE_X20Y91   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X25Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X20Y91   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X21Y89   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X21Y89   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X20Y90   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15258.791   15258.291  SLICE_X23Y86   dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       19.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.271ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.703ns  (logic 0.433ns (25.428%)  route 1.270ns (74.572%))
  Logic Levels:           0  
  Clock Path Skew:        -6.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 61061.512 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 61040.230 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.707 61040.234    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.433 61040.668 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[0]/Q
                         net (fo=1, routed)           1.270 61041.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[0]
    SLICE_X24Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.519 61061.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X24Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.000 61061.512    
                         clock uncertainty           -0.225 61061.285    
    SLICE_X24Y89         FDCE (Setup_fdce_C_D)       -0.079 61061.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      61061.203    
                         arrival time                       -61041.938    
  -------------------------------------------------------------------
                         slack                                 19.271    

Slack (MET) :             19.513ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.530ns  (logic 0.433ns (28.304%)  route 1.097ns (71.696%))
  Logic Levels:           0  
  Clock Path Skew:        -5.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61061.516 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 61040.168 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.644 61040.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.433 61040.605 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/Q
                         net (fo=1, routed)           1.097 61041.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[23]
    SLICE_X23Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.525 61061.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.000 61061.516    
                         clock uncertainty           -0.225 61061.289    
    SLICE_X23Y90         FDCE (Setup_fdce_C_D)       -0.079 61061.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                      61061.211    
                         arrival time                       -61041.699    
  -------------------------------------------------------------------
                         slack                                 19.513    

Slack (MET) :             19.515ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/ip_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.485ns  (logic 0.379ns (25.528%)  route 1.106ns (74.472%))
  Logic Levels:           0  
  Clock Path Skew:        -6.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 61061.508 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 61040.234 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.711 61040.238    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/CLK32768KHZ_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/ip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.379 61040.617 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/ip_reg/Q
                         net (fo=5, routed)           1.106 61041.723    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/aon_rtc_irq
    SLICE_X13Y78         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.516 61061.508    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X13Y78         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000 61061.508    
                         clock uncertainty           -0.225 61061.281    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)       -0.047 61061.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      61061.234    
                         arrival time                       -61041.719    
  -------------------------------------------------------------------
                         slack                                 19.515    

Slack (MET) :             19.704ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.325ns  (logic 0.433ns (32.672%)  route 0.892ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        -6.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 61061.516 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 61040.234 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.708 61040.234    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.433 61040.668 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[6]/Q
                         net (fo=1, routed)           0.892 61041.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[6]
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.523 61061.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.000 61061.516    
                         clock uncertainty           -0.225 61061.289    
    SLICE_X23Y87         FDCE (Setup_fdce_C_D)       -0.027 61061.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                      61061.262    
                         arrival time                       -61041.559    
  -------------------------------------------------------------------
                         slack                                 19.704    

Slack (MET) :             19.729ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.311ns  (logic 0.433ns (33.024%)  route 0.878ns (66.976%))
  Logic Levels:           0  
  Clock Path Skew:        -5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 61061.516 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 61040.172 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646 61040.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X10Y93         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDCE (Prop_fdce_C_Q)         0.433 61040.605 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.878 61041.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[15]
    SLICE_X23Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.526 61061.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
                         clock pessimism              0.000 61061.520    
                         clock uncertainty           -0.225 61061.293    
    SLICE_X23Y94         FDCE (Setup_fdce_C_D)       -0.081 61061.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                      61061.211    
                         arrival time                       -61041.480    
  -------------------------------------------------------------------
                         slack                                 19.729    

Slack (MET) :             19.749ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.314ns  (logic 0.433ns (32.953%)  route 0.881ns (67.047%))
  Logic Levels:           0  
  Clock Path Skew:        -5.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61061.516 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 61040.168 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.644 61040.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.433 61040.605 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[25]/Q
                         net (fo=1, routed)           0.881 61041.488    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[25]
    SLICE_X23Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.525 61061.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/C
                         clock pessimism              0.000 61061.516    
                         clock uncertainty           -0.225 61061.289    
    SLICE_X23Y90         FDCE (Setup_fdce_C_D)       -0.059 61061.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                      61061.234    
                         arrival time                       -61041.480    
  -------------------------------------------------------------------
                         slack                                 19.749    

Slack (MET) :             19.775ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.276ns  (logic 0.379ns (29.709%)  route 0.897ns (70.291%))
  Logic Levels:           0  
  Clock Path Skew:        -5.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 61061.516 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.002ns = ( 61040.164 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.641 61040.168    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.379 61040.547 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/Q
                         net (fo=1, routed)           0.897 61041.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[2]
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.523 61061.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.000 61061.516    
                         clock uncertainty           -0.225 61061.289    
    SLICE_X23Y87         FDCE (Setup_fdce_C_D)       -0.073 61061.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                      61061.219    
                         arrival time                       -61041.441    
  -------------------------------------------------------------------
                         slack                                 19.775    

Slack (MET) :             19.796ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.291ns  (logic 0.379ns (29.355%)  route 0.912ns (70.645%))
  Logic Levels:           0  
  Clock Path Skew:        -5.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 61061.512 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.002ns = ( 61040.164 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.641 61040.168    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.379 61040.547 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/Q
                         net (fo=1, routed)           0.912 61041.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[8]
    SLICE_X24Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.519 61061.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X24Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.000 61061.512    
                         clock uncertainty           -0.225 61061.285    
    SLICE_X24Y89         FDCE (Setup_fdce_C_D)       -0.032 61061.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                      61061.254    
                         arrival time                       -61041.457    
  -------------------------------------------------------------------
                         slack                                 19.796    

Slack (MET) :             19.830ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.219ns  (logic 0.379ns (31.103%)  route 0.840ns (68.897%))
  Logic Levels:           0  
  Clock Path Skew:        -5.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 61061.516 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 61040.168 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.644 61040.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y93         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.379 61040.551 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/Q
                         net (fo=1, routed)           0.840 61041.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[27]
    SLICE_X23Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.526 61061.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.000 61061.520    
                         clock uncertainty           -0.225 61061.293    
    SLICE_X23Y94         FDCE (Setup_fdce_C_D)       -0.075 61061.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                      61061.219    
                         arrival time                       -61041.383    
  -------------------------------------------------------------------
                         slack                                 19.830    

Slack (MET) :             19.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.216ns  (logic 0.433ns (35.600%)  route 0.783ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        -5.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 61061.512 - 61062.500 ) 
    Source Clock Delay      (SCD):    5.004ns = ( 61040.168 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.643 61040.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.433 61040.605 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/Q
                         net (fo=1, routed)           0.783 61041.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[20]
    SLICE_X24Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.520 61061.512    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X24Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.000 61061.512    
                         clock uncertainty           -0.225 61061.285    
    SLICE_X24Y91         FDCE (Setup_fdce_C_D)       -0.042 61061.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                      61061.242    
                         arrival time                       -61041.383    
  -------------------------------------------------------------------
                         slack                                 19.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.279ns  (arrival time - required time)
  Source:                 CLK32768KHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.315ns (18.028%)  route 1.434ns (81.972%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.744     1.750    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/CLK32768KHZ_IBUF_BUFG
    SLICE_X38Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.958    -0.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/clk_out2
    SLICE_X38Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.225    -0.604    
    SLICE_X38Y96         FDCE (Hold_fdce_C_D)         0.075    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.519ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.975%)  route 0.119ns (42.025%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.682     1.688    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y80         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.119     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/aon_rtcToggle
    SLICE_X22Y79         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.955    -0.832    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X22Y79         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.225    -0.607    
    SLICE_X22Y79         FDCE (Hold_fdce_C_D)         0.059    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.534ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.903%)  route 0.173ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        -2.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.685     1.691    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X24Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDCE (Prop_fdce_C_Q)         0.141     1.832 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)           0.173     2.005    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[30]
    SLICE_X25Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.963    -0.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X25Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.225    -0.599    
    SLICE_X25Y90         FDCE (Hold_fdce_C_D)         0.070    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.542ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.680%)  route 0.182ns (56.320%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.692     1.698    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y90         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDCE (Prop_fdce_C_Q)         0.141     1.839 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/Q
                         net (fo=1, routed)           0.182     2.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[16]
    SLICE_X22Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.965    -0.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X22Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.000    -0.822    
                         clock uncertainty            0.225    -0.597    
    SLICE_X22Y90         FDCE (Hold_fdce_C_D)         0.076    -0.521    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.583ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/ip_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.360%)  route 0.217ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.692     1.698    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/ip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141     1.839 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/ip_reg/Q
                         net (fo=3, routed)           0.217     2.056    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/wdg_irq_a
    SLICE_X11Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.965    -0.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X11Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.822    
                         clock uncertainty            0.225    -0.597    
    SLICE_X11Y85         FDCE (Hold_fdce_C_D)         0.070    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.584ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.882%)  route 0.171ns (51.118%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.689     1.695    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X20Y89         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y89         FDCE (Prop_fdce_C_Q)         0.164     1.859 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.171     2.030    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[11]
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.962    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.225    -0.600    
    SLICE_X23Y87         FDCE (Hold_fdce_C_D)         0.046    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.587ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.298%)  route 0.198ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.690     1.696    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X12Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.164     1.860 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           0.198     2.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[5]
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.962    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.225    -0.600    
    SLICE_X23Y87         FDCE (Hold_fdce_C_D)         0.071    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.439%)  route 0.236ns (62.561%))
  Logic Levels:           0  
  Clock Path Skew:        -2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.690     1.696    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X17Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     1.837 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/Q
                         net (fo=1, routed)           0.236     2.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[7]
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.962    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.225    -0.600    
    SLICE_X23Y87         FDCE (Hold_fdce_C_D)         0.078    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.606ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.442%)  route 0.246ns (63.558%))
  Logic Levels:           0  
  Clock Path Skew:        -2.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.685     1.691    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDCE (Prop_fdce_C_Q)         0.141     1.832 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.246     2.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/aon_icb_rsp_valid
    SLICE_X24Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.963    -0.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X24Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.225    -0.599    
    SLICE_X24Y90         FDCE (Hold_fdce_C_D)         0.071    -0.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.608ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.693     1.699    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y93         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141     1.840 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.227     2.066    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[24]
    SLICE_X23Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.966    -0.821    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X23Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.000    -0.821    
                         clock uncertainty            0.225    -0.596    
    SLICE_X23Y94         FDCE (Hold_fdce_C_D)         0.055    -0.541    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.441ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        12.213ns  (logic 0.484ns (3.963%)  route 11.729ns (96.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 30499.449 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.628 30499.447    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X28Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.379 30499.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[42]/Q
                         net (fo=1, routed)          11.729 30511.555    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[42]
    SLICE_X26Y83         LUT2 (Prop_lut2_I1_O)        0.105 30511.660 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[42]_i_1__1/O
                         net (fo=1, routed)           0.000 30511.660    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[42]
    SLICE_X26Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/C
                         clock pessimism              0.000 30522.295    
                         clock uncertainty           -0.225 30522.070    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.032 30522.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]
  -------------------------------------------------------------------
                         required time                      30522.104    
                         arrival time                       -30511.660    
  -------------------------------------------------------------------
                         slack                                 10.441    

Slack (MET) :             10.999ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.656ns  (logic 0.484ns (4.152%)  route 11.172ns (95.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 30499.447 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.627 30499.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X26Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDCE (Prop_fdce_C_Q)         0.379 30499.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/Q
                         net (fo=1, routed)          11.172 30510.996    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[46]
    SLICE_X26Y83         LUT2 (Prop_lut2_I1_O)        0.105 30511.102 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[46]_i_1__1/O
                         net (fo=1, routed)           0.000 30511.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[46]
    SLICE_X26Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/C
                         clock pessimism              0.000 30522.295    
                         clock uncertainty           -0.225 30522.070    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.032 30522.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]
  -------------------------------------------------------------------
                         required time                      30522.104    
                         arrival time                       -30511.102    
  -------------------------------------------------------------------
                         slack                                 10.999    

Slack (MET) :             11.291ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.367ns  (logic 0.484ns (4.258%)  route 10.883ns (95.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 30522.303 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 30499.453 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.633 30499.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X24Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDCE (Prop_fdce_C_Q)         0.379 30499.830 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/Q
                         net (fo=1, routed)          10.883 30510.713    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[8]
    SLICE_X23Y88         LUT2 (Prop_lut2_I1_O)        0.105 30510.818 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[8]_i_1__25/O
                         net (fo=1, routed)           0.000 30510.818    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[8]
    SLICE_X23Y88         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.523 30522.303    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y88         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.000 30522.303    
                         clock uncertainty           -0.225 30522.078    
    SLICE_X23Y88         FDCE (Setup_fdce_C_D)        0.033 30522.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                      30522.111    
                         arrival time                       -30510.820    
  -------------------------------------------------------------------
                         slack                                 11.291    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.313ns  (logic 0.484ns (4.278%)  route 10.829ns (95.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 30499.447 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.626 30499.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X31Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.379 30499.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[45]/Q
                         net (fo=1, routed)          10.829 30510.654    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[45]
    SLICE_X27Y83         LUT2 (Prop_lut2_I1_O)        0.105 30510.760 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[45]_i_1__1/O
                         net (fo=1, routed)           0.000 30510.760    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[45]
    SLICE_X27Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X27Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[45]/C
                         clock pessimism              0.000 30522.295    
                         clock uncertainty           -0.225 30522.070    
    SLICE_X27Y83         FDCE (Setup_fdce_C_D)        0.032 30522.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[45]
  -------------------------------------------------------------------
                         required time                      30522.104    
                         arrival time                       -30510.758    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.151ns  (logic 0.484ns (4.340%)  route 10.667ns (95.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 30499.447 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.627 30499.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X25Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDCE (Prop_fdce_C_Q)         0.379 30499.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/Q
                         net (fo=1, routed)          10.667 30510.490    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[33]
    SLICE_X25Y83         LUT2 (Prop_lut2_I1_O)        0.105 30510.596 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[33]_i_1__3/O
                         net (fo=1, routed)           0.000 30510.596    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[33]
    SLICE_X25Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/C
                         clock pessimism              0.000 30522.295    
                         clock uncertainty           -0.225 30522.070    
    SLICE_X25Y83         FDCE (Setup_fdce_C_D)        0.030 30522.100    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]
  -------------------------------------------------------------------
                         required time                      30522.100    
                         arrival time                       -30510.600    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.629ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.026ns  (logic 0.484ns (4.389%)  route 10.542ns (95.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 30499.447 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.627 30499.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X25Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDCE (Prop_fdce_C_Q)         0.379 30499.824 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/Q
                         net (fo=1, routed)          10.542 30510.367    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[43]
    SLICE_X25Y83         LUT2 (Prop_lut2_I1_O)        0.105 30510.473 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[43]_i_1__2/O
                         net (fo=1, routed)           0.000 30510.473    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[43]
    SLICE_X25Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]/C
                         clock pessimism              0.000 30522.295    
                         clock uncertainty           -0.225 30522.070    
    SLICE_X25Y83         FDCE (Setup_fdce_C_D)        0.032 30522.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]
  -------------------------------------------------------------------
                         required time                      30522.104    
                         arrival time                       -30510.473    
  -------------------------------------------------------------------
                         slack                                 11.629    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        10.964ns  (logic 0.484ns (4.415%)  route 10.480ns (95.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 30522.301 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 30499.455 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.635 30499.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X26Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDCE (Prop_fdce_C_Q)         0.379 30499.832 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/Q
                         net (fo=1, routed)          10.480 30510.312    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[26]
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.105 30510.418 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[26]_i_1__21/O
                         net (fo=1, routed)           0.000 30510.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[26]
    SLICE_X27Y90         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.520 30522.299    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X27Y90         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.000 30522.299    
                         clock uncertainty           -0.225 30522.074    
    SLICE_X27Y90         FDCE (Setup_fdce_C_D)        0.032 30522.105    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                      30522.107    
                         arrival time                       -30510.418    
  -------------------------------------------------------------------
                         slack                                 11.688    

Slack (MET) :             11.809ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        10.844ns  (logic 0.484ns (4.463%)  route 10.360ns (95.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 30499.449 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.629 30499.447    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X26Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDCE (Prop_fdce_C_Q)         0.379 30499.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/Q
                         net (fo=1, routed)          10.360 30510.188    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[37]
    SLICE_X25Y84         LUT2 (Prop_lut2_I1_O)        0.105 30510.293 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[37]_i_1__2/O
                         net (fo=1, routed)           0.000 30510.293    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[37]
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/C
                         clock pessimism              0.000 30522.295    
                         clock uncertainty           -0.225 30522.070    
    SLICE_X25Y84         FDCE (Setup_fdce_C_D)        0.032 30522.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]
  -------------------------------------------------------------------
                         required time                      30522.104    
                         arrival time                       -30510.293    
  -------------------------------------------------------------------
                         slack                                 11.809    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        10.654ns  (logic 0.484ns (4.543%)  route 10.170ns (95.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 30522.301 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 30499.449 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.629 30499.447    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X28Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.379 30499.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/Q
                         net (fo=1, routed)          10.170 30509.996    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[16]
    SLICE_X23Y85         LUT2 (Prop_lut2_I1_O)        0.105 30510.102 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[16]_i_1__21/O
                         net (fo=1, routed)           0.000 30510.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[16]
    SLICE_X23Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.521 30522.301    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.000 30522.301    
                         clock uncertainty           -0.225 30522.076    
    SLICE_X23Y85         FDCE (Setup_fdce_C_D)        0.032 30522.107    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                      30522.107    
                         arrival time                       -30510.104    
  -------------------------------------------------------------------
                         slack                                 12.005    

Slack (MET) :             12.144ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        10.510ns  (logic 0.484ns (4.605%)  route 10.026ns (95.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 30499.449 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.629 30499.447    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X27Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDCE (Prop_fdce_C_Q)         0.379 30499.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[38]/Q
                         net (fo=1, routed)          10.026 30509.852    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[38]
    SLICE_X25Y84         LUT2 (Prop_lut2_I1_O)        0.105 30509.957 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[38]_i_1__1/O
                         net (fo=1, routed)           0.000 30509.957    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[38]
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/C
                         clock pessimism              0.000 30522.295    
                         clock uncertainty           -0.225 30522.070    
    SLICE_X25Y84         FDCE (Setup_fdce_C_D)        0.033 30522.104    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]
  -------------------------------------------------------------------
                         required time                      30522.104    
                         arrival time                       -30509.959    
  -------------------------------------------------------------------
                         slack                                 12.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.388ns (6.028%)  route 6.049ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.514    -0.995    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X25Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDCE (Prop_fdce_C_Q)         0.304    -0.691 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[40]/Q
                         net (fo=1, routed)           6.049     5.358    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[40]
    SLICE_X24Y83         LUT2 (Prop_lut2_I1_O)        0.084     5.442 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[40]_i_1__3/O
                         net (fo=1, routed)           0.000     5.442    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[40]
    SLICE_X24Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.628     4.989    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X24Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/C
                         clock pessimism              0.000     4.989    
                         clock uncertainty            0.225     5.214    
    SLICE_X24Y83         FDCE (Hold_fdce_C_D)         0.222     5.436    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           5.442    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 0.388ns (5.639%)  route 6.493ns (94.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.516    -0.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X29Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.304    -0.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/Q
                         net (fo=1, routed)           6.493     5.804    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[32]
    SLICE_X27Y86         LUT2 (Prop_lut2_I1_O)        0.084     5.888 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[32]_i_1__5/O
                         net (fo=1, routed)           0.000     5.888    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[32]
    SLICE_X27Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.632     4.993    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X27Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/C
                         clock pessimism              0.000     4.993    
                         clock uncertainty            0.225     5.218    
    SLICE_X27Y86         FDCE (Hold_fdce_C_D)         0.222     5.440    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -5.440    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 0.388ns (5.232%)  route 7.028ns (94.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.516    -0.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X29Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.304    -0.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/Q
                         net (fo=1, routed)           7.028     6.339    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[2]
    SLICE_X27Y86         LUT2 (Prop_lut2_I1_O)        0.084     6.423 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[2]_i_1__43/O
                         net (fo=1, routed)           0.000     6.423    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[2]
    SLICE_X27Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.632     4.993    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X27Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.000     4.993    
                         clock uncertainty            0.225     5.218    
    SLICE_X27Y86         FDCE (Hold_fdce_C_D)         0.222     5.440    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.440    
                         arrival time                           6.423    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.388ns (5.136%)  route 7.167ns (94.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.524    -0.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X23Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDCE (Prop_fdce_C_Q)         0.304    -0.681 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/Q
                         net (fo=1, routed)           7.167     6.486    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[14]
    SLICE_X22Y89         LUT2 (Prop_lut2_I1_O)        0.084     6.570 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[14]_i_1__27/O
                         net (fo=1, routed)           0.000     6.570    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[14]
    SLICE_X22Y89         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.640     5.001    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y89         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.000     5.001    
                         clock uncertainty            0.225     5.226    
    SLICE_X22Y89         FDCE (Hold_fdce_C_D)         0.275     5.501    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.501    
                         arrival time                           6.570    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.388ns (5.130%)  route 7.176ns (94.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.524    -0.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X23Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDCE (Prop_fdce_C_Q)         0.304    -0.681 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/Q
                         net (fo=1, routed)           7.176     6.495    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[13]
    SLICE_X22Y89         LUT2 (Prop_lut2_I1_O)        0.084     6.579 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[13]_i_1__25/O
                         net (fo=1, routed)           0.000     6.579    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[13]
    SLICE_X22Y89         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.640     5.001    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X22Y89         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.000     5.001    
                         clock uncertainty            0.225     5.226    
    SLICE_X22Y89         FDCE (Hold_fdce_C_D)         0.271     5.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.579    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 0.388ns (5.110%)  route 7.205ns (94.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.515    -0.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/vld_dfflr/clk_out2
    SLICE_X29Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.304    -0.690 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/Q
                         net (fo=2, routed)           7.205     6.515    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/aon_icb_cmd_valid
    SLICE_X26Y85         LUT2 (Prop_lut2_I1_O)        0.084     6.599 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[0]_i_1__46/O
                         net (fo=1, routed)           0.000     6.599    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/isl_icb_cmd_valid
    SLICE_X26Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.630     4.991    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/CLK32768KHZ_IBUF_BUFG
    SLICE_X26Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000     4.991    
                         clock uncertainty            0.225     5.216    
    SLICE_X26Y85         FDCE (Hold_fdce_C_D)         0.223     5.439    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.439    
                         arrival time                           6.599    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 0.388ns (5.101%)  route 7.219ns (94.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.520    -0.989    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X26Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDCE (Prop_fdce_C_Q)         0.304    -0.685 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/Q
                         net (fo=1, routed)           7.219     6.533    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[28]
    SLICE_X24Y92         LUT2 (Prop_lut2_I1_O)        0.084     6.617 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[28]_i_1__21/O
                         net (fo=1, routed)           0.000     6.617    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[28]
    SLICE_X24Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.636     4.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X24Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.000     4.997    
                         clock uncertainty            0.225     5.222    
    SLICE_X24Y92         FDCE (Hold_fdce_C_D)         0.220     5.442    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                           6.617    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 0.388ns (5.081%)  route 7.249ns (94.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.519    -0.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X29Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.304    -0.686 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/Q
                         net (fo=1, routed)           7.249     6.562    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[20]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.084     6.646 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[20]_i_1__21/O
                         net (fo=1, routed)           0.000     6.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[20]
    SLICE_X25Y91         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635     4.996    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y91         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.000     4.996    
                         clock uncertainty            0.225     5.221    
    SLICE_X25Y91         FDCE (Hold_fdce_C_D)         0.220     5.441    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.646    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.388ns (5.027%)  route 7.330ns (94.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.515    -0.994    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X24Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDCE (Prop_fdce_C_Q)         0.304    -0.690 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           7.330     6.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[5]
    SLICE_X23Y85         LUT2 (Prop_lut2_I1_O)        0.084     6.724 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[5]_i_1__32/O
                         net (fo=1, routed)           0.000     6.724    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[5]
    SLICE_X23Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.636     4.997    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X23Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.000     4.997    
                         clock uncertainty            0.225     5.222    
    SLICE_X23Y85         FDCE (Hold_fdce_C_D)         0.223     5.445    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           6.724    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 0.473ns (6.108%)  route 7.271ns (93.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.518    -0.991    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X26Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDCE (Prop_fdce_C_Q)         0.279    -0.712 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)           7.271     6.559    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/o_dat[30]
    SLICE_X25Y88         LUT2 (Prop_lut2_I1_O)        0.194     6.753 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[30]_i_1__22/O
                         net (fo=1, routed)           0.000     6.753    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[30]
    SLICE_X25Y88         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.633     4.994    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y88         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000     4.994    
                         clock uncertainty            0.225     5.219    
    SLICE_X25Y88         FDCE (Hold_fdce_C_D)         0.220     5.439    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.439    
                         arrival time                           6.753    
  -------------------------------------------------------------------
                         slack                                  1.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       32.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.709ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X65Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X65Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][4]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.331    61.173    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][4]
  -------------------------------------------------------------------
                         required time                         61.173    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.709    

Slack (MET) :             32.709ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X65Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X65Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][5]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.331    61.173    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][5]
  -------------------------------------------------------------------
                         required time                         61.173    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.709    

Slack (MET) :             32.709ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X65Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X65Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][6]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.331    61.173    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][6]
  -------------------------------------------------------------------
                         required time                         61.173    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.709    

Slack (MET) :             32.709ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][7]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X65Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X65Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][7]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.331    61.173    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[8][7]
  -------------------------------------------------------------------
                         required time                         61.173    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.709    

Slack (MET) :             32.749ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X64Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X64Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][7]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X64Y116        FDCE (Recov_fdce_C_CLR)     -0.292    61.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][7]
  -------------------------------------------------------------------
                         required time                         61.212    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.749    

Slack (MET) :             32.783ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X64Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X64Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][0]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X64Y116        FDCE (Recov_fdce_C_CLR)     -0.258    61.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         61.246    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.783    

Slack (MET) :             32.783ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X64Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X64Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X64Y116        FDCE (Recov_fdce_C_CLR)     -0.258    61.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                         61.246    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.783    

Slack (MET) :             32.783ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X64Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X64Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][5]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X64Y116        FDCE (Recov_fdce_C_CLR)     -0.258    61.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][5]
  -------------------------------------------------------------------
                         required time                         61.246    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.783    

Slack (MET) :             32.783ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.945ns  (logic 0.484ns (1.672%)  route 28.461ns (98.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.247    28.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/AR[0]
    SLICE_X64Y116        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_out2
    SLICE_X64Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][6]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X64Y116        FDCE (Recov_fdce_C_CLR)     -0.258    61.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer_reg[2][6]
  -------------------------------------------------------------------
                         required time                         61.246    
                         arrival time                         -28.463    
  -------------------------------------------------------------------
                         slack                                 32.783    

Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[40]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.830ns  (logic 0.484ns (1.679%)  route 28.346ns (98.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 61.279 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.698    -0.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.379    -0.102 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.213     0.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     0.216 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)       28.133    28.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/AR[0]
    SLICE_X65Y115        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.288    61.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/clk_out2
    SLICE_X65Y115        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[40]/C
                         clock pessimism              0.336    61.614    
                         clock uncertainty           -0.110    61.504    
    SLICE_X65Y115        FDCE (Recov_fdce_C_CLR)     -0.331    61.173    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[40]
  -------------------------------------------------------------------
                         required time                         61.173    
                         arrival time                         -28.349    
  -------------------------------------------------------------------
                         slack                                 32.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.217%)  route 0.276ns (59.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.184    -0.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/AR[0]
    SLICE_X3Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X3Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X3Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.217%)  route 0.276ns (59.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.184    -0.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/AR[0]
    SLICE_X3Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X3Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X3Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.638    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.217%)  route 0.276ns (59.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.184    -0.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_0_dfflrs/AR[0]
    SLICE_X3Y77          FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_0_dfflrs/clk_out2
    SLICE_X3Y77          FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X3Y77          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.641    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.684%)  route 0.321ns (63.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.229    -0.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/AR[0]
    SLICE_X4Y76          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.983    -0.804    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X4Y76          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.277    -0.527    
    SLICE_X4Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.684%)  route 0.321ns (63.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.229    -0.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/AR[0]
    SLICE_X4Y76          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.983    -0.804    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X4Y76          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.277    -0.527    
    SLICE_X4Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.684%)  route 0.321ns (63.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.229    -0.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/AR[0]
    SLICE_X4Y76          FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.983    -0.804    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/clk_out2
    SLICE_X4Y76          FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.277    -0.527    
    SLICE_X4Y76          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.622    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.530%)  route 0.386ns (67.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.293     0.012    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/AR[0]
    SLICE_X6Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.985    -0.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X6Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.277    -0.525    
    SLICE_X6Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.592    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.302     0.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/AR[0]
    SLICE_X5Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.985    -0.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X5Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.277    -0.525    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.302     0.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/AR[0]
    SLICE_X5Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.985    -0.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X5Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.277    -0.525    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.713    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.092    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7147, routed)        0.302     0.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/AR[0]
    SLICE_X5Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.985    -0.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X5Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.277    -0.525    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.639    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       18.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.619ns  (logic 0.484ns (18.478%)  route 2.135ns (81.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.320 61042.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/corerst
    SLICE_X0Y78          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/clk_out2
    SLICE_X0Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X0Y78          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.781    
  -------------------------------------------------------------------
                         slack                                 18.242    

Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.619ns  (logic 0.484ns (18.478%)  route 2.135ns (81.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.320 61042.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/corerst
    SLICE_X0Y78          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/clk_out2
    SLICE_X0Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X0Y78          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.781    
  -------------------------------------------------------------------
                         slack                                 18.242    

Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.619ns  (logic 0.484ns (18.478%)  route 2.135ns (81.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.320 61042.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/corerst
    SLICE_X0Y78          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/clk_out2
    SLICE_X0Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X0Y78          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.781    
  -------------------------------------------------------------------
                         slack                                 18.242    

Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.619ns  (logic 0.484ns (18.478%)  route 2.135ns (81.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.320 61042.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/corerst
    SLICE_X0Y78          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/clk_out2
    SLICE_X0Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X0Y78          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.781    
  -------------------------------------------------------------------
                         slack                                 18.242    

Slack (MET) :             18.246ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.616ns  (logic 0.484ns (18.505%)  route 2.132ns (81.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.316 61042.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/corerst
    SLICE_X1Y78          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X1Y78          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.773    
  -------------------------------------------------------------------
                         slack                                 18.246    

Slack (MET) :             18.246ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.616ns  (logic 0.484ns (18.505%)  route 2.132ns (81.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.316 61042.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/corerst
    SLICE_X1Y78          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X1Y78          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.773    
  -------------------------------------------------------------------
                         slack                                 18.246    

Slack (MET) :             18.246ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.616ns  (logic 0.484ns (18.505%)  route 2.132ns (81.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.316 61042.781    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/corerst
    SLICE_X1Y78          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/clk_out2
    SLICE_X1Y78          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X1Y78          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.773    
  -------------------------------------------------------------------
                         slack                                 18.246    

Slack (MET) :             18.483ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.378ns  (logic 0.484ns (20.350%)  route 1.894ns (79.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.079 61042.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/corerst
    SLICE_X0Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/clk_out2
    SLICE_X0Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.543    
  -------------------------------------------------------------------
                         slack                                 18.483    

Slack (MET) :             18.483ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.378ns  (logic 0.484ns (20.350%)  route 1.894ns (79.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.079 61042.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/corerst
    SLICE_X0Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/clk_out2
    SLICE_X0Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.543    
  -------------------------------------------------------------------
                         slack                                 18.483    

Slack (MET) :             18.483ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        2.378ns  (logic 0.484ns (20.350%)  route 1.894ns (79.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 61061.578 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 61040.160 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.635 61040.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.379 61040.543 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.815 61041.359    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.105 61041.465 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.079 61042.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/corerst
    SLICE_X0Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       1.586 61061.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/clk_out2
    SLICE_X0Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/C
                         clock pessimism              0.000 61061.578    
                         clock uncertainty           -0.225 61061.352    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.331 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61042.543    
  -------------------------------------------------------------------
                         slack                                 18.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.557     2.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/corerst
    SLICE_X1Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/clk_out2
    SLICE_X1Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.476ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.186ns (16.661%)  route 0.930ns (83.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.560     2.809    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/corerst
    SLICE_X0Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/clk_out2
    SLICE_X0Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X0Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.186ns (16.661%)  route 0.930ns (83.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.687     1.693    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     1.834 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.370     2.204    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/qout_r_reg[32]
    SLICE_X15Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          0.560     2.809    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/corerst
    SLICE_X0Y77          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10143, routed)       0.987    -0.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/clk_out2
    SLICE_X0Y77          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.225    -0.575    
    SLICE_X0Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  3.476    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30513.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30513.621ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.506ns (14.992%)  route 2.869ns (85.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 30522.297 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.645     5.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y97          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.379     5.385 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.669     6.054    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.127     6.181 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2/O
                         net (fo=154, routed)         2.200     8.381    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/AR[0]
    SLICE_X25Y86         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.517 30522.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/C
                         clock pessimism              0.236 30522.533    
                         clock uncertainty           -0.035 30522.498    
    SLICE_X25Y86         FDCE (Recov_fdce_C_CLR)     -0.494 30522.004    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg
  -------------------------------------------------------------------
                         required time                      30522.002    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                              30513.621    

Slack (MET) :             30513.631ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.484ns (13.734%)  route 3.040ns (86.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.345     8.531    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X25Y84         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X25Y84         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                              30513.631    

Slack (MET) :             30513.631ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.484ns (13.734%)  route 3.040ns (86.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.345     8.531    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X25Y84         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X25Y84         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                              30513.631    

Slack (MET) :             30513.631ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.484ns (13.734%)  route 3.040ns (86.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.345     8.531    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X25Y84         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X25Y84         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                              30513.631    

Slack (MET) :             30513.631ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.484ns (13.734%)  route 3.040ns (86.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.345     8.531    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X25Y84         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X25Y84         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X25Y84         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                              30513.631    

Slack (MET) :             30513.656ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.506ns (14.976%)  route 2.873ns (85.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 30522.297 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.645     5.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y97          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.379     5.385 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.669     6.054    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.127     6.181 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2/O
                         net (fo=154, routed)         2.204     8.385    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/aon_reset
    SLICE_X24Y86         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.517 30522.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/CLK32768KHZ_IBUF_BUFG
    SLICE_X24Y86         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.236 30522.533    
                         clock uncertainty           -0.035 30522.498    
    SLICE_X24Y86         FDPE (Recov_fdpe_C_PRE)     -0.455 30522.043    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      30522.041    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                              30513.656    

Slack (MET) :             30513.658ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.484ns (13.844%)  route 3.012ns (86.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.317     8.503    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X26Y83         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X26Y83         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[36]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                              30513.658    

Slack (MET) :             30513.658ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.484ns (13.844%)  route 3.012ns (86.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.317     8.503    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X26Y83         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X26Y83         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                              30513.658    

Slack (MET) :             30513.658ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.484ns (13.844%)  route 3.012ns (86.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.317     8.503    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X26Y83         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X26Y83         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                              30513.658    

Slack (MET) :             30513.662ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.484ns (13.858%)  route 3.008ns (86.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 30522.295 - 30517.582 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.646     5.007    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X11Y92         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.379     5.386 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.695     6.081    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X11Y92         LUT1 (Prop_lut1_I0_O)        0.105     6.186 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__50/O
                         net (fo=91, routed)          2.313     8.499    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X27Y83         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.515 30522.295    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/CLK32768KHZ_IBUF_BUFG
    SLICE_X27Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]/C
                         clock pessimism              0.236 30522.531    
                         clock uncertainty           -0.035 30522.496    
    SLICE_X27Y83         FDCE (Recov_fdce_C_CLR)     -0.331 30522.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]
  -------------------------------------------------------------------
                         required time                      30522.162    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                              30513.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.597%)  route 0.198ns (58.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.198     2.029    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X14Y79         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.958     2.214    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X14Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_reg[7]/C
                         clock pessimism             -0.488     1.726    
    SLICE_X14Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     1.655    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.214     2.045    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X14Y80         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.959     2.215    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X14Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[1]/C
                         clock pessimism             -0.488     1.727    
    SLICE_X14Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.660    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.214     2.045    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X14Y80         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.959     2.215    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X14Y80         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[5]/C
                         clock pessimism             -0.488     1.727    
    SLICE_X14Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.656    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.214     2.045    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X14Y80         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.959     2.215    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X14Y80         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[7]/C
                         clock pessimism             -0.488     1.727    
    SLICE_X14Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.656    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_2_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.715%)  route 0.197ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.197     2.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X16Y81         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_2_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.960     2.216    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X16Y81         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_2_reg[7]/C
                         clock pessimism             -0.510     1.706    
    SLICE_X16Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.635    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_1_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.109%)  route 0.211ns (59.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.211     2.041    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X16Y80         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_1_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.959     2.215    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X16Y80         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_1_reg[5]/C
                         clock pessimism             -0.510     1.705    
    SLICE_X16Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.634    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.214     2.045    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X15Y80         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.959     2.215    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[1]/C
                         clock pessimism             -0.488     1.727    
    SLICE_X15Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.635    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.684     1.690    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X19Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.831 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.214     2.045    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X15Y80         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.959     2.215    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/CLK32768KHZ_IBUF_BUFG
    SLICE_X15Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[5]/C
                         clock pessimism             -0.488     1.727    
    SLICE_X15Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.635    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.990%)  route 0.257ns (61.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.692     1.698    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDCE (Prop_fdce_C_Q)         0.164     1.862 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           0.257     2.118    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_reg_5
    SLICE_X9Y94          FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.970     2.226    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y94          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
                         clock pessimism             -0.488     1.738    
    SLICE_X9Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.990%)  route 0.257ns (61.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.692     1.698    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/CLK32768KHZ_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDCE (Prop_fdce_C_Q)         0.164     1.862 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           0.257     2.118    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_reg_5
    SLICE_X9Y94          FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.970     2.226    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/CLK32768KHZ_IBUF_BUFG
    SLICE_X9Y94          FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/C
                         clock pessimism             -0.488     1.738    
    SLICE_X9Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.476    





