Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 13 14:43:39 2024
| Host         : ECEB-3022-15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tetris_top_control_sets_placed.rpt
| Design       : tetris_top
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   159 |
|    Minimum number of control sets                        |   159 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   487 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   159 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    27 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    58 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             913 |          274 |
| No           | No                    | Yes                    |             997 |          554 |
| No           | Yes                   | No                     |             837 |          277 |
| Yes          | No                    | No                     |             284 |           91 |
| Yes          | No                    | Yes                    |              97 |           41 |
| Yes          | Yes                   | No                     |            1033 |          342 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                      Enable Signal                                                                                                                     |                                                                                                                          Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                                               |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                     |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                                             |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                        | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                                         |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                             |                1 |              2 |         2.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  FSM_controller/hold__0                                    |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                             | keyboard_piece_logic/nX[3]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                        | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                      | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                                           |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                      | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                    | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                             | FSM_controller/FSM_sequential_cstate[3]_i_1_n_0                                                                                                                                                                                                        | reset_rtl_0_IBUF                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                3 |              6 |         2.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                              |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                              |                1 |              7 |         7.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                             | FSM_controller/reset_rtl_0                                                                                                                                                                                                                             | FSM_controller/startscr_i_1_n_0                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                                    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                    | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |                3 |              8 |         2.67 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                              |                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                            |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                                               |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_25MHz                                    |                                                                                                                                                                                                                                                        | vga/hc_reg[9]_0                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                    | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                      |                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                5 |             10 |         2.00 |
| ~clk_wiz/inst/clk_25MHz                                    |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                6 |             10 |         1.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |                4 |             12 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                  | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                7 |             16 |         2.29 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                     |                5 |             18 |         3.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                4 |             19 |         4.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                             | FSM_controller/reset_rtl_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |               13 |             21 |         1.62 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                        | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                             |                4 |             23 |         5.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                     | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                     |                6 |             23 |         3.83 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                8 |             27 |         3.38 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                             |               10 |             29 |         2.90 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  clk_IBUF_BUFG                                             | FSM_controller/counter[31]_i_1_n_0                                                                                                                                                                                                                     | reset_rtl_0_IBUF                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |               32 |             32 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                  | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                            | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |                5 |             32 |         6.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                               | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                             | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |                9 |             32 |         3.56 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      |                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/timer_usb_axi/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                  | mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                      |                4 |             32 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                      | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                  |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                      | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                                 |               16 |             33 |         2.06 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |                9 |             35 |         3.89 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                8 |             36 |         4.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                               |               11 |             39 |         3.55 |
|  clk_wiz/inst/clk_25MHz                                    |                                                                                                                                                                                                                                                        | vga_to_hdmi/inst/encr/AR[0]                                                                                                                                                                                                                                       |               21 |             42 |         2.00 |
|  clk_wiz/inst/clk_25MHz                                    | vga/vc                                                                                                                                                                                                                                                 | reset_rtl_0_IBUF                                                                                                                                                                                                                                                  |               26 |             46 |         1.77 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               12 |             47 |         3.92 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                           |               17 |             47 |         2.76 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               26 |             57 |         2.19 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                               |               24 |             63 |         2.62 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               20 |             71 |         3.55 |
|  clk_wiz/inst/clk_25MHz                                    |                                                                                                                                                                                                                                                        | reset_rtl_0_IBUF                                                                                                                                                                                                                                                  |               44 |             72 |         1.64 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               24 |             80 |         3.33 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               31 |             81 |         2.61 |
|  clk_wiz/inst/clk_25MHz                                    |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               35 |             84 |         2.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                           |               28 |             94 |         3.36 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |               32 |            128 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        | mb_block_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                    |               40 |            128 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |              200 |            758 |         3.79 |
|  clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                        | reset_rtl_0_IBUF                                                                                                                                                                                                                                                  |              492 |            888 |         1.80 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


