/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

#ifndef __MTK_DISP_OVL_EXDMA_REG_H__
#define __MTK_DISP_OVL_EXDMA_REG_H__

#define REG_NOT_SUPPORT (0xFFF)

enum disp_ovl_exdma_register {
	OVL_EXDMA_STA,
	OVL_EXDMA_INTEN,
	OVL_EXDMA_INTSTA,
	OVL_EXDMA_EN_CON,
	OVL_EXDMA_TRIG,
	OVL_EXDMA_DATAPATH_CON,
	OVL_EXDMA_ROI_BGCLR,
	OVL_EXDMA_EN,
	OVL_EXDMA_RST,
	OVL_EXDMA_SHADOW_CTRL,
	OVL_EXDMA_SRC_CON,
	OVL_EXDMA_ROI_SIZE,
	OVL_EXDMA_L0_EN,
	OVL_EXDMA_L0_OFFSET,
	OVL_EXDMA_L0_SRC_SIZE,
	OVL_EXDMA_L0_CLIP,
	OVL_EXDMA_L0_CLRFMT,
	OVL_EXDMA_L0_CON,
	OVL_EXDMA_EL0_EN,
	OVL_EXDMA_EL0_OFFSET,
	OVL_EXDMA_EL0_SRC_SIZE,
	OVL_EXDMA_EL0_CLIP,
	OVL_EXDMA_EL0_CLRFMT,
	OVL_EXDMA_EL0_CON,
	OVL_EXDMA_EL1_EN,
	OVL_EXDMA_EL1_OFFSET,
	OVL_EXDMA_EL1_SRC_SIZE,
	OVL_EXDMA_EL1_CLIP,
	OVL_EXDMA_EL1_CLRFMT,
	OVL_EXDMA_EL1_CON,
	OVL_EXDMA_EL2_EN,
	OVL_EXDMA_EL2_OFFSET,
	OVL_EXDMA_EL2_SRC_SIZE,
	OVL_EXDMA_EL2_CLIP,
	OVL_EXDMA_EL2_CLRFMT,
	OVL_EXDMA_EL2_CON,
	OVL_EXDMA_L0_ADDR,
	OVL_EXDMA_L0_SRCKEY,
	OVL_EXDMA_L0_PITCH_MSB,
	OVL_EXDMA_L0_PITCH,
	OVL_EXDMA_L0_TILE,
	OVL_EXDMA_L0_GUSER_EXT,
	OVL_EXDMA_L0_CON2,
	OVL_EXDMA_RDMA0_CTRL,
	OVL_EXDMA_RDMA0_MEM_GMC_SETTING1,
	OVL_EXDMA_RDMA0_MEM_SLOW_CON,
	OVL_EXDMA_RDMA0_FIFO_CTRL,
	OVL_EXDMA_RDMA1_CTRL,
	OVL_EXDMA_RDMA1_MEM_GMC_SETTING1,
	OVL_EXDMA_RDMA1_MEM_SLOW_CON,
	OVL_EXDMA_RDMA1_FIFO_CTRL,
	OVL_EXDMA_L0_Y2R_PARA_R0,
	OVL_EXDMA_L0_Y2R_PARA_R1,
	OVL_EXDMA_L0_Y2R_PARA_G0,
	OVL_EXDMA_L0_Y2R_PARA_G1,
	OVL_EXDMA_L0_Y2R_PARA_B0,
	OVL_EXDMA_L0_Y2R_PARA_B1,
	OVL_EXDMA_L0_Y2R_PARA_YUV_A_0,
	OVL_EXDMA_L0_Y2R_PARA_YUV_A_1,
	OVL_EXDMA_L0_Y2R_PARA_RGB_A_0,
	OVL_EXDMA_L0_Y2R_PARA_RGB_A_1,
	OVL_EXDMA_EL0_Y2R_PARA_R0,
	OVL_EXDMA_EL0_Y2R_PARA_R1,
	OVL_EXDMA_EL0_Y2R_PARA_G0,
	OVL_EXDMA_EL0_Y2R_PARA_G1,
	OVL_EXDMA_EL0_Y2R_PARA_B0,
	OVL_EXDMA_EL0_Y2R_PARA_B1,
	OVL_EXDMA_EL0_Y2R_PARA_YUV_A_0,
	OVL_EXDMA_EL0_Y2R_PARA_YUV_A_1,
	OVL_EXDMA_EL0_Y2R_PARA_RGB_A_0,
	OVL_EXDMA_EL0_Y2R_PARA_RGB_A_1,
	OVL_EXDMA_EL1_Y2R_PARA_R0,
	OVL_EXDMA_EL1_Y2R_PARA_R1,
	OVL_EXDMA_EL1_Y2R_PARA_G0,
	OVL_EXDMA_EL1_Y2R_PARA_G1,
	OVL_EXDMA_EL1_Y2R_PARA_B0,
	OVL_EXDMA_EL1_Y2R_PARA_B1,
	OVL_EXDMA_EL1_Y2R_PARA_YUV_A_0,
	OVL_EXDMA_EL1_Y2R_PARA_YUV_A_1,
	OVL_EXDMA_EL1_Y2R_PARA_RGB_A_0,
	OVL_EXDMA_EL1_Y2R_PARA_RGB_A_1,
	OVL_EXDMA_EL2_Y2R_PARA_R0,
	OVL_EXDMA_EL2_Y2R_PARA_R1,
	OVL_EXDMA_EL2_Y2R_PARA_G0,
	OVL_EXDMA_EL2_Y2R_PARA_G1,
	OVL_EXDMA_EL2_Y2R_PARA_B0,
	OVL_EXDMA_EL2_Y2R_PARA_B1,
	OVL_EXDMA_EL2_Y2R_PARA_YUV_A_0,
	OVL_EXDMA_EL2_Y2R_PARA_YUV_A_1,
	OVL_EXDMA_EL2_Y2R_PARA_RGB_A_0,
	OVL_EXDMA_EL2_Y2R_PARA_RGB_A_1,
	OVL_EXDMA_DEBUG_MON_SEL,
	OVL_EXDMA_BLD_EXT2,
	OVL_EXDMA_BLD_EXT,
	OVL_EXDMA_RDMA0_MEM_GMC_SETTING2,
	OVL_EXDMA_RDMA1_MEM_GMC_SETTING2,
	OVL_EXDMA_RDMA2_MEM_GMC_SETTING2,
	OVL_EXDMA_RDMA3_MEM_GMC_SETTING2,
	OVL_EXDMA_RDMA_BURST_CON0,
	OVL_EXDMA_RDMA_BURST_CON1,
	OVL_EXDMA_RDMA_GREQ_NUM,
	OVL_EXDMA_RDMA_GREQ_URG_NUM,
	OVL_EXDMA_DUMMY_REG,
	OVL_EXDMA_GDRDY_PRD,
	OVL_EXDMA_RDMA_ULTRA_SRC,
	OVL_EXDMA_RDMA0_BUF_LOW,
	OVL_EXDMA_RDMA1_BUF_LOW,
	OVL_EXDMA_RDMA2_BUF_LOW,
	OVL_EXDMA_RDMA3_BUF_LOW,
	OVL_EXDMA_RDMA0_BUF_HIGH,
	OVL_EXDMA_RDMA1_BUF_HIGH,
	OVL_EXDMA_RDMA2_BUF_HIGH,
	OVL_EXDMA_RDMA3_BUF_HIGH,
	OVL_EXDMA_SMI_DBG,
	OVL_EXDMA_GREQ_LAYER_CNT,
	OVL_EXDMA_GDRDY_PRD_NUM,
	OVL_EXDMA_DEBUG_FLAG,
	OVL_EXDMA_FLOW_CTRL_DBG,
	OVL_EXDMA_ADDCON_DBG,
	OVL_EXDMA_RDMA0_DBG,
	OVL_EXDMA_RDMA1_DBG,
	OVL_EXDMA_RDMA2_DBG,
	OVL_EXDMA_RDMA3_DBG,
	OVL_EXDMA_L0_CLR,
	OVL_EXDMA_L1_CLR,
	OVL_EXDMA_L2_CLR,
	OVL_EXDMA_L3_CLR,
	OVL_EXDMA_LC_CLR,
	OVL_EXDMA_CRC,
	OVL_EXDMA_LC_CON,
	OVL_EXDMA_LC_SRCKEY,
	OVL_EXDMA_LC_SRC_SIZE,
	OVL_EXDMA_LC_OFFSET,
	OVL_EXDMA_LC_SRC_SEL,
	OVL_EXDMA_BANK_CON,
	OVL_EXDMA_FUNC_DCM0,
	OVL_EXDMA_FUNC_DCM1,
	OVL_EXDMA_DVFS_L0_ROI,
	OVL_EXDMA_DVFS_L1_ROI,
	OVL_EXDMA_DVFS_L2_ROI,
	OVL_EXDMA_DVFS_L3_ROI,
	OVL_EXDMA_DVFS_EL0_ROI,
	OVL_EXDMA_DVFS_EL1_ROI,
	OVL_EXDMA_DVFS_EL2_ROI,
	OVL_EXDMA_CLRFMT_EXT,
	OVL_EXDMA_WCG_CFG0,
	OVL_EXDMA_WCG_CFG1,
	OVL_EXDMA_WCG_CFG2,
	OVL_EXDMA_PQ_LOOP_CON,
	OVL_EXDMA_PQ_OUT_SIZE,
	OVL_EXDMA_PREF_LEAD_CFG0,
	OVL_EXDMA_DATAPATH_EXT_CON,
	OVL_EXDMA_EL0_CON2,
	OVL_EXDMA_EL0_SRCKEY,
	OVL_EXDMA_EL0_ADDR,
	OVL_EXDMA_EL0_PITCH_MSB,
	OVL_EXDMA_EL0_PITCH,
	OVL_EXDMA_EL0_TILE,
	OVL_EXDMA_EL0_GUSER_EXT,
	OVL_EXDMA_EL1_CON2,
	OVL_EXDMA_EL1_SRCKEY,
	OVL_EXDMA_EL1_ADDR,
	OVL_EXDMA_EL1_PITCH_MSB,
	OVL_EXDMA_EL1_PITCH,
	OVL_EXDMA_EL1_TILE,
	OVL_EXDMA_EL1_GUSER_EXT,
	OVL_EXDMA_EL2_CON2,
	OVL_EXDMA_EL2_SRCKEY,
	OVL_EXDMA_EL2_ADDR,
	OVL_EXDMA_EL2_PITCH_MSB,
	OVL_EXDMA_EL2_PITCH,
	OVL_EXDMA_EL2_TILE,
	OVL_EXDMA_EL2_GUSER_EXT,
	OVL_EXDMA_EL0_CLR,
	OVL_EXDMA_EL1_CLR,
	OVL_EXDMA_EL2_CLR,
	OVL_EXDMA_SBCH,
	OVL_EXDMA_SBCH_EXT,
	OVL_EXDMA_SBCH_STS,
	OVL_EXDMA_SBCH_L0_STS_LSB,
	OVL_EXDMA_SBCH_L0_STS_MSB,
	OVL_EXDMA_SBCH_L1_STS_LSB,
	OVL_EXDMA_SBCH_L1_STS_MSB,
	OVL_EXDMA_SBCH_L2_STS_LSB,
	OVL_EXDMA_SBCH_L2_STS_MSB,
	OVL_EXDMA_SBCH_L3_STS_LSB,
	OVL_EXDMA_SBCH_L3_STS_MSB,
	OVL_EXDMA_MBIST_BSEL,
	OVL_EXDMA_L0_R2R_PARA_R0,
	OVL_EXDMA_L0_R2R_PARA_R1,
	OVL_EXDMA_L0_R2R_PARA_R2,
	OVL_EXDMA_L0_R2R_PARA_G0,
	OVL_EXDMA_L0_R2R_PARA_G1,
	OVL_EXDMA_L0_R2R_PARA_G2,
	OVL_EXDMA_L0_R2R_PARA_B0,
	OVL_EXDMA_L0_R2R_PARA_B1,
	OVL_EXDMA_L0_R2R_PARA_B2,
	OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_L1_R2R_PARA_R0,
	OVL_EXDMA_L1_R2R_PARA_R1,
	OVL_EXDMA_L1_R2R_PARA_R2,
	OVL_EXDMA_L1_R2R_PARA_G0,
	OVL_EXDMA_L1_R2R_PARA_G1,
	OVL_EXDMA_L1_R2R_PARA_G2,
	OVL_EXDMA_L1_R2R_PARA_B0,
	OVL_EXDMA_L1_R2R_PARA_B1,
	OVL_EXDMA_L1_R2R_PARA_B2,
	OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_L2_R2R_PARA_R0,
	OVL_EXDMA_L2_R2R_PARA_R1,
	OVL_EXDMA_L2_R2R_PARA_R2,
	OVL_EXDMA_L2_R2R_PARA_G0,
	OVL_EXDMA_L2_R2R_PARA_G1,
	OVL_EXDMA_L2_R2R_PARA_G2,
	OVL_EXDMA_L2_R2R_PARA_B0,
	OVL_EXDMA_L2_R2R_PARA_B1,
	OVL_EXDMA_L2_R2R_PARA_B2,
	OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_L3_R2R_PARA_R0,
	OVL_EXDMA_L3_R2R_PARA_R1,
	OVL_EXDMA_L3_R2R_PARA_R2,
	OVL_EXDMA_L3_R2R_PARA_G0,
	OVL_EXDMA_L3_R2R_PARA_G1,
	OVL_EXDMA_L3_R2R_PARA_G2,
	OVL_EXDMA_L3_R2R_PARA_B0,
	OVL_EXDMA_L3_R2R_PARA_B1,
	OVL_EXDMA_L3_R2R_PARA_B2,
	OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_EL0_R2R_PARA_R0,
	OVL_EXDMA_EL0_R2R_PARA_R1,
	OVL_EXDMA_EL0_R2R_PARA_R2,
	OVL_EXDMA_EL0_R2R_PARA_G0,
	OVL_EXDMA_EL0_R2R_PARA_G1,
	OVL_EXDMA_EL0_R2R_PARA_G2,
	OVL_EXDMA_EL0_R2R_PARA_B0,
	OVL_EXDMA_EL0_R2R_PARA_B1,
	OVL_EXDMA_EL0_R2R_PARA_B2,
	OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_EL1_R2R_PARA_R0,
	OVL_EXDMA_EL1_R2R_PARA_R1,
	OVL_EXDMA_EL1_R2R_PARA_R2,
	OVL_EXDMA_EL1_R2R_PARA_G0,
	OVL_EXDMA_EL1_R2R_PARA_G1,
	OVL_EXDMA_EL1_R2R_PARA_G2,
	OVL_EXDMA_EL1_R2R_PARA_B0,
	OVL_EXDMA_EL1_R2R_PARA_B1,
	OVL_EXDMA_EL1_R2R_PARA_B2,
	OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_EL2_R2R_PARA_R0,
	OVL_EXDMA_EL2_R2R_PARA_R1,
	OVL_EXDMA_EL2_R2R_PARA_R2,
	OVL_EXDMA_EL2_R2R_PARA_G0,
	OVL_EXDMA_EL2_R2R_PARA_G1,
	OVL_EXDMA_EL2_R2R_PARA_G2,
	OVL_EXDMA_EL2_R2R_PARA_B0,
	OVL_EXDMA_EL2_R2R_PARA_B1,
	OVL_EXDMA_EL2_R2R_PARA_B2,
	OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_LC_R2R_PARA_R0,
	OVL_EXDMA_LC_R2R_PARA_R1,
	OVL_EXDMA_LC_R2R_PARA_R2,
	OVL_EXDMA_LC_R2R_PARA_G0,
	OVL_EXDMA_LC_R2R_PARA_G1,
	OVL_EXDMA_LC_R2R_PARA_G2,
	OVL_EXDMA_LC_R2R_PARA_B0,
	OVL_EXDMA_LC_R2R_PARA_B1,
	OVL_EXDMA_LC_R2R_PARA_B2,
	OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_OUT_R2R_PARA_R0,
	OVL_EXDMA_OUT_R2R_PARA_R1,
	OVL_EXDMA_OUT_R2R_PARA_R2,
	OVL_EXDMA_OUT_R2R_PARA_G0,
	OVL_EXDMA_OUT_R2R_PARA_G1,
	OVL_EXDMA_OUT_R2R_PARA_G2,
	OVL_EXDMA_OUT_R2R_PARA_B0,
	OVL_EXDMA_OUT_R2R_PARA_B1,
	OVL_EXDMA_OUT_R2R_PARA_B2,
	OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_0,
	OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_1,
	OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_2,
	OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_0,
	OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_1,
	OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_2,
	OVL_EXDMA_ROI_TIMING_0,
	OVL_EXDMA_ROI_TIMING_2,
	OVL_EXDMA_ROI_TIMING_4,
	OVL_EXDMA_ROI_TIMING_6,
	OVL_EXDMA_INTEN_2ND,
	OVL_EXDMA_INTSTA_2ND,
	OVL_EXDMA_OVLDTH_CTRL,
	OVL_EXDMA_OVLBN_CTRL0,
	OVL_EXDMA_OVLBN_CTRL1,
	OVL_EXDMA_OVLBN_CTRL2,
	OVL_EXDMA_OVLBN_CTRL3,
	OVL_EXDMA_OVLBN_CTRL4,
	OVL_EXDMA_OVLBN_CTRL5,
	OVL_EXDMA_OVLBN_CTRL6,
	OVL_EXDMA_OVLBN_CTRL7,
	OVL_EXDMA_OVLBN_CTRL8,
	OVL_EXDMA_OVLBN_CTRL9,
	OVL_EXDMA_OVLBN_CTRL10,
	OVL_EXDMA_OVLBN_CTRL11,
	OVL_EXDMA_OVLBN_CTRL12,
	OVL_EXDMA_FBDC_CFG0,
	OVL_EXDMA_FBDC_CFG1,
	OVL_EXDMA_FBDC_CFG2,
	OVL_EXDMA_L0_FBDC_CNST_CLR0,
	OVL_EXDMA_L0_FBDC_CNST_CLR1,
	OVL_EXDMA_L1_FBDC_CNST_CLR0,
	OVL_EXDMA_L1_FBDC_CNST_CLR1,
	OVL_EXDMA_L2_FBDC_CNST_CLR0,
	OVL_EXDMA_L2_FBDC_CNST_CLR1,
	OVL_EXDMA_L3_FBDC_CNST_CLR0,
	OVL_EXDMA_L3_FBDC_CNST_CLR1,
	OVL_EXDMA_EL0_FBDC_CNST_CLR0,
	OVL_EXDMA_EL0_FBDC_CNST_CLR1,
	OVL_EXDMA_EL1_FBDC_CNST_CLR0,
	OVL_EXDMA_EL1_FBDC_CNST_CLR1,
	OVL_EXDMA_EL2_FBDC_CNST_CLR0,
	OVL_EXDMA_EL2_FBDC_CNST_CLR1,
	OVL_EXDMA_L0_SYSRAM_CFG,
	OVL_EXDMA_L0_BUF0_ADDR,
	OVL_EXDMA_L0_BUF1_ADDR,
	OVL_EXDMA_L1_SYSRAM_CFG,
	OVL_EXDMA_L1_BUF0_ADDR,
	OVL_EXDMA_L1_BUF1_ADDR,
	OVL_EXDMA_L2_SYSRAM_CFG,
	OVL_EXDMA_L2_BUF0_ADDR,
	OVL_EXDMA_L2_BUF1_ADDR,
	OVL_EXDMA_L3_SYSRAM_CFG,
	OVL_EXDMA_L3_BUF0_ADDR,
	OVL_EXDMA_L3_BUF1_ADDR,
	OVL_EXDMA_EL0_SYSRAM_CFG,
	OVL_EXDMA_EL0_BUF0_ADDR,
	OVL_EXDMA_EL0_BUF1_ADDR,
	OVL_EXDMA_EL1_SYSRAM_CFG,
	OVL_EXDMA_EL1_BUF0_ADDR,
	OVL_EXDMA_EL1_BUF1_ADDR,
	OVL_EXDMA_EL2_SYSRAM_CFG,
	OVL_EXDMA_EL2_BUF0_ADDR,
	OVL_EXDMA_EL2_BUF1_ADDR,
	OVL_EXDMA_SMI_2ND_CFG,
	OVL_EXDMA_L0_BUF0_CNT,
	OVL_EXDMA_L0_BUF1_CNT,
	OVL_EXDMA_L1_BUF0_CNT,
	OVL_EXDMA_L1_BUF1_CNT,
	OVL_EXDMA_L2_BUF0_CNT,
	OVL_EXDMA_L2_BUF1_CNT,
	OVL_EXDMA_L3_BUF0_CNT,
	OVL_EXDMA_L3_BUF1_CNT,
	OVL_EXDMA_EL0_BUF0_CNT,
	OVL_EXDMA_EL0_BUF1_CNT,
	OVL_EXDMA_EL1_BUF0_CNT,
	OVL_EXDMA_EL1_BUF1_CNT,
	OVL_EXDMA_EL2_BUF0_CNT,
	OVL_EXDMA_EL2_BUF1_CNT,
	OVL_EXDMA_SYSRAM_CNT_TH,
	OVL_EXDMA_L0_BURST_ACC,
	OVL_EXDMA_L1_BURST_ACC,
	OVL_EXDMA_L2_BURST_ACC,
	OVL_EXDMA_L3_BURST_ACC,
	OVL_EXDMA_EL0_BURST_ACC,
	OVL_EXDMA_EL1_BURST_ACC,
	OVL_EXDMA_EL2_BURST_ACC,
	OVL_EXDMA_L0_BURST_ACC_WIN_MAX,
	OVL_EXDMA_L1_BURST_ACC_WIN_MAX,
	OVL_EXDMA_L2_BURST_ACC_WIN_MAX,
	OVL_EXDMA_L3_BURST_ACC_WIN_MAX,
	OVL_EXDMA_EL0_BURST_ACC_WIN_MAX,
	OVL_EXDMA_EL1_BURST_ACC_WIN_MAX,
	OVL_EXDMA_EL2_BURST_ACC_WIN_MAX,
	OVL_EXDMA_BURST_MON_CFG,
	OVL_EXDMA_RDMA0_PURE_FRAME_MON0,
	OVL_EXDMA_RDMA0_PURE_FRAME_MON1,
	OVL_EXDMA_RDMA1_PURE_FRAME_MON0,
	OVL_EXDMA_RDMA1_PURE_FRAME_MON1,
	OVL_EXDMA_RDMA2_PURE_FRAME_MON0,
	OVL_EXDMA_RDMA2_PURE_FRAME_MON1,
	OVL_EXDMA_RDMA3_PURE_FRAME_MON0,
	OVL_EXDMA_RDMA3_PURE_FRAME_MON1,
	OVL_EXDMA_EL0_PURE_FRAME_MON0,
	OVL_EXDMA_EL0_PURE_FRAME_MON1,
	OVL_EXDMA_EL1_PURE_FRAME_MON0,
	OVL_EXDMA_EL1_PURE_FRAME_MON1,
	OVL_EXDMA_EL2_PURE_FRAME_MON0,
	OVL_EXDMA_EL2_PURE_FRAME_MON1,
	OVL_EXDMA_STASH_CFG0,
	OVL_EXDMA_STASH_CFG1,
	OVL_EXDMA_STASH_CFG2,
	OVL_EXDMA_STASH_STALL_CFG0,
	OVL_EXDMA_STASH_STALL_CFG1,
	OVL_EXDMA_STASH_STALL_CFG2,
	OVL_EXDMA_STASH_STALL_CFG3,
	OVL_EXDMA_RDMA0_SPECULA_SEL,
	OVL_EXDMA_DDREN_CFG,
	OVL_EXDMA_SECURE_MISC,
	OVL_EXDMA_L0_HDR_ADDR,
	OVL_EXDMA_L0_HDR_PITCH,
	OVL_EXDMA_L0_ADDR_MSB,
	OVL_EXDMA_L1_HDR_ADDR,
	OVL_EXDMA_L1_HDR_PITCH,
	OVL_EXDMA_L1_ADDR_MSB,
	OVL_EXDMA_L2_HDR_ADDR,
	OVL_EXDMA_L2_HDR_PITCH,
	OVL_EXDMA_L2_ADDR_MSB,
	OVL_EXDMA_L3_HDR_ADDR,
	OVL_EXDMA_L3_HDR_PITCH,
	OVL_EXDMA_L3_ADDR_MSB,
	OVL_EXDMA_EL0_HDR_ADDR,
	OVL_EXDMA_EL0_HDR_PITCH,
	OVL_EXDMA_EL0_ADDR_MSB,
	OVL_EXDMA_EL1_HDR_ADDR,
	OVL_EXDMA_EL1_HDR_PITCH,
	OVL_EXDMA_EL1_ADDR_MSB,
	OVL_EXDMA_EL2_HDR_ADDR,
	OVL_EXDMA_EL2_HDR_PITCH,
	OVL_EXDMA_EL2_ADDR_MSB,
	OVL_EXDMA_SECURE,
	OVL_EXDMA_DOMAIN,
	OVL_EXDMA_DOMAIN_EXT,
	OVL_EXDMA_SECURITY_DIS,
	OVL_EXDMA_MOUT,
	OVL_EXDMA_SHARED_SRAM,
	OVL_EXDMA_UNDO_ALPHA,
	OVL_EXDMA_UNDO_ALPHA_OFFSET,
	OVL_EXDMA_REG_TOTAL
};


/* mt6991 */

static const u16 ovl_exdma_regs_mt6991[OVL_EXDMA_REG_TOTAL] = {
	[OVL_EXDMA_STA] = 0x000,
	[OVL_EXDMA_INTEN] = 0x004,
	[OVL_EXDMA_INTSTA] = 0x008,
	[OVL_EXDMA_EN_CON] = 0x00C,
	[OVL_EXDMA_TRIG] = 0x010,
	[OVL_EXDMA_DATAPATH_CON] = 0x014,
	[OVL_EXDMA_ROI_BGCLR] = 0x018,
	[OVL_EXDMA_EN] = 0x020,
	[OVL_EXDMA_RST] = 0x024,
	[OVL_EXDMA_SHADOW_CTRL] = 0x028,
	[OVL_EXDMA_SRC_CON] = 0x02C,
	[OVL_EXDMA_ROI_SIZE] = 0x030,
	[OVL_EXDMA_L0_EN] = 0x040,
	[OVL_EXDMA_L0_OFFSET] = 0x044,
	[OVL_EXDMA_L0_SRC_SIZE] = 0x048,
	[OVL_EXDMA_L0_CLIP] = 0x04C,
	[OVL_EXDMA_L0_CLRFMT] = 0x050,
	[OVL_EXDMA_L0_CON] = 0x054,
	[OVL_EXDMA_EL0_EN] = 0x070,
	[OVL_EXDMA_EL0_OFFSET] = 0x074,
	[OVL_EXDMA_EL0_SRC_SIZE] = 0x078,
	[OVL_EXDMA_EL0_CLIP] = 0x07c,
	[OVL_EXDMA_EL0_CLRFMT] = 0x080,
	[OVL_EXDMA_EL0_CON] = 0x084,
	[OVL_EXDMA_EL1_EN] = 0x0a0,
	[OVL_EXDMA_EL1_OFFSET] = 0x0a4,
	[OVL_EXDMA_EL1_SRC_SIZE] = 0x0a8,
	[OVL_EXDMA_EL1_CLIP] = 0x0ac,
	[OVL_EXDMA_EL1_CLRFMT] = 0x0b0,
	[OVL_EXDMA_EL1_CON] = 0x0b4,
	[OVL_EXDMA_EL2_EN] = 0x0d0,
	[OVL_EXDMA_EL2_OFFSET] = 0x0d4,
	[OVL_EXDMA_EL2_SRC_SIZE] = 0x0d8,
	[OVL_EXDMA_EL2_CLIP] = 0x0dc,
	[OVL_EXDMA_EL2_CLRFMT] = 0x0e0,
	[OVL_EXDMA_EL2_CON] = 0x0e4,
	[OVL_EXDMA_L0_ADDR] = 0xF40,
	[OVL_EXDMA_L0_SRCKEY] = 0x2ec,
	[OVL_EXDMA_L0_PITCH_MSB] = 0x2f0,
	[OVL_EXDMA_L0_PITCH] = 0x2f4,
	[OVL_EXDMA_L0_TILE] = 0x2f8,
	[OVL_EXDMA_L0_GUSER_EXT] = 0x2fc,
	[OVL_EXDMA_L0_CON2] = 0x300,
	[OVL_EXDMA_RDMA0_CTRL] = 0x100,
	[OVL_EXDMA_RDMA0_MEM_GMC_SETTING1] = 0x108,
	[OVL_EXDMA_RDMA0_MEM_SLOW_CON] = 0x10c,
	[OVL_EXDMA_RDMA0_FIFO_CTRL] = 0x110,
	[OVL_EXDMA_RDMA1_CTRL] = 0x120,
	[OVL_EXDMA_RDMA1_MEM_GMC_SETTING1] = 0x124,
	[OVL_EXDMA_RDMA1_MEM_SLOW_CON] = 0x12c,
	[OVL_EXDMA_RDMA1_FIFO_CTRL] = 0x130,
	[OVL_EXDMA_L0_Y2R_PARA_R0] = 0x134,
	[OVL_EXDMA_L0_Y2R_PARA_R1] = 0x138,
	[OVL_EXDMA_L0_Y2R_PARA_G0] = 0x13c,
	[OVL_EXDMA_L0_Y2R_PARA_G1] = 0x140,
	[OVL_EXDMA_L0_Y2R_PARA_B0] = 0x144,
	[OVL_EXDMA_L0_Y2R_PARA_B1] = 0x148,
	[OVL_EXDMA_L0_Y2R_PARA_YUV_A_0] = 0x14c,
	[OVL_EXDMA_L0_Y2R_PARA_YUV_A_1] = 0x150,
	[OVL_EXDMA_L0_Y2R_PARA_RGB_A_0] = 0x154,
	[OVL_EXDMA_L0_Y2R_PARA_RGB_A_1] = 0x158,
	[OVL_EXDMA_EL0_Y2R_PARA_R0] = 0x15c,
	[OVL_EXDMA_EL0_Y2R_PARA_R1] = 0x160,
	[OVL_EXDMA_EL0_Y2R_PARA_G0] = 0x164,
	[OVL_EXDMA_EL0_Y2R_PARA_G1] = 0x168,
	[OVL_EXDMA_EL0_Y2R_PARA_B0] = 0x16c,
	[OVL_EXDMA_EL0_Y2R_PARA_B1] = 0x170,
	[OVL_EXDMA_EL0_Y2R_PARA_YUV_A_0] = 0x174,
	[OVL_EXDMA_EL0_Y2R_PARA_YUV_A_1] = 0x178,
	[OVL_EXDMA_EL0_Y2R_PARA_RGB_A_0] = 0x17c,
	[OVL_EXDMA_EL0_Y2R_PARA_RGB_A_1] = 0x180,
	[OVL_EXDMA_EL1_Y2R_PARA_R0] = 0x184,
	[OVL_EXDMA_EL1_Y2R_PARA_R1] = 0x188,
	[OVL_EXDMA_EL1_Y2R_PARA_G0] = 0x18c,
	[OVL_EXDMA_EL1_Y2R_PARA_G1] = 0x190,
	[OVL_EXDMA_EL1_Y2R_PARA_B0] = 0x194,
	[OVL_EXDMA_EL1_Y2R_PARA_B1] = 0x198,
	[OVL_EXDMA_EL1_Y2R_PARA_YUV_A_0] = 0x19c,
	[OVL_EXDMA_EL1_Y2R_PARA_YUV_A_1] = 0x1a0,
	[OVL_EXDMA_EL1_Y2R_PARA_RGB_A_0] = 0x1a4,
	[OVL_EXDMA_EL1_Y2R_PARA_RGB_A_1] = 0x1a8,
	[OVL_EXDMA_EL2_Y2R_PARA_R0] = 0x1ac,
	[OVL_EXDMA_EL2_Y2R_PARA_R1] = 0x1b0,
	[OVL_EXDMA_EL2_Y2R_PARA_G0] = 0x1b4,
	[OVL_EXDMA_EL2_Y2R_PARA_G1] = 0x1b8,
	[OVL_EXDMA_EL2_Y2R_PARA_B0] = 0x1bc,
	[OVL_EXDMA_EL2_Y2R_PARA_B1] = 0x1c0,
	[OVL_EXDMA_EL2_Y2R_PARA_YUV_A_0] = 0x1c4,
	[OVL_EXDMA_EL2_Y2R_PARA_YUV_A_1] = 0x1c8,
	[OVL_EXDMA_EL2_Y2R_PARA_RGB_A_0] = 0x1cc,
	[OVL_EXDMA_EL2_Y2R_PARA_RGB_A_1] = 0x1d0,
	[OVL_EXDMA_DEBUG_MON_SEL] = 0x1d4,
	[OVL_EXDMA_BLD_EXT2] = 0x1d8,
	[OVL_EXDMA_BLD_EXT] = 0x1dc,
	[OVL_EXDMA_RDMA0_MEM_GMC_SETTING2] = 0x1e0,
	[OVL_EXDMA_RDMA1_MEM_GMC_SETTING2] = 0x1e4,
	[OVL_EXDMA_RDMA2_MEM_GMC_SETTING2] = 0x1e8,
	[OVL_EXDMA_RDMA3_MEM_GMC_SETTING2] = 0x1ec,
	[OVL_EXDMA_RDMA_BURST_CON0] = 0x1F0,
	[OVL_EXDMA_RDMA_BURST_CON1] = 0x1F4,
	[OVL_EXDMA_RDMA_GREQ_NUM] = 0x1F8,
	[OVL_EXDMA_RDMA_GREQ_URG_NUM] = 0x1FC,
	[OVL_EXDMA_DUMMY_REG] = 0x200,
	[OVL_EXDMA_GDRDY_PRD] = 0x208,
	[OVL_EXDMA_RDMA_ULTRA_SRC] = 0x20C,
	[OVL_EXDMA_RDMA0_BUF_LOW] = 0x210,
	[OVL_EXDMA_RDMA1_BUF_LOW] = 0x214,
	[OVL_EXDMA_RDMA2_BUF_LOW] = 0x218,
	[OVL_EXDMA_RDMA3_BUF_LOW] = 0x21C,
	[OVL_EXDMA_RDMA0_BUF_HIGH] = 0x220,
	[OVL_EXDMA_RDMA1_BUF_HIGH] = 0x224,
	[OVL_EXDMA_RDMA2_BUF_HIGH] = 0x228,
	[OVL_EXDMA_RDMA3_BUF_HIGH] = 0x22C,
	[OVL_EXDMA_SMI_DBG] = 0x230,
	[OVL_EXDMA_GREQ_LAYER_CNT] = 0x234,
	[OVL_EXDMA_GDRDY_PRD_NUM] = 0x238,
	[OVL_EXDMA_DEBUG_FLAG] = 0x23C,
	[OVL_EXDMA_FLOW_CTRL_DBG] = 0x240,
	[OVL_EXDMA_ADDCON_DBG] = 0x244,
	[OVL_EXDMA_RDMA0_DBG] = 0x24c,
	[OVL_EXDMA_RDMA1_DBG] = 0x250,
	[OVL_EXDMA_RDMA2_DBG] = 0x254,
	[OVL_EXDMA_RDMA3_DBG] = 0x258,
	[OVL_EXDMA_L0_CLR] = 0x25c,
	[OVL_EXDMA_L1_CLR] = 0x260,
	[OVL_EXDMA_L2_CLR] = 0x264,
	[OVL_EXDMA_L3_CLR] = 0x268,
	[OVL_EXDMA_LC_CLR] = 0x26C,
	[OVL_EXDMA_CRC] = 0x270,
	[OVL_EXDMA_LC_CON] = 0x280,
	[OVL_EXDMA_LC_SRCKEY] = 0x284,
	[OVL_EXDMA_LC_SRC_SIZE] = 0x288,
	[OVL_EXDMA_LC_OFFSET] = 0x28C,
	[OVL_EXDMA_LC_SRC_SEL] = 0x290,
	[OVL_EXDMA_BANK_CON] = 0x29C,
	[OVL_EXDMA_FUNC_DCM0] = 0x2A0,
	[OVL_EXDMA_FUNC_DCM1] = 0x2A4,
	[OVL_EXDMA_DVFS_L0_ROI] = 0x2B0,
	[OVL_EXDMA_DVFS_L1_ROI] = 0x2B4,
	[OVL_EXDMA_DVFS_L2_ROI] = 0x2B8,
	[OVL_EXDMA_DVFS_L3_ROI] = 0x2BC,
	[OVL_EXDMA_DVFS_EL0_ROI] = 0x2C0,
	[OVL_EXDMA_DVFS_EL1_ROI] = 0x2C4,
	[OVL_EXDMA_DVFS_EL2_ROI] = 0x2C8,
	[OVL_EXDMA_CLRFMT_EXT] = 0x2D0,
	[OVL_EXDMA_WCG_CFG0] = 0x2D4,
	[OVL_EXDMA_WCG_CFG1] = 0x2D8,
	[OVL_EXDMA_WCG_CFG2] = 0x2DC,
	[OVL_EXDMA_PQ_LOOP_CON] = 0x2E0,
	[OVL_EXDMA_PQ_OUT_SIZE] = 0x2E4,
	[OVL_EXDMA_PREF_LEAD_CFG0] = REG_NOT_SUPPORT,
	[OVL_EXDMA_DATAPATH_EXT_CON] = 0x324,
	[OVL_EXDMA_EL0_CON2] = 0x330,
	[OVL_EXDMA_EL0_SRCKEY] = 0x334,
	[OVL_EXDMA_EL0_ADDR] = 0xFB0,
	[OVL_EXDMA_EL0_PITCH_MSB] = 0x340,
	[OVL_EXDMA_EL0_PITCH] = 0x344,
	[OVL_EXDMA_EL0_TILE] = 0x348,
	[OVL_EXDMA_EL0_GUSER_EXT] = 0x34c,
	[OVL_EXDMA_EL1_CON2] = 0x350,
	[OVL_EXDMA_EL1_SRCKEY] = 0x354,
	[OVL_EXDMA_EL1_ADDR] = 0xFC0,
	[OVL_EXDMA_EL1_PITCH_MSB] = 0x360,
	[OVL_EXDMA_EL1_PITCH] = 0x364,
	[OVL_EXDMA_EL1_TILE] = 0x368,
	[OVL_EXDMA_EL1_GUSER_EXT] = 0x36c,
	[OVL_EXDMA_EL2_CON2] = 0x370,
	[OVL_EXDMA_EL2_SRCKEY] = 0x374,
	[OVL_EXDMA_EL2_ADDR] = 0xFD0,
	[OVL_EXDMA_EL2_PITCH_MSB] = 0x380,
	[OVL_EXDMA_EL2_PITCH] = 0x384,
	[OVL_EXDMA_EL2_TILE] = 0x388,
	[OVL_EXDMA_EL2_GUSER_EXT] = 0x38c,
	[OVL_EXDMA_EL0_CLR] = 0x390,
	[OVL_EXDMA_EL1_CLR] = 0x394,
	[OVL_EXDMA_EL2_CLR] = 0x398,
	[OVL_EXDMA_SBCH] = 0x3A0,
	[OVL_EXDMA_SBCH_EXT] = 0x3A4,
	[OVL_EXDMA_SBCH_STS] = 0x3A8,
	[OVL_EXDMA_SBCH_L0_STS_LSB] = 0x3B0,
	[OVL_EXDMA_SBCH_L0_STS_MSB] = 0x3B4,
	[OVL_EXDMA_SBCH_L1_STS_LSB] = 0x3B8,
	[OVL_EXDMA_SBCH_L1_STS_MSB] = 0x3BC,
	[OVL_EXDMA_SBCH_L2_STS_LSB] = 0x3C0,
	[OVL_EXDMA_SBCH_L2_STS_MSB] = 0x3C4,
	[OVL_EXDMA_SBCH_L3_STS_LSB] = 0x3C8,
	[OVL_EXDMA_SBCH_L3_STS_MSB] = 0x3CC,
	[OVL_EXDMA_MBIST_BSEL] = 0x3FC,
	[OVL_EXDMA_L0_R2R_PARA_R0] = 0x500,
	[OVL_EXDMA_L0_R2R_PARA_R1] = 0x504,
	[OVL_EXDMA_L0_R2R_PARA_R2] = 0x508,
	[OVL_EXDMA_L0_R2R_PARA_G0] = 0x50C,
	[OVL_EXDMA_L0_R2R_PARA_G1] = 0x510,
	[OVL_EXDMA_L0_R2R_PARA_G2] = 0x514,
	[OVL_EXDMA_L0_R2R_PARA_B0] = 0x518,
	[OVL_EXDMA_L0_R2R_PARA_B1] = 0x51C,
	[OVL_EXDMA_L0_R2R_PARA_B2] = 0x520,
	[OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_0] = 0x524,
	[OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_1] = 0x528,
	[OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_2] = 0x52C,
	[OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_0] = 0x530,
	[OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_1] = 0x534,
	[OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_2] = 0x538,
	[OVL_EXDMA_L1_R2R_PARA_R0] = 0x540,
	[OVL_EXDMA_L1_R2R_PARA_R1] = 0x544,
	[OVL_EXDMA_L1_R2R_PARA_R2] = 0x548,
	[OVL_EXDMA_L1_R2R_PARA_G0] = 0x54C,
	[OVL_EXDMA_L1_R2R_PARA_G1] = 0x550,
	[OVL_EXDMA_L1_R2R_PARA_G2] = 0x554,
	[OVL_EXDMA_L1_R2R_PARA_B0] = 0x558,
	[OVL_EXDMA_L1_R2R_PARA_B1] = 0x55C,
	[OVL_EXDMA_L1_R2R_PARA_B2] = 0x560,
	[OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_0] = 0x564,
	[OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_1] = 0x568,
	[OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_2] = 0x56C,
	[OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_0] = 0x570,
	[OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_1] = 0x574,
	[OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_2] = 0x578,
	[OVL_EXDMA_L2_R2R_PARA_R0] = 0x580,
	[OVL_EXDMA_L2_R2R_PARA_R1] = 0x584,
	[OVL_EXDMA_L2_R2R_PARA_R2] = 0x588,
	[OVL_EXDMA_L2_R2R_PARA_G0] = 0x58C,
	[OVL_EXDMA_L2_R2R_PARA_G1] = 0x590,
	[OVL_EXDMA_L2_R2R_PARA_G2] = 0x594,
	[OVL_EXDMA_L2_R2R_PARA_B0] = 0x598,
	[OVL_EXDMA_L2_R2R_PARA_B1] = 0x59C,
	[OVL_EXDMA_L2_R2R_PARA_B2] = 0x5A0,
	[OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_0] = 0x5A4,
	[OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_1] = 0x5A8,
	[OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_2] = 0x5AC,
	[OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_0] = 0x5B0,
	[OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_1] = 0x5B4,
	[OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_2] = 0x5B8,
	[OVL_EXDMA_L3_R2R_PARA_R0] = 0x5C0,
	[OVL_EXDMA_L3_R2R_PARA_R1] = 0x5C4,
	[OVL_EXDMA_L3_R2R_PARA_R2] = 0x5C8,
	[OVL_EXDMA_L3_R2R_PARA_G0] = 0x5CC,
	[OVL_EXDMA_L3_R2R_PARA_G1] = 0x5D0,
	[OVL_EXDMA_L3_R2R_PARA_G2] = 0x5D4,
	[OVL_EXDMA_L3_R2R_PARA_B0] = 0x5D8,
	[OVL_EXDMA_L3_R2R_PARA_B1] = 0x5DC,
	[OVL_EXDMA_L3_R2R_PARA_B2] = 0x5E0,
	[OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_0] = 0x5E4,
	[OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_1] = 0x5E8,
	[OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_2] = 0x5EC,
	[OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_0] = 0x5F0,
	[OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_1] = 0x5F4,
	[OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_2] = 0x5F8,
	[OVL_EXDMA_EL0_R2R_PARA_R0] = 0x600,
	[OVL_EXDMA_EL0_R2R_PARA_R1] = 0x604,
	[OVL_EXDMA_EL0_R2R_PARA_R2] = 0x608,
	[OVL_EXDMA_EL0_R2R_PARA_G0] = 0x60C,
	[OVL_EXDMA_EL0_R2R_PARA_G1] = 0x610,
	[OVL_EXDMA_EL0_R2R_PARA_G2] = 0x614,
	[OVL_EXDMA_EL0_R2R_PARA_B0] = 0x618,
	[OVL_EXDMA_EL0_R2R_PARA_B1] = 0x61C,
	[OVL_EXDMA_EL0_R2R_PARA_B2] = 0x620,
	[OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_0] = 0x624,
	[OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_1] = 0x628,
	[OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_2] = 0x62C,
	[OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_0] = 0x630,
	[OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_1] = 0x634,
	[OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_2] = 0x638,
	[OVL_EXDMA_EL1_R2R_PARA_R0] = 0x640,
	[OVL_EXDMA_EL1_R2R_PARA_R1] = 0x644,
	[OVL_EXDMA_EL1_R2R_PARA_R2] = 0x648,
	[OVL_EXDMA_EL1_R2R_PARA_G0] = 0x64C,
	[OVL_EXDMA_EL1_R2R_PARA_G1] = 0x650,
	[OVL_EXDMA_EL1_R2R_PARA_G2] = 0x654,
	[OVL_EXDMA_EL1_R2R_PARA_B0] = 0x658,
	[OVL_EXDMA_EL1_R2R_PARA_B1] = 0x65C,
	[OVL_EXDMA_EL1_R2R_PARA_B2] = 0x660,
	[OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_0] = 0x664,
	[OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_1] = 0x668,
	[OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_2] = 0x66C,
	[OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_0] = 0x670,
	[OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_1] = 0x674,
	[OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_2] = 0x678,
	[OVL_EXDMA_EL2_R2R_PARA_R0] = 0x680,
	[OVL_EXDMA_EL2_R2R_PARA_R1] = 0x684,
	[OVL_EXDMA_EL2_R2R_PARA_R2] = 0x688,
	[OVL_EXDMA_EL2_R2R_PARA_G0] = 0x68C,
	[OVL_EXDMA_EL2_R2R_PARA_G1] = 0x690,
	[OVL_EXDMA_EL2_R2R_PARA_G2] = 0x694,
	[OVL_EXDMA_EL2_R2R_PARA_B0] = 0x698,
	[OVL_EXDMA_EL2_R2R_PARA_B1] = 0x69C,
	[OVL_EXDMA_EL2_R2R_PARA_B2] = 0x6A0,
	[OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_0] = 0x6A4,
	[OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_1] = 0x6A8,
	[OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_2] = 0x6AC,
	[OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_0] = 0x6B0,
	[OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_1] = 0x6B4,
	[OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_2] = 0x6B8,
	[OVL_EXDMA_LC_R2R_PARA_R0] = 0x6C0,
	[OVL_EXDMA_LC_R2R_PARA_R1] = 0x6C4,
	[OVL_EXDMA_LC_R2R_PARA_R2] = 0x6C8,
	[OVL_EXDMA_LC_R2R_PARA_G0] = 0x6CC,
	[OVL_EXDMA_LC_R2R_PARA_G1] = 0x6D0,
	[OVL_EXDMA_LC_R2R_PARA_G2] = 0x6D4,
	[OVL_EXDMA_LC_R2R_PARA_B0] = 0x6D8,
	[OVL_EXDMA_LC_R2R_PARA_B1] = 0x6DC,
	[OVL_EXDMA_LC_R2R_PARA_B2] = 0x6E0,
	[OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_0] = 0x6E4,
	[OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_1] = 0x6E8,
	[OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_2] = 0x6EC,
	[OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_0] = 0x6F0,
	[OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_1] = 0x6F4,
	[OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_2] = 0x6F8,
	[OVL_EXDMA_OUT_R2R_PARA_R0] = 0x700,
	[OVL_EXDMA_OUT_R2R_PARA_R1] = 0x704,
	[OVL_EXDMA_OUT_R2R_PARA_R2] = 0x708,
	[OVL_EXDMA_OUT_R2R_PARA_G0] = 0x70C,
	[OVL_EXDMA_OUT_R2R_PARA_G1] = 0x710,
	[OVL_EXDMA_OUT_R2R_PARA_G2] = 0x714,
	[OVL_EXDMA_OUT_R2R_PARA_B0] = 0x718,
	[OVL_EXDMA_OUT_R2R_PARA_B1] = 0x71C,
	[OVL_EXDMA_OUT_R2R_PARA_B2] = 0x720,
	[OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_0] = 0x724,
	[OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_1] = 0x728,
	[OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_2] = 0x72C,
	[OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_0] = 0x730,
	[OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_1] = 0x734,
	[OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_2] = 0x738,
	[OVL_EXDMA_ROI_TIMING_0] = 0x740,
	[OVL_EXDMA_ROI_TIMING_2] = 0x744,
	[OVL_EXDMA_ROI_TIMING_4] = 0x748,
	[OVL_EXDMA_ROI_TIMING_6] = 0x74C,
	[OVL_EXDMA_INTEN_2ND] = 0x750,
	[OVL_EXDMA_INTSTA_2ND] = 0x754,
	[OVL_EXDMA_OVLDTH_CTRL] = 0x760,
	[OVL_EXDMA_OVLBN_CTRL0] = 0x764,
	[OVL_EXDMA_OVLBN_CTRL1] = 0x768,
	[OVL_EXDMA_OVLBN_CTRL2] = 0x76C,
	[OVL_EXDMA_OVLBN_CTRL3] = 0x770,
	[OVL_EXDMA_OVLBN_CTRL4] = 0x774,
	[OVL_EXDMA_OVLBN_CTRL5] = 0x778,
	[OVL_EXDMA_OVLBN_CTRL6] = 0x77C,
	[OVL_EXDMA_OVLBN_CTRL7] = 0x780,
	[OVL_EXDMA_OVLBN_CTRL8] = 0x784,
	[OVL_EXDMA_OVLBN_CTRL9] = 0x788,
	[OVL_EXDMA_OVLBN_CTRL10] = 0x78C,
	[OVL_EXDMA_OVLBN_CTRL11] = 0x790,
	[OVL_EXDMA_OVLBN_CTRL12] = 0x794,
	[OVL_EXDMA_FBDC_CFG0] = 0x800,
	[OVL_EXDMA_FBDC_CFG1] = 0x804,
	[OVL_EXDMA_FBDC_CFG2] = 0x808,
	[OVL_EXDMA_L0_FBDC_CNST_CLR0] = 0x810,
	[OVL_EXDMA_L0_FBDC_CNST_CLR1] = 0x814,
	[OVL_EXDMA_L1_FBDC_CNST_CLR0] = 0x818,
	[OVL_EXDMA_L1_FBDC_CNST_CLR1] = 0x81C,
	[OVL_EXDMA_L2_FBDC_CNST_CLR0] = 0x820,
	[OVL_EXDMA_L2_FBDC_CNST_CLR1] = 0x824,
	[OVL_EXDMA_L3_FBDC_CNST_CLR0] = 0x828,
	[OVL_EXDMA_L3_FBDC_CNST_CLR1] = 0x82C,
	[OVL_EXDMA_EL0_FBDC_CNST_CLR0] = 0x830,
	[OVL_EXDMA_EL0_FBDC_CNST_CLR1] = 0x834,
	[OVL_EXDMA_EL1_FBDC_CNST_CLR0] = 0x838,
	[OVL_EXDMA_EL1_FBDC_CNST_CLR1] = 0x83C,
	[OVL_EXDMA_EL2_FBDC_CNST_CLR0] = 0x840,
	[OVL_EXDMA_EL2_FBDC_CNST_CLR1] = 0x844,
	[OVL_EXDMA_L0_SYSRAM_CFG] = 0x880,
	[OVL_EXDMA_L0_BUF0_ADDR] = 0x884,
	[OVL_EXDMA_L0_BUF1_ADDR] = 0x888,
	[OVL_EXDMA_L1_SYSRAM_CFG] = 0x890,
	[OVL_EXDMA_L1_BUF0_ADDR] = 0x894,
	[OVL_EXDMA_L1_BUF1_ADDR] = 0x898,
	[OVL_EXDMA_L2_SYSRAM_CFG] = 0x8A0,
	[OVL_EXDMA_L2_BUF0_ADDR] = 0x8A4,
	[OVL_EXDMA_L2_BUF1_ADDR] = 0x8A8,
	[OVL_EXDMA_L3_SYSRAM_CFG] = 0x8B0,
	[OVL_EXDMA_L3_BUF0_ADDR] = 0x8B4,
	[OVL_EXDMA_L3_BUF1_ADDR] = 0x8B8,
	[OVL_EXDMA_EL0_SYSRAM_CFG] = 0x8C0,
	[OVL_EXDMA_EL0_BUF0_ADDR] = 0x8C4,
	[OVL_EXDMA_EL0_BUF1_ADDR] = 0x8C8,
	[OVL_EXDMA_EL1_SYSRAM_CFG] = 0x8D0,
	[OVL_EXDMA_EL1_BUF0_ADDR] = 0x8D4,
	[OVL_EXDMA_EL1_BUF1_ADDR] = 0x8D8,
	[OVL_EXDMA_EL2_SYSRAM_CFG] = 0x8E0,
	[OVL_EXDMA_EL2_BUF0_ADDR] = 0x8E4,
	[OVL_EXDMA_EL2_BUF1_ADDR] = 0x8E8,
	[OVL_EXDMA_SMI_2ND_CFG] = 0x8F0,
	[OVL_EXDMA_L0_BUF0_CNT] = 0x900,
	[OVL_EXDMA_L0_BUF1_CNT] = 0x904,
	[OVL_EXDMA_L1_BUF0_CNT] = 0x908,
	[OVL_EXDMA_L1_BUF1_CNT] = 0x90C,
	[OVL_EXDMA_L2_BUF0_CNT] = 0x910,
	[OVL_EXDMA_L2_BUF1_CNT] = 0x914,
	[OVL_EXDMA_L3_BUF0_CNT] = 0x918,
	[OVL_EXDMA_L3_BUF1_CNT] = 0x91C,
	[OVL_EXDMA_EL0_BUF0_CNT] = 0x920,
	[OVL_EXDMA_EL0_BUF1_CNT] = 0x924,
	[OVL_EXDMA_EL1_BUF0_CNT] = 0x928,
	[OVL_EXDMA_EL1_BUF1_CNT] = 0x92C,
	[OVL_EXDMA_EL2_BUF0_CNT] = 0x930,
	[OVL_EXDMA_EL2_BUF1_CNT] = 0x934,
	[OVL_EXDMA_SYSRAM_CNT_TH] = 0x938,
	[OVL_EXDMA_L0_BURST_ACC] = 0x940,
	[OVL_EXDMA_L1_BURST_ACC] = 0x944,
	[OVL_EXDMA_L2_BURST_ACC] = 0x948,
	[OVL_EXDMA_L3_BURST_ACC] = 0x94C,
	[OVL_EXDMA_EL0_BURST_ACC] = 0x950,
	[OVL_EXDMA_EL1_BURST_ACC] = 0x954,
	[OVL_EXDMA_EL2_BURST_ACC] = 0x958,
	[OVL_EXDMA_L0_BURST_ACC_WIN_MAX] = 0x960,
	[OVL_EXDMA_L1_BURST_ACC_WIN_MAX] = 0x964,
	[OVL_EXDMA_L2_BURST_ACC_WIN_MAX] = 0x968,
	[OVL_EXDMA_L3_BURST_ACC_WIN_MAX] = 0x96C,
	[OVL_EXDMA_EL0_BURST_ACC_WIN_MAX] = 0x970,
	[OVL_EXDMA_EL1_BURST_ACC_WIN_MAX] = 0x974,
	[OVL_EXDMA_EL2_BURST_ACC_WIN_MAX] = 0x978,
	[OVL_EXDMA_BURST_MON_CFG] = 0x97C,
	[OVL_EXDMA_RDMA0_PURE_FRAME_MON0] = 0xA10,
	[OVL_EXDMA_RDMA0_PURE_FRAME_MON1] = 0xA14,
	[OVL_EXDMA_RDMA1_PURE_FRAME_MON0] = 0xA18,
	[OVL_EXDMA_RDMA1_PURE_FRAME_MON1] = 0xA1C,
	[OVL_EXDMA_RDMA2_PURE_FRAME_MON0] = 0xA20,
	[OVL_EXDMA_RDMA2_PURE_FRAME_MON1] = 0xA24,
	[OVL_EXDMA_RDMA3_PURE_FRAME_MON0] = 0xA28,
	[OVL_EXDMA_RDMA3_PURE_FRAME_MON1] = 0xA2C,
	[OVL_EXDMA_EL0_PURE_FRAME_MON0] = 0xA30,
	[OVL_EXDMA_EL0_PURE_FRAME_MON1] = 0xA34,
	[OVL_EXDMA_EL1_PURE_FRAME_MON0] = 0xA38,
	[OVL_EXDMA_EL1_PURE_FRAME_MON1] = 0xA3C,
	[OVL_EXDMA_EL2_PURE_FRAME_MON0] = 0xA40,
	[OVL_EXDMA_EL2_PURE_FRAME_MON1] = 0xA44,
	[OVL_EXDMA_STASH_CFG0] = 0xAE0,
	[OVL_EXDMA_STASH_CFG1] = 0xAE4,
	[OVL_EXDMA_STASH_CFG2] = 0xAE8,
	[OVL_EXDMA_STASH_STALL_CFG0] = REG_NOT_SUPPORT,
	[OVL_EXDMA_STASH_STALL_CFG1] = REG_NOT_SUPPORT,
	[OVL_EXDMA_STASH_STALL_CFG2] = REG_NOT_SUPPORT,
	[OVL_EXDMA_STASH_STALL_CFG3] = REG_NOT_SUPPORT,
	[OVL_EXDMA_RDMA0_SPECULA_SEL] = 0xB00,
	[OVL_EXDMA_DDREN_CFG] = 0xB04,
	[OVL_EXDMA_SECURE_MISC] = 0xF00,
	[OVL_EXDMA_L0_HDR_ADDR] = 0xF44,
	[OVL_EXDMA_L0_HDR_PITCH] = 0xF48,
	[OVL_EXDMA_L0_ADDR_MSB] = 0xF4C,
	[OVL_EXDMA_L1_HDR_ADDR] = 0xF64,
	[OVL_EXDMA_L1_HDR_PITCH] = 0xF68,
	[OVL_EXDMA_L1_ADDR_MSB] = 0xF6C,
	[OVL_EXDMA_L2_HDR_ADDR] = 0xF84,
	[OVL_EXDMA_L2_HDR_PITCH] = 0xF88,
	[OVL_EXDMA_L2_ADDR_MSB] = 0xF8C,
	[OVL_EXDMA_L3_HDR_ADDR] = 0xFA4,
	[OVL_EXDMA_L3_HDR_PITCH] = 0xFA8,
	[OVL_EXDMA_L3_ADDR_MSB] = 0xFAC,
	[OVL_EXDMA_EL0_HDR_ADDR] = 0xFB4,
	[OVL_EXDMA_EL0_HDR_PITCH] = 0xFB8,
	[OVL_EXDMA_EL0_ADDR_MSB] = 0xFBC,
	[OVL_EXDMA_EL1_HDR_ADDR] = 0xFC4,
	[OVL_EXDMA_EL1_HDR_PITCH] = 0xFC8,
	[OVL_EXDMA_EL1_ADDR_MSB] = 0xFCC,
	[OVL_EXDMA_EL2_HDR_ADDR] = 0xFD4,
	[OVL_EXDMA_EL2_HDR_PITCH] = 0xFD8,
	[OVL_EXDMA_EL2_ADDR_MSB] = 0xFDC,
	[OVL_EXDMA_SECURE] = 0xFE0,
	[OVL_EXDMA_DOMAIN] = 0xFE4,
	[OVL_EXDMA_DOMAIN_EXT] = 0xFE8,
	[OVL_EXDMA_SECURITY_DIS] = 0xFEC,
	[OVL_EXDMA_MOUT] = 0xFF0,
	[OVL_EXDMA_SHARED_SRAM] = 0XFF4,
	[OVL_EXDMA_UNDO_ALPHA] = 0xFF8,
	[OVL_EXDMA_UNDO_ALPHA_OFFSET] = 0xFFC,

};

/* mt6993 */
static const u16 ovl_exdma_regs_mt6993[OVL_EXDMA_REG_TOTAL] = {
	[OVL_EXDMA_STA] = 0x000,
	[OVL_EXDMA_INTEN] = 0x004,
	[OVL_EXDMA_INTSTA] = 0x008,
	[OVL_EXDMA_EN_CON] = 0x00C,
	[OVL_EXDMA_TRIG] = 0x010,
	[OVL_EXDMA_DATAPATH_CON] = 0x014,
	[OVL_EXDMA_ROI_BGCLR] = 0x018,
	[OVL_EXDMA_EN] = 0x020,
	[OVL_EXDMA_RST] = 0x024,
	[OVL_EXDMA_SHADOW_CTRL] = 0x028,
	[OVL_EXDMA_SRC_CON] = 0x02C,
	[OVL_EXDMA_ROI_SIZE] = 0x030,
	[OVL_EXDMA_L0_EN] = 0x040,
	[OVL_EXDMA_L0_OFFSET] = 0x044,
	[OVL_EXDMA_L0_SRC_SIZE] = 0x048,
	[OVL_EXDMA_L0_CLIP] = 0x04C,
	[OVL_EXDMA_L0_CLRFMT] = 0x050,
	[OVL_EXDMA_L0_CON] = 0x054,
	[OVL_EXDMA_EL0_EN] = 0x070,
	[OVL_EXDMA_EL0_OFFSET] = 0x074,
	[OVL_EXDMA_EL0_SRC_SIZE] = 0x078,
	[OVL_EXDMA_EL0_CLIP] = 0x07c,
	[OVL_EXDMA_EL0_CLRFMT] = 0x080,
	[OVL_EXDMA_EL0_CON] = 0x084,
	[OVL_EXDMA_EL1_EN] = 0x0a0,
	[OVL_EXDMA_EL1_OFFSET] = 0x0a4,
	[OVL_EXDMA_EL1_SRC_SIZE] = 0x0a8,
	[OVL_EXDMA_EL1_CLIP] = 0x0ac,
	[OVL_EXDMA_EL1_CLRFMT] = 0x0b0,
	[OVL_EXDMA_EL1_CON] = 0x0b4,
	[OVL_EXDMA_EL2_EN] = 0x0d0,
	[OVL_EXDMA_EL2_OFFSET] = 0x0d4,
	[OVL_EXDMA_EL2_SRC_SIZE] = 0x0d8,
	[OVL_EXDMA_EL2_CLIP] = 0x0dc,
	[OVL_EXDMA_EL2_CLRFMT] = 0x0e0,
	[OVL_EXDMA_EL2_CON] = 0x0e4,
	[OVL_EXDMA_L0_ADDR] = 0xF40,
	[OVL_EXDMA_L0_SRCKEY] = 0x2ec,
	[OVL_EXDMA_L0_PITCH_MSB] = 0x2f0,
	[OVL_EXDMA_L0_PITCH] = 0x2f4,
	[OVL_EXDMA_L0_TILE] = 0x2f8,
	[OVL_EXDMA_L0_GUSER_EXT] = 0x2fc,
	[OVL_EXDMA_L0_CON2] = 0x300,
	[OVL_EXDMA_RDMA0_CTRL] = 0x100,
	[OVL_EXDMA_RDMA0_MEM_GMC_SETTING1] = 0x108,
	[OVL_EXDMA_RDMA0_MEM_SLOW_CON] = 0x10c,
	[OVL_EXDMA_RDMA0_FIFO_CTRL] = 0x110,
	[OVL_EXDMA_RDMA1_CTRL] = 0x120,
	[OVL_EXDMA_RDMA1_MEM_GMC_SETTING1] = 0x124,
	[OVL_EXDMA_RDMA1_MEM_SLOW_CON] = 0x12c,
	[OVL_EXDMA_RDMA1_FIFO_CTRL] = 0x130,
	[OVL_EXDMA_L0_Y2R_PARA_R0] = 0x134,
	[OVL_EXDMA_L0_Y2R_PARA_R1] = 0x138,
	[OVL_EXDMA_L0_Y2R_PARA_G0] = 0x13c,
	[OVL_EXDMA_L0_Y2R_PARA_G1] = 0x140,
	[OVL_EXDMA_L0_Y2R_PARA_B0] = 0x144,
	[OVL_EXDMA_L0_Y2R_PARA_B1] = 0x148,
	[OVL_EXDMA_L0_Y2R_PARA_YUV_A_0] = 0x14c,
	[OVL_EXDMA_L0_Y2R_PARA_YUV_A_1] = 0x150,
	[OVL_EXDMA_L0_Y2R_PARA_RGB_A_0] = 0x154,
	[OVL_EXDMA_L0_Y2R_PARA_RGB_A_1] = 0x158,
	[OVL_EXDMA_EL0_Y2R_PARA_R0] = 0x15c,
	[OVL_EXDMA_EL0_Y2R_PARA_R1] = 0x160,
	[OVL_EXDMA_EL0_Y2R_PARA_G0] = 0x164,
	[OVL_EXDMA_EL0_Y2R_PARA_G1] = 0x168,
	[OVL_EXDMA_EL0_Y2R_PARA_B0] = 0x16c,
	[OVL_EXDMA_EL0_Y2R_PARA_B1] = 0x170,
	[OVL_EXDMA_EL0_Y2R_PARA_YUV_A_0] = 0x174,
	[OVL_EXDMA_EL0_Y2R_PARA_YUV_A_1] = 0x178,
	[OVL_EXDMA_EL0_Y2R_PARA_RGB_A_0] = 0x17c,
	[OVL_EXDMA_EL0_Y2R_PARA_RGB_A_1] = 0x180,
	[OVL_EXDMA_EL1_Y2R_PARA_R0] = 0x184,
	[OVL_EXDMA_EL1_Y2R_PARA_R1] = 0x188,
	[OVL_EXDMA_EL1_Y2R_PARA_G0] = 0x18c,
	[OVL_EXDMA_EL1_Y2R_PARA_G1] = 0x190,
	[OVL_EXDMA_EL1_Y2R_PARA_B0] = 0x194,
	[OVL_EXDMA_EL1_Y2R_PARA_B1] = 0x198,
	[OVL_EXDMA_EL1_Y2R_PARA_YUV_A_0] = 0x19c,
	[OVL_EXDMA_EL1_Y2R_PARA_YUV_A_1] = 0x1a0,
	[OVL_EXDMA_EL1_Y2R_PARA_RGB_A_0] = 0x1a4,
	[OVL_EXDMA_EL1_Y2R_PARA_RGB_A_1] = 0x1a8,
	[OVL_EXDMA_EL2_Y2R_PARA_R0] = 0x1ac,
	[OVL_EXDMA_EL2_Y2R_PARA_R1] = 0x1b0,
	[OVL_EXDMA_EL2_Y2R_PARA_G0] = 0x1b4,
	[OVL_EXDMA_EL2_Y2R_PARA_G1] = 0x1b8,
	[OVL_EXDMA_EL2_Y2R_PARA_B0] = 0x1bc,
	[OVL_EXDMA_EL2_Y2R_PARA_B1] = 0x1c0,
	[OVL_EXDMA_EL2_Y2R_PARA_YUV_A_0] = 0x1c4,
	[OVL_EXDMA_EL2_Y2R_PARA_YUV_A_1] = 0x1c8,
	[OVL_EXDMA_EL2_Y2R_PARA_RGB_A_0] = 0x1cc,
	[OVL_EXDMA_EL2_Y2R_PARA_RGB_A_1] = 0x1d0,
	[OVL_EXDMA_DEBUG_MON_SEL] = 0x1d4,
	[OVL_EXDMA_BLD_EXT2] = 0x1d8,
	[OVL_EXDMA_BLD_EXT] = 0x1dc,
	[OVL_EXDMA_RDMA0_MEM_GMC_SETTING2] = 0x1e0,
	[OVL_EXDMA_RDMA1_MEM_GMC_SETTING2] = 0x1e4,
	[OVL_EXDMA_RDMA2_MEM_GMC_SETTING2] = 0x1e8,
	[OVL_EXDMA_RDMA3_MEM_GMC_SETTING2] = 0x1ec,
	[OVL_EXDMA_RDMA_BURST_CON0] = 0x1F0,
	[OVL_EXDMA_RDMA_BURST_CON1] = 0x1F4,
	[OVL_EXDMA_RDMA_GREQ_NUM] = 0x1F8,
	[OVL_EXDMA_RDMA_GREQ_URG_NUM] = 0x1FC,
	[OVL_EXDMA_DUMMY_REG] = 0x200,
	[OVL_EXDMA_GDRDY_PRD] = 0x208,
	[OVL_EXDMA_RDMA_ULTRA_SRC] = 0x20C,
	[OVL_EXDMA_RDMA0_BUF_LOW] = 0x210,
	[OVL_EXDMA_RDMA1_BUF_LOW] = 0x214,
	[OVL_EXDMA_RDMA2_BUF_LOW] = 0x218,
	[OVL_EXDMA_RDMA3_BUF_LOW] = 0x21C,
	[OVL_EXDMA_RDMA0_BUF_HIGH] = 0x220,
	[OVL_EXDMA_RDMA1_BUF_HIGH] = 0x224,
	[OVL_EXDMA_RDMA2_BUF_HIGH] = 0x228,
	[OVL_EXDMA_RDMA3_BUF_HIGH] = 0x22C,
	[OVL_EXDMA_SMI_DBG] = 0x230,
	[OVL_EXDMA_GREQ_LAYER_CNT] = 0x234,
	[OVL_EXDMA_GDRDY_PRD_NUM] = 0x238,
	[OVL_EXDMA_DEBUG_FLAG] = 0x23C,
	[OVL_EXDMA_FLOW_CTRL_DBG] = 0x240,
	[OVL_EXDMA_ADDCON_DBG] = 0x244,
	[OVL_EXDMA_RDMA0_DBG] = 0x24c,
	[OVL_EXDMA_RDMA1_DBG] = 0x250,
	[OVL_EXDMA_RDMA2_DBG] = 0x254,
	[OVL_EXDMA_RDMA3_DBG] = 0x258,
	[OVL_EXDMA_L0_CLR] = 0x25c,
	[OVL_EXDMA_L1_CLR] = 0x260,
	[OVL_EXDMA_L2_CLR] = 0x264,
	[OVL_EXDMA_L3_CLR] = 0x268,
	[OVL_EXDMA_LC_CLR] = 0x26C,
	[OVL_EXDMA_CRC] = 0x270,
	[OVL_EXDMA_LC_CON] = 0x280,
	[OVL_EXDMA_LC_SRCKEY] = 0x284,
	[OVL_EXDMA_LC_SRC_SIZE] = 0x288,
	[OVL_EXDMA_LC_OFFSET] = 0x28C,
	[OVL_EXDMA_LC_SRC_SEL] = 0x290,
	[OVL_EXDMA_BANK_CON] = 0x29C,
	[OVL_EXDMA_FUNC_DCM0] = 0x2A0,
	[OVL_EXDMA_FUNC_DCM1] = 0x2A4,
	[OVL_EXDMA_DVFS_L0_ROI] = 0x2B0,
	[OVL_EXDMA_DVFS_L1_ROI] = 0x2B4,
	[OVL_EXDMA_DVFS_L2_ROI] = 0x2B8,
	[OVL_EXDMA_DVFS_L3_ROI] = 0x2BC,
	[OVL_EXDMA_DVFS_EL0_ROI] = 0x2C0,
	[OVL_EXDMA_DVFS_EL1_ROI] = 0x2C4,
	[OVL_EXDMA_DVFS_EL2_ROI] = 0x2C8,
	[OVL_EXDMA_CLRFMT_EXT] = 0x2D0,
	[OVL_EXDMA_WCG_CFG0] = 0x2D4,
	[OVL_EXDMA_WCG_CFG1] = 0x2D8,
	[OVL_EXDMA_WCG_CFG2] = 0x2DC,
	[OVL_EXDMA_PQ_LOOP_CON] = 0x2E0,
	[OVL_EXDMA_PQ_OUT_SIZE] = 0x2E4,
	[OVL_EXDMA_PREF_LEAD_CFG0] = 0x30C,
	[OVL_EXDMA_DATAPATH_EXT_CON] = 0x324,
	[OVL_EXDMA_EL0_CON2] = 0x330,
	[OVL_EXDMA_EL0_SRCKEY] = 0x334,
	[OVL_EXDMA_EL0_ADDR] = 0xFB0,
	[OVL_EXDMA_EL0_PITCH_MSB] = 0x340,
	[OVL_EXDMA_EL0_PITCH] = 0x344,
	[OVL_EXDMA_EL0_TILE] = 0x348,
	[OVL_EXDMA_EL0_GUSER_EXT] = 0x34c,
	[OVL_EXDMA_EL1_CON2] = 0x350,
	[OVL_EXDMA_EL1_SRCKEY] = 0x354,
	[OVL_EXDMA_EL1_ADDR] = 0xFC0,
	[OVL_EXDMA_EL1_PITCH_MSB] = 0x360,
	[OVL_EXDMA_EL1_PITCH] = 0x364,
	[OVL_EXDMA_EL1_TILE] = 0x368,
	[OVL_EXDMA_EL1_GUSER_EXT] = 0x36c,
	[OVL_EXDMA_EL2_CON2] = 0x370,
	[OVL_EXDMA_EL2_SRCKEY] = 0x374,
	[OVL_EXDMA_EL2_ADDR] = 0xFD0,
	[OVL_EXDMA_EL2_PITCH_MSB] = 0x380,
	[OVL_EXDMA_EL2_PITCH] = 0x384,
	[OVL_EXDMA_EL2_TILE] = 0x388,
	[OVL_EXDMA_EL2_GUSER_EXT] = 0x38c,
	[OVL_EXDMA_EL0_CLR] = 0x390,
	[OVL_EXDMA_EL1_CLR] = 0x394,
	[OVL_EXDMA_EL2_CLR] = 0x398,
	[OVL_EXDMA_SBCH] = 0x3A0,
	[OVL_EXDMA_SBCH_EXT] = 0x3A4,
	[OVL_EXDMA_SBCH_STS] = 0x3A8,
	[OVL_EXDMA_SBCH_L0_STS_LSB] = 0x3B0,
	[OVL_EXDMA_SBCH_L0_STS_MSB] = 0x3B4,
	[OVL_EXDMA_SBCH_L1_STS_LSB] = 0x3B8,
	[OVL_EXDMA_SBCH_L1_STS_MSB] = 0x3BC,
	[OVL_EXDMA_SBCH_L2_STS_LSB] = 0x3C0,
	[OVL_EXDMA_SBCH_L2_STS_MSB] = 0x3C4,
	[OVL_EXDMA_SBCH_L3_STS_LSB] = 0x3C8,
	[OVL_EXDMA_SBCH_L3_STS_MSB] = 0x3CC,
	[OVL_EXDMA_MBIST_BSEL] = 0x3FC,
	[OVL_EXDMA_L0_R2R_PARA_R0] = 0x500,
	[OVL_EXDMA_L0_R2R_PARA_R1] = 0x504,
	[OVL_EXDMA_L0_R2R_PARA_R2] = 0x508,
	[OVL_EXDMA_L0_R2R_PARA_G0] = 0x50C,
	[OVL_EXDMA_L0_R2R_PARA_G1] = 0x510,
	[OVL_EXDMA_L0_R2R_PARA_G2] = 0x514,
	[OVL_EXDMA_L0_R2R_PARA_B0] = 0x518,
	[OVL_EXDMA_L0_R2R_PARA_B1] = 0x51C,
	[OVL_EXDMA_L0_R2R_PARA_B2] = 0x520,
	[OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_0] = 0x524,
	[OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_1] = 0x528,
	[OVL_EXDMA_L0_R2R_PARA_PRE_RGB_A_2] = 0x52C,
	[OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_0] = 0x530,
	[OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_1] = 0x534,
	[OVL_EXDMA_L0_R2R_PARA_POST_RGB_A_2] = 0x538,
	[OVL_EXDMA_L1_R2R_PARA_R0] = 0x540,
	[OVL_EXDMA_L1_R2R_PARA_R1] = 0x544,
	[OVL_EXDMA_L1_R2R_PARA_R2] = 0x548,
	[OVL_EXDMA_L1_R2R_PARA_G0] = 0x54C,
	[OVL_EXDMA_L1_R2R_PARA_G1] = 0x550,
	[OVL_EXDMA_L1_R2R_PARA_G2] = 0x554,
	[OVL_EXDMA_L1_R2R_PARA_B0] = 0x558,
	[OVL_EXDMA_L1_R2R_PARA_B1] = 0x55C,
	[OVL_EXDMA_L1_R2R_PARA_B2] = 0x560,
	[OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_0] = 0x564,
	[OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_1] = 0x568,
	[OVL_EXDMA_L1_R2R_PARA_PRE_RGB_A_2] = 0x56C,
	[OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_0] = 0x570,
	[OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_1] = 0x574,
	[OVL_EXDMA_L1_R2R_PARA_POST_RGB_A_2] = 0x578,
	[OVL_EXDMA_L2_R2R_PARA_R0] = 0x580,
	[OVL_EXDMA_L2_R2R_PARA_R1] = 0x584,
	[OVL_EXDMA_L2_R2R_PARA_R2] = 0x588,
	[OVL_EXDMA_L2_R2R_PARA_G0] = 0x58C,
	[OVL_EXDMA_L2_R2R_PARA_G1] = 0x590,
	[OVL_EXDMA_L2_R2R_PARA_G2] = 0x594,
	[OVL_EXDMA_L2_R2R_PARA_B0] = 0x598,
	[OVL_EXDMA_L2_R2R_PARA_B1] = 0x59C,
	[OVL_EXDMA_L2_R2R_PARA_B2] = 0x5A0,
	[OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_0] = 0x5A4,
	[OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_1] = 0x5A8,
	[OVL_EXDMA_L2_R2R_PARA_PRE_RGB_A_2] = 0x5AC,
	[OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_0] = 0x5B0,
	[OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_1] = 0x5B4,
	[OVL_EXDMA_L2_R2R_PARA_POST_RGB_A_2] = 0x5B8,
	[OVL_EXDMA_L3_R2R_PARA_R0] = 0x5C0,
	[OVL_EXDMA_L3_R2R_PARA_R1] = 0x5C4,
	[OVL_EXDMA_L3_R2R_PARA_R2] = 0x5C8,
	[OVL_EXDMA_L3_R2R_PARA_G0] = 0x5CC,
	[OVL_EXDMA_L3_R2R_PARA_G1] = 0x5D0,
	[OVL_EXDMA_L3_R2R_PARA_G2] = 0x5D4,
	[OVL_EXDMA_L3_R2R_PARA_B0] = 0x5D8,
	[OVL_EXDMA_L3_R2R_PARA_B1] = 0x5DC,
	[OVL_EXDMA_L3_R2R_PARA_B2] = 0x5E0,
	[OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_0] = 0x5E4,
	[OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_1] = 0x5E8,
	[OVL_EXDMA_L3_R2R_PARA_PRE_RGB_A_2] = 0x5EC,
	[OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_0] = 0x5F0,
	[OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_1] = 0x5F4,
	[OVL_EXDMA_L3_R2R_PARA_POST_RGB_A_2] = 0x5F8,
	[OVL_EXDMA_EL0_R2R_PARA_R0] = 0x600,
	[OVL_EXDMA_EL0_R2R_PARA_R1] = 0x604,
	[OVL_EXDMA_EL0_R2R_PARA_R2] = 0x608,
	[OVL_EXDMA_EL0_R2R_PARA_G0] = 0x60C,
	[OVL_EXDMA_EL0_R2R_PARA_G1] = 0x610,
	[OVL_EXDMA_EL0_R2R_PARA_G2] = 0x614,
	[OVL_EXDMA_EL0_R2R_PARA_B0] = 0x618,
	[OVL_EXDMA_EL0_R2R_PARA_B1] = 0x61C,
	[OVL_EXDMA_EL0_R2R_PARA_B2] = 0x620,
	[OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_0] = 0x624,
	[OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_1] = 0x628,
	[OVL_EXDMA_EL0_R2R_PARA_PRE_RGB_A_2] = 0x62C,
	[OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_0] = 0x630,
	[OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_1] = 0x634,
	[OVL_EXDMA_EL0_R2R_PARA_POST_RGB_A_2] = 0x638,
	[OVL_EXDMA_EL1_R2R_PARA_R0] = 0x640,
	[OVL_EXDMA_EL1_R2R_PARA_R1] = 0x644,
	[OVL_EXDMA_EL1_R2R_PARA_R2] = 0x648,
	[OVL_EXDMA_EL1_R2R_PARA_G0] = 0x64C,
	[OVL_EXDMA_EL1_R2R_PARA_G1] = 0x650,
	[OVL_EXDMA_EL1_R2R_PARA_G2] = 0x654,
	[OVL_EXDMA_EL1_R2R_PARA_B0] = 0x658,
	[OVL_EXDMA_EL1_R2R_PARA_B1] = 0x65C,
	[OVL_EXDMA_EL1_R2R_PARA_B2] = 0x660,
	[OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_0] = 0x664,
	[OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_1] = 0x668,
	[OVL_EXDMA_EL1_R2R_PARA_PRE_RGB_A_2] = 0x66C,
	[OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_0] = 0x670,
	[OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_1] = 0x674,
	[OVL_EXDMA_EL1_R2R_PARA_POST_RGB_A_2] = 0x678,
	[OVL_EXDMA_EL2_R2R_PARA_R0] = 0x680,
	[OVL_EXDMA_EL2_R2R_PARA_R1] = 0x684,
	[OVL_EXDMA_EL2_R2R_PARA_R2] = 0x688,
	[OVL_EXDMA_EL2_R2R_PARA_G0] = 0x68C,
	[OVL_EXDMA_EL2_R2R_PARA_G1] = 0x690,
	[OVL_EXDMA_EL2_R2R_PARA_G2] = 0x694,
	[OVL_EXDMA_EL2_R2R_PARA_B0] = 0x698,
	[OVL_EXDMA_EL2_R2R_PARA_B1] = 0x69C,
	[OVL_EXDMA_EL2_R2R_PARA_B2] = 0x6A0,
	[OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_0] = 0x6A4,
	[OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_1] = 0x6A8,
	[OVL_EXDMA_EL2_R2R_PARA_PRE_RGB_A_2] = 0x6AC,
	[OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_0] = 0x6B0,
	[OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_1] = 0x6B4,
	[OVL_EXDMA_EL2_R2R_PARA_POST_RGB_A_2] = 0x6B8,
	[OVL_EXDMA_LC_R2R_PARA_R0] = 0x6C0,
	[OVL_EXDMA_LC_R2R_PARA_R1] = 0x6C4,
	[OVL_EXDMA_LC_R2R_PARA_R2] = 0x6C8,
	[OVL_EXDMA_LC_R2R_PARA_G0] = 0x6CC,
	[OVL_EXDMA_LC_R2R_PARA_G1] = 0x6D0,
	[OVL_EXDMA_LC_R2R_PARA_G2] = 0x6D4,
	[OVL_EXDMA_LC_R2R_PARA_B0] = 0x6D8,
	[OVL_EXDMA_LC_R2R_PARA_B1] = 0x6DC,
	[OVL_EXDMA_LC_R2R_PARA_B2] = 0x6E0,
	[OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_0] = 0x6E4,
	[OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_1] = 0x6E8,
	[OVL_EXDMA_LC_R2R_PARA_PRE_RGB_A_2] = 0x6EC,
	[OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_0] = 0x6F0,
	[OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_1] = 0x6F4,
	[OVL_EXDMA_LC_R2R_PARA_POST_RGB_A_2] = 0x6F8,
	[OVL_EXDMA_OUT_R2R_PARA_R0] = 0x700,
	[OVL_EXDMA_OUT_R2R_PARA_R1] = 0x704,
	[OVL_EXDMA_OUT_R2R_PARA_R2] = 0x708,
	[OVL_EXDMA_OUT_R2R_PARA_G0] = 0x70C,
	[OVL_EXDMA_OUT_R2R_PARA_G1] = 0x710,
	[OVL_EXDMA_OUT_R2R_PARA_G2] = 0x714,
	[OVL_EXDMA_OUT_R2R_PARA_B0] = 0x718,
	[OVL_EXDMA_OUT_R2R_PARA_B1] = 0x71C,
	[OVL_EXDMA_OUT_R2R_PARA_B2] = 0x720,
	[OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_0] = 0x724,
	[OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_1] = 0x728,
	[OVL_EXDMA_OUT_R2R_PARA_PRE_RGB_A_2] = 0x72C,
	[OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_0] = 0x730,
	[OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_1] = 0x734,
	[OVL_EXDMA_OUT_R2R_PARA_POST_RGB_A_2] = 0x738,
	[OVL_EXDMA_ROI_TIMING_0] = 0x740,
	[OVL_EXDMA_ROI_TIMING_2] = 0x744,
	[OVL_EXDMA_ROI_TIMING_4] = 0x748,
	[OVL_EXDMA_ROI_TIMING_6] = 0x74C,
	[OVL_EXDMA_INTEN_2ND] = 0x750,
	[OVL_EXDMA_INTSTA_2ND] = 0x754,
	[OVL_EXDMA_OVLDTH_CTRL] = 0x760,
	[OVL_EXDMA_OVLBN_CTRL0] = 0x764,
	[OVL_EXDMA_OVLBN_CTRL1] = 0x768,
	[OVL_EXDMA_OVLBN_CTRL2] = 0x76C,
	[OVL_EXDMA_OVLBN_CTRL3] = 0x770,
	[OVL_EXDMA_OVLBN_CTRL4] = 0x774,
	[OVL_EXDMA_OVLBN_CTRL5] = 0x778,
	[OVL_EXDMA_OVLBN_CTRL6] = 0x77C,
	[OVL_EXDMA_OVLBN_CTRL7] = 0x780,
	[OVL_EXDMA_OVLBN_CTRL8] = 0x784,
	[OVL_EXDMA_OVLBN_CTRL9] = 0x788,
	[OVL_EXDMA_OVLBN_CTRL10] = 0x78C,
	[OVL_EXDMA_OVLBN_CTRL11] = 0x790,
	[OVL_EXDMA_OVLBN_CTRL12] = 0x794,
	[OVL_EXDMA_FBDC_CFG0] = 0x800,
	[OVL_EXDMA_FBDC_CFG1] = 0x804,
	[OVL_EXDMA_FBDC_CFG2] = 0x808,
	[OVL_EXDMA_L0_FBDC_CNST_CLR0] = 0x810,
	[OVL_EXDMA_L0_FBDC_CNST_CLR1] = 0x814,
	[OVL_EXDMA_L1_FBDC_CNST_CLR0] = 0x818,
	[OVL_EXDMA_L1_FBDC_CNST_CLR1] = 0x81C,
	[OVL_EXDMA_L2_FBDC_CNST_CLR0] = 0x820,
	[OVL_EXDMA_L2_FBDC_CNST_CLR1] = 0x824,
	[OVL_EXDMA_L3_FBDC_CNST_CLR0] = 0x828,
	[OVL_EXDMA_L3_FBDC_CNST_CLR1] = 0x82C,
	[OVL_EXDMA_EL0_FBDC_CNST_CLR0] = 0x830,
	[OVL_EXDMA_EL0_FBDC_CNST_CLR1] = 0x834,
	[OVL_EXDMA_EL1_FBDC_CNST_CLR0] = 0x838,
	[OVL_EXDMA_EL1_FBDC_CNST_CLR1] = 0x83C,
	[OVL_EXDMA_EL2_FBDC_CNST_CLR0] = 0x840,
	[OVL_EXDMA_EL2_FBDC_CNST_CLR1] = 0x844,
	[OVL_EXDMA_L0_SYSRAM_CFG] = 0x880,
	[OVL_EXDMA_L0_BUF0_ADDR] = 0x884,
	[OVL_EXDMA_L0_BUF1_ADDR] = 0x888,
	[OVL_EXDMA_L1_SYSRAM_CFG] = 0x890,
	[OVL_EXDMA_L1_BUF0_ADDR] = 0x894,
	[OVL_EXDMA_L1_BUF1_ADDR] = 0x898,
	[OVL_EXDMA_L2_SYSRAM_CFG] = 0x8A0,
	[OVL_EXDMA_L2_BUF0_ADDR] = 0x8A4,
	[OVL_EXDMA_L2_BUF1_ADDR] = 0x8A8,
	[OVL_EXDMA_L3_SYSRAM_CFG] = 0x8B0,
	[OVL_EXDMA_L3_BUF0_ADDR] = 0x8B4,
	[OVL_EXDMA_L3_BUF1_ADDR] = 0x8B8,
	[OVL_EXDMA_EL0_SYSRAM_CFG] = 0x8C0,
	[OVL_EXDMA_EL0_BUF0_ADDR] = 0x8C4,
	[OVL_EXDMA_EL0_BUF1_ADDR] = 0x8C8,
	[OVL_EXDMA_EL1_SYSRAM_CFG] = 0x8D0,
	[OVL_EXDMA_EL1_BUF0_ADDR] = 0x8D4,
	[OVL_EXDMA_EL1_BUF1_ADDR] = 0x8D8,
	[OVL_EXDMA_EL2_SYSRAM_CFG] = 0x8E0,
	[OVL_EXDMA_EL2_BUF0_ADDR] = 0x8E4,
	[OVL_EXDMA_EL2_BUF1_ADDR] = 0x8E8,
	[OVL_EXDMA_SMI_2ND_CFG] = 0x8F0,
	[OVL_EXDMA_L0_BUF0_CNT] = 0x900,
	[OVL_EXDMA_L0_BUF1_CNT] = 0x904,
	[OVL_EXDMA_L1_BUF0_CNT] = 0x908,
	[OVL_EXDMA_L1_BUF1_CNT] = 0x90C,
	[OVL_EXDMA_L2_BUF0_CNT] = 0x910,
	[OVL_EXDMA_L2_BUF1_CNT] = 0x914,
	[OVL_EXDMA_L3_BUF0_CNT] = 0x918,
	[OVL_EXDMA_L3_BUF1_CNT] = 0x91C,
	[OVL_EXDMA_EL0_BUF0_CNT] = 0x920,
	[OVL_EXDMA_EL0_BUF1_CNT] = 0x924,
	[OVL_EXDMA_EL1_BUF0_CNT] = 0x928,
	[OVL_EXDMA_EL1_BUF1_CNT] = 0x92C,
	[OVL_EXDMA_EL2_BUF0_CNT] = 0x930,
	[OVL_EXDMA_EL2_BUF1_CNT] = 0x934,
	[OVL_EXDMA_SYSRAM_CNT_TH] = 0x938,
	[OVL_EXDMA_L0_BURST_ACC] = 0x940,
	[OVL_EXDMA_L1_BURST_ACC] = 0x944,
	[OVL_EXDMA_L2_BURST_ACC] = 0x948,
	[OVL_EXDMA_L3_BURST_ACC] = 0x94C,
	[OVL_EXDMA_EL0_BURST_ACC] = 0x950,
	[OVL_EXDMA_EL1_BURST_ACC] = 0x954,
	[OVL_EXDMA_EL2_BURST_ACC] = 0x958,
	[OVL_EXDMA_L0_BURST_ACC_WIN_MAX] = 0x960,
	[OVL_EXDMA_L1_BURST_ACC_WIN_MAX] = 0x964,
	[OVL_EXDMA_L2_BURST_ACC_WIN_MAX] = 0x968,
	[OVL_EXDMA_L3_BURST_ACC_WIN_MAX] = 0x96C,
	[OVL_EXDMA_EL0_BURST_ACC_WIN_MAX] = 0x970,
	[OVL_EXDMA_EL1_BURST_ACC_WIN_MAX] = 0x974,
	[OVL_EXDMA_EL2_BURST_ACC_WIN_MAX] = 0x978,
	[OVL_EXDMA_BURST_MON_CFG] = 0x97C,
	[OVL_EXDMA_RDMA0_PURE_FRAME_MON0] = 0xA10,
	[OVL_EXDMA_RDMA0_PURE_FRAME_MON1] = 0xA14,
	[OVL_EXDMA_RDMA1_PURE_FRAME_MON0] = 0xA18,
	[OVL_EXDMA_RDMA1_PURE_FRAME_MON1] = 0xA1C,
	[OVL_EXDMA_RDMA2_PURE_FRAME_MON0] = 0xA20,
	[OVL_EXDMA_RDMA2_PURE_FRAME_MON1] = 0xA24,
	[OVL_EXDMA_RDMA3_PURE_FRAME_MON0] = 0xA28,
	[OVL_EXDMA_RDMA3_PURE_FRAME_MON1] = 0xA2C,
	[OVL_EXDMA_EL0_PURE_FRAME_MON0] = 0xA30,
	[OVL_EXDMA_EL0_PURE_FRAME_MON1] = 0xA34,
	[OVL_EXDMA_EL1_PURE_FRAME_MON0] = 0xA38,
	[OVL_EXDMA_EL1_PURE_FRAME_MON1] = 0xA3C,
	[OVL_EXDMA_EL2_PURE_FRAME_MON0] = 0xA40,
	[OVL_EXDMA_EL2_PURE_FRAME_MON1] = 0xA44,
	[OVL_EXDMA_STASH_CFG0] = 0xAE0,
	[OVL_EXDMA_STASH_CFG1] = 0xAE4,
	[OVL_EXDMA_STASH_CFG2] = 0xAE8,
	[OVL_EXDMA_STASH_STALL_CFG0] = 0xAF0,
	[OVL_EXDMA_STASH_STALL_CFG1] = 0xAF4,
	[OVL_EXDMA_STASH_STALL_CFG2] = 0xAF8,
	[OVL_EXDMA_STASH_STALL_CFG3] = 0xAFC,
	[OVL_EXDMA_RDMA0_SPECULA_SEL] = 0xB00,
	[OVL_EXDMA_DDREN_CFG] = 0xB04,
	[OVL_EXDMA_SECURE_MISC] = 0xF00,
	[OVL_EXDMA_L0_HDR_ADDR] = 0xF44,
	[OVL_EXDMA_L0_HDR_PITCH] = 0xF48,
	[OVL_EXDMA_L0_ADDR_MSB] = 0xF4C,
	[OVL_EXDMA_L1_HDR_ADDR] = 0xF64,
	[OVL_EXDMA_L1_HDR_PITCH] = 0xF68,
	[OVL_EXDMA_L1_ADDR_MSB] = 0xF6C,
	[OVL_EXDMA_L2_HDR_ADDR] = 0xF84,
	[OVL_EXDMA_L2_HDR_PITCH] = 0xF88,
	[OVL_EXDMA_L2_ADDR_MSB] = 0xF8C,
	[OVL_EXDMA_L3_HDR_ADDR] = 0xFA4,
	[OVL_EXDMA_L3_HDR_PITCH] = 0xFA8,
	[OVL_EXDMA_L3_ADDR_MSB] = 0xFAC,
	[OVL_EXDMA_EL0_HDR_ADDR] = 0xFB4,
	[OVL_EXDMA_EL0_HDR_PITCH] = 0xFB8,
	[OVL_EXDMA_EL0_ADDR_MSB] = 0xFBC,
	[OVL_EXDMA_EL1_HDR_ADDR] = 0xFC4,
	[OVL_EXDMA_EL1_HDR_PITCH] = 0xFC8,
	[OVL_EXDMA_EL1_ADDR_MSB] = 0xFCC,
	[OVL_EXDMA_EL2_HDR_ADDR] = 0xFD4,
	[OVL_EXDMA_EL2_HDR_PITCH] = 0xFD8,
	[OVL_EXDMA_EL2_ADDR_MSB] = 0xFDC,
	[OVL_EXDMA_SECURE] = 0xFE0,
	[OVL_EXDMA_DOMAIN] = 0xFE4,
	[OVL_EXDMA_DOMAIN_EXT] = 0xFE8,
	[OVL_EXDMA_SECURITY_DIS] = 0xFEC,
	[OVL_EXDMA_MOUT] = 0xFF0,
	[OVL_EXDMA_SHARED_SRAM] = 0XFF4,
	[OVL_EXDMA_UNDO_ALPHA] = 0xFF8,
	[OVL_EXDMA_UNDO_ALPHA_OFFSET] = 0xFFC,

};

enum disp_ovl_exdma_reg_fld {
	/*OVL_EXDMA_INTEN*/
	FLD_OVL_REG_CMT_INTEN,
	FLD_OVL_FME_CPL_INTEN,
	FLD_OVL_FME_UND_INTEN,
	FLD_OVL_FME_SWRST_DONE_INTEN,
	FLD_OVL_FME_HWRST_DONE_INTEN,
	FLD_RDMA0_EOF_ABNORMAL_INTEN,
	FLD_RDMA1_EOF_ABNORMAL_INTEN,
	FLD_RDMA2_EOF_ABNORMAL_INTEN,
	FLD_RDMA3_EOF_ABNORMAL_INTEN,
	FLD_RDMA0_SMI_UNDERFLOW_INTEN,
	FLD_RDMA1_SMI_UNDERFLOW_INTEN,
	FLD_RDMA2_SMI_UNDERFLOW_INTEN,
	FLD_RDMA3_SMI_UNDERFLOW_INTEN,
	FLD_ABNORMAL_SOF_INTEN,
	FLD_OVL_START_INTEN,
	FLD_OVL_ROI_TIMING_0,

	/*DISP_REG_OVL_EXDMA_EN_CON*/
	FLD_OP_8BIT_MODE,
	FLD_BLOCK_EXT_ULTRA,
	FLD_BLOCK_EXT_PREULTRA,

	/*OVL_EXDMA_EN*/
	FLD_OVL_EN,
	FLD_FORCE_RELAY_MODE,

	/*OVL_EXDMA_SHADOW_CTRL*/
	FLD_READ_WRK_REG,
	FLD_FORCE_COMMIT,
	FLD_BYPASS_SHADOW,

	/*OVL_EXDMA_L0_EN*/
	FLD_L0_EN,
	FLD_L0_FBDC_EN,
	FLD_L0_LAYER_SRC,

	/*OVL_EXDMA_DATAPATH_CON*/
	FLD_LAYER_SMI_ID_EN,
	FLD_BGCLR_IN_SEL,
	FLD_PQ_OUT_SEL,
	FLD_PQ_OUT_EN,
	FLD_RDMA0_OUT_SEL,
	FLD_RDMA1_OUT_SEL,
	FLD_RDMA2_OUT_SEL,
	FLD_PQ_OUT_OPT,
	FLD_GCLAST_EN,
	FLD_HDR_GCLAST_EN,
	FLD_OUTPUT_CLAMP,

	/*OVL_EXDMA_CLIP*/
	FLD_LX_SRC_LEFT_CLIP,
	FLD_LX_SRC_RIGHT_CLIP,
	FLD_LX_SRC_TOP_CLIP,
	FLD_LX_SRC_BOTTOM_CLIP,

	/*OVL_EXDMA_SRC_CON*/
	FLD_LC_EN,

	/*OVL_EXDMA_CON2*/
	FLD_ALPHA,
	FLD_ALPHA_EN,
	FLD_VERTICAL_FLIP_EN,
	FLD_HORIZONTAL_FLIP_EN,
	FLD_EXT_MTX_EN,
	FLD_INT_MTX_SEL,
	FLD_MTX_AUTO_DIS,
	FLD_MTX_EN,
	FLD_SRCKEY_EN,
	FLD_DSTKEY_EN,

	/*OVL_L0_EXDMA_PITCH*/
	FLD_LX_SRC_PITCH,

	/*OVL_EXDMA_PITCH_MSB*/
	FLD_LX_SRC_PITCH_MSB,
	FLD_LX_2ND_SUBBUF,
	FLD_LX_YUV_TRANS,

	/*OVL_EXDMA_PITCH*/
	FLD_LX_CONST_BLD,

	/*OVL_EXDMA_RDMA0_MEM_GMC_SETTING1*/
	FLD_RDMA0_OSTD_ULTRA_TH,
	FLD_RDMA0_OSTD_PREULTRA_TH,
	FLD_RDMA0_ULTRA_THRESHOLD_HIGH_OFS,
	FLD_RDMA0_PRE_ULTRA_THRESHOLD_HIGH_OFS,

	/*OVL_EXDMA_RDMA0_MEM_GMC_SETTING2*/
	FLD_RDMA_ISSUE_REQ_THRESHOLD,
	FLD_RDMA_ISSUE_REQ_THRESHOLD_URG,
	FLD_RDMA_REQ_THRESHOLD_PREULTRA,
	FLD_RDMA_REQ_THRESHOLD_ULTRA,
	FLD_RDMA_FORCE_REQ_THRESHOLD,

	/*OVL_EXDMA_RDMA_BURST_CON1*/
	FLD_BURST16_EN,
	FLD_DDR_EN,
	FLD_DDR_ACK_EN,

	/*OVL_EXDMA_RDMA_GREQ_NUM*/
	FLD_LAYER0_GREQ_NUM,
	FLD_LAYER1_GREQ_NUM,
	FLD_LAYER2_GREQ_NUM,
	FLD_LAYER3_GREQ_NUM,
	FLD_OSTD_GREQ_NUM,
	FLD_GREQ_DIS_CNT,
	FLD_GREQ_STOP_EN,
	FLD_GRP_END_STOP,
	FLD_GRP_BRK_STOP,
	FLD_IOBUF_FLUSH_PREULTRA,
	FLD_IOBUF_FLUSH_ULTRA,

	/*OVL_EXDMA_RDMA_GREQ_URG_NUM*/
	FLD_LAYER0_GREQ_URG_NUM,
	FLD_LAYER1_GREQ_URG_NUM,
	FLD_LAYER2_GREQ_URG_NUM,
	FLD_LAYER3_GREQ_URG_NUM,
	FLD_ARG_GREQ_URG_TH,
	FLD_ARG_URG_BIAS,
	FLD_GREQ_NUM_SHT_VAL,
	FLD_GREQ_NUM_SHT,

	/*OVL_EXDMA_RDMA_ULTRA_SRC*/
	FLD_PREULTRA_BUF_SRC,
	FLD_PREULTRA_SMI_SRC,
	FLD_PREULTRA_ROI_END_SRC,
	FLD_PREULTRA_RDMA_SRC,
	FLD_ULTRA_BUF_SRC,
	FLD_ULTRA_SMI_SRC,
	FLD_ULTRA_ROI_END_SRC,
	FLD_ULTRA_RDMA_SRC,

	/*OVL_EXDMA_RDMAn_BUF_LOW*/
	FLD_RDMA0_ULTRA_LOW_TH,
	FLD_RDMA0_PREULTRA_LOW_TH,

	/*OVL_EXDMA_RDMAn_BUF_HIGH*/
	FLD_RDMA0_PREULTRA_HIGH_TH,
	FLD_RDMA0_PREULTRA_HIGH_DIS,

	/*OVL_EXDMA_L0_GUSER_EXT*/
	FLD_OVL_RDMA0_L0_VCSEL,
	FLD_OVL_RDMA0_HDR_L0_VCSEL,

	/*OVL_EXDMA_ELX_GUSER_EXT*/
	FLD_OVL_RDMA0_ELX_VCSEL,
	FLD_OVL_RDMA0_HDR_ELX_VCSEL,

	/*OVL_EXDMA_STASH_CFG0*/
	FLD_L0_STASH_EN,
	FLD_EL0_STASH_EN,
	FLD_EL1_STASH_EN,
	FLD_EL2_STASH_EN,

	/*OVL_EXDMA_STASH_CFG2*/
	FLD_STASH_ULTRA_MAN,
	FLD_STASH_ULTRA,
	FLD_STASH_HDR_ULTRA_MAN,
	FLD_STASH_HDR_ULTRA,

	/*OVL_EXDMA_BURST_MON_CFG*/
	FLD_BURST_ACC_EN,
	FLD_BURST_ACC_FBDC,
	FLD_BURST_ACC_WIN_SIZE,

	/*OVL_EXDMA_RDMA0_CTRL*/
	FLD_RDMA_EN,
	FLD_RDMA_INTERLACE,
	FLD_RMDA_FIFO_USED_SIZE,

	/*OVL_EXDMA_RDMA0_FIFO_CTRL*/
	FLD_RDMA_FIFO_THRD,
	FLD_RDMA_FIFO_SIZE,
	FLD_RDMA_FIFO_UND_EN,

	/*OVL_EXDMA_WCG_CFG1*/
	FLD_L0_IGAMMA_EN,
	FLD_L0_CSC_EN,
	FLD_L0_GAMMA_EN,

	/*OVL_EXDMA_WCG_CFG2*/
	FLD_L0_IGAMMA_SEL,
	FLD_L0_GAMMA_SEL,


	/*OVL_EXDMA_DDREN_CFG*/
	FLD_CFG_DDR_EN_MAN,
	FLD_CFG_OUT_DDR_EN,
	FLD_CFG_DDREN_ACT_SEL,

	/*OVL_UNDO_ALPHA*/
	FLD_L0_UNDO_ALPHA,
	FLD_L0_APPLY_ALPHA,
	FLD_EL0_UNDO_ALPHA,

	/*OVL_UNDO_ALPHA_OFFSET*/
	FLD_L0_UNDO_ALPHA_OFFSET,

	OVL_EXDMA_FLD_TOTAL
};


static const u32 ovl_exdma_fld_mt6991[OVL_EXDMA_FLD_TOTAL] = {
	/*OVL_EXDMA_INTEN*/
	[FLD_OVL_REG_CMT_INTEN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_OVL_FME_CPL_INTEN] = REG_FLD_MSB_LSB(1, 1),
	[FLD_OVL_FME_UND_INTEN] = REG_FLD_MSB_LSB(2, 2),
	[FLD_OVL_FME_SWRST_DONE_INTEN] = REG_FLD_MSB_LSB(3, 3),
	[FLD_OVL_FME_HWRST_DONE_INTEN] = REG_FLD_MSB_LSB(4, 4),
	[FLD_RDMA0_EOF_ABNORMAL_INTEN] = REG_FLD_MSB_LSB(5, 5),
	[FLD_RDMA1_EOF_ABNORMAL_INTEN] = REG_FLD_MSB_LSB(6, 6),
	[FLD_RDMA2_EOF_ABNORMAL_INTEN] = REG_FLD_MSB_LSB(7, 7),
	[FLD_RDMA3_EOF_ABNORMAL_INTEN] = REG_FLD_MSB_LSB(8, 8),
	[FLD_RDMA0_SMI_UNDERFLOW_INTEN] = REG_FLD_MSB_LSB(9, 9),
	[FLD_RDMA1_SMI_UNDERFLOW_INTEN] = REG_FLD_MSB_LSB(10, 10),
	[FLD_RDMA2_SMI_UNDERFLOW_INTEN] = REG_FLD_MSB_LSB(11, 11),
	[FLD_RDMA3_SMI_UNDERFLOW_INTEN] = REG_FLD_MSB_LSB(12, 12),
	[FLD_ABNORMAL_SOF_INTEN] = REG_FLD_MSB_LSB(13, 13),
	[FLD_OVL_START_INTEN] = REG_FLD_MSB_LSB(14, 14),
	[FLD_OVL_ROI_TIMING_0] = REG_FLD_MSB_LSB(15, 15),

	/*DISP_REG_OVL_EXDMA_EN_CON*/
	[FLD_OP_8BIT_MODE] = REG_FLD_MSB_LSB(4, 4),
	[FLD_BLOCK_EXT_ULTRA] = REG_FLD_MSB_LSB(18, 18),
	[FLD_BLOCK_EXT_PREULTRA] = REG_FLD_MSB_LSB(19, 19),

	/*OVL_EXDMA_EN*/
	[FLD_OVL_EN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_FORCE_RELAY_MODE] = REG_FLD_MSB_LSB(4, 4),

	/*OVL_EXDMA_SHADOW_CTRL*/
	[FLD_READ_WRK_REG] = REG_FLD_MSB_LSB(0, 0),
	[FLD_FORCE_COMMIT] = REG_FLD_MSB_LSB(1, 1),
	[FLD_BYPASS_SHADOW] = REG_FLD_MSB_LSB(2, 2),

	/*OVL_EXDMA_L0_EN*/
	[FLD_L0_EN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_L0_FBDC_EN] = REG_FLD_MSB_LSB(4, 4),
	[FLD_L0_LAYER_SRC] = REG_FLD_MSB_LSB(9, 8),

	/*OVL_EXDMA_DATAPATH_CON*/
	[FLD_LAYER_SMI_ID_EN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_BGCLR_IN_SEL] = REG_FLD_MSB_LSB(2, 2),
	[FLD_PQ_OUT_SEL] = REG_FLD_MSB_LSB(18, 16),
	[FLD_PQ_OUT_EN] = REG_FLD_MSB_LSB(19, 19),
	[FLD_RDMA0_OUT_SEL] = REG_FLD_MSB_LSB(20, 20),
	[FLD_RDMA1_OUT_SEL] = REG_FLD_MSB_LSB(21, 21),
	[FLD_RDMA2_OUT_SEL] = REG_FLD_MSB_LSB(22, 22),
	[FLD_PQ_OUT_OPT] = REG_FLD_MSB_LSB(23, 23),
	[FLD_GCLAST_EN] = REG_FLD_MSB_LSB(24, 24),
	[FLD_HDR_GCLAST_EN] = REG_FLD_MSB_LSB(25, 25),
	[FLD_OUTPUT_CLAMP] = REG_FLD_MSB_LSB(26, 26),

	/*OVL_EXDMA_CLIP*/
	[FLD_LX_SRC_LEFT_CLIP] = REG_FLD_MSB_LSB(7, 0),
	[FLD_LX_SRC_RIGHT_CLIP] = REG_FLD_MSB_LSB(15, 8),
	[FLD_LX_SRC_TOP_CLIP] = REG_FLD_MSB_LSB(23, 16),
	[FLD_LX_SRC_BOTTOM_CLIP] = REG_FLD_MSB_LSB(31, 24),

	/*OVL_EXDMA_SRC_CON*/
	[FLD_LC_EN] = REG_FLD_MSB_LSB(4, 4),

	/*OVL_EXDMA_CON2*/
	[FLD_ALPHA] = REG_FLD_MSB_LSB(7, 0),
	[FLD_ALPHA_EN] = REG_FLD_MSB_LSB(8, 8),
	[FLD_VERTICAL_FLIP_EN] = REG_FLD_MSB_LSB(9, 9),
	[FLD_HORIZONTAL_FLIP_EN] = REG_FLD_MSB_LSB(10, 10),
	[FLD_EXT_MTX_EN] = REG_FLD_MSB_LSB(11, 11),
	[FLD_INT_MTX_SEL] = REG_FLD_MSB_LSB(19, 16),
	[FLD_MTX_AUTO_DIS] = REG_FLD_MSB_LSB(26, 26),
	[FLD_MTX_EN] = REG_FLD_MSB_LSB(27, 27),
	[FLD_SRCKEY_EN] = REG_FLD_MSB_LSB(30, 30),
	[FLD_DSTKEY_EN] = REG_FLD_MSB_LSB(31, 31),

	/*OVL_L0_EXDMA_PITCH*/
	[FLD_LX_SRC_PITCH] = REG_FLD_MSB_LSB(15, 0),

	/*OVL_EXDMA_PITCH_MSB*/
	[FLD_LX_SRC_PITCH_MSB] = REG_FLD_MSB_LSB(3, 0),
	[FLD_LX_2ND_SUBBUF] = REG_FLD_MSB_LSB(16, 16),
	[FLD_LX_YUV_TRANS] = REG_FLD_MSB_LSB(20, 20),

	/*OVL_EXDMA_PITCH*/
	[FLD_LX_CONST_BLD] = REG_FLD_MSB_LSB(28, 28),

	/*OVL_EXDMA_RDMA0_MEM_GMC_SETTING1*/
	[FLD_RDMA0_OSTD_ULTRA_TH] = REG_FLD_MSB_LSB(11, 0),
	[FLD_RDMA0_OSTD_PREULTRA_TH] = REG_FLD_MSB_LSB(27, 16),
	[FLD_RDMA0_ULTRA_THRESHOLD_HIGH_OFS] = REG_FLD_MSB_LSB(28, 28),
	[FLD_RDMA0_PRE_ULTRA_THRESHOLD_HIGH_OFS] = REG_FLD_MSB_LSB(31, 31),

	/*OVL_EXDMA_RDMA0_MEM_GMC_SETTING2*/
	[FLD_RDMA_ISSUE_REQ_THRESHOLD] = REG_FLD_MSB_LSB(11, 0),
	[FLD_RDMA_ISSUE_REQ_THRESHOLD_URG] = REG_FLD_MSB_LSB(27, 16),
	[FLD_RDMA_REQ_THRESHOLD_PREULTRA] = REG_FLD_MSB_LSB(28, 28),
	[FLD_RDMA_REQ_THRESHOLD_ULTRA] = REG_FLD_MSB_LSB(29, 29),
	[FLD_RDMA_FORCE_REQ_THRESHOLD] = REG_FLD_MSB_LSB(30, 30),

	/*OVL_EXDMA_RDMA_BURST_CON1*/
	[FLD_BURST16_EN] = REG_FLD_MSB_LSB(28, 28),
	[FLD_DDR_EN] = REG_FLD_MSB_LSB(30, 30),
	[FLD_DDR_ACK_EN] = REG_FLD_MSB_LSB(31, 31),

	/*OVL_EXDMA_RDMA_GREQ_NUM*/
	[FLD_LAYER0_GREQ_NUM] = REG_FLD_MSB_LSB(3, 0),
	[FLD_LAYER1_GREQ_NUM] = REG_FLD_MSB_LSB(7, 4),
	[FLD_LAYER2_GREQ_NUM] = REG_FLD_MSB_LSB(11, 8),
	[FLD_LAYER3_GREQ_NUM] = REG_FLD_MSB_LSB(15, 12),
	[FLD_OSTD_GREQ_NUM] = REG_FLD_MSB_LSB(23, 16),
	[FLD_GREQ_DIS_CNT] = REG_FLD_MSB_LSB(26, 24),
	[FLD_GREQ_STOP_EN] = REG_FLD_MSB_LSB(27, 27),
	[FLD_GRP_END_STOP] = REG_FLD_MSB_LSB(28, 28),
	[FLD_GRP_BRK_STOP] = REG_FLD_MSB_LSB(29, 29),
	[FLD_IOBUF_FLUSH_PREULTRA] = REG_FLD_MSB_LSB(30, 30),
	[FLD_IOBUF_FLUSH_ULTRA] = REG_FLD_MSB_LSB(31, 31),

	/*OVL_EXDMA_RDMA_GREQ_URG_NUM*/
	[FLD_LAYER0_GREQ_URG_NUM] = REG_FLD_MSB_LSB(3, 0),
	[FLD_LAYER1_GREQ_URG_NUM] = REG_FLD_MSB_LSB(7, 4),
	[FLD_LAYER2_GREQ_URG_NUM] = REG_FLD_MSB_LSB(11, 8),
	[FLD_LAYER3_GREQ_URG_NUM] = REG_FLD_MSB_LSB(15, 12),
	[FLD_ARG_GREQ_URG_TH] = REG_FLD_MSB_LSB(25, 16),
	[FLD_ARG_URG_BIAS] = REG_FLD_MSB_LSB(28, 28),
	//[FLD_GREQ_NUM_SHT_VAL] = REG_FLD_MSB_LSB(29, 29),
	//[FLD_GREQ_NUM_SHT] = REG_FLD_MSB_LSB(31, 30),

	/*OVL_EXDMA_RDMA_ULTRA_SRC*/
	[FLD_PREULTRA_BUF_SRC] = REG_FLD_MSB_LSB(1, 0),
	[FLD_PREULTRA_SMI_SRC] = REG_FLD_MSB_LSB(3, 2),
	[FLD_PREULTRA_ROI_END_SRC] = REG_FLD_MSB_LSB(5, 4),
	[FLD_PREULTRA_RDMA_SRC] = REG_FLD_MSB_LSB(7, 6),
	[FLD_ULTRA_BUF_SRC] = REG_FLD_MSB_LSB(9, 8),
	[FLD_ULTRA_SMI_SRC] = REG_FLD_MSB_LSB(11, 10),
	[FLD_ULTRA_ROI_END_SRC] = REG_FLD_MSB_LSB(13, 12),
	[FLD_ULTRA_RDMA_SRC] = REG_FLD_MSB_LSB(15, 14),

	/*OVL_EXDMA_RDMAn_BUF_LOW*/
	[FLD_RDMA0_ULTRA_LOW_TH] = REG_FLD_MSB_LSB(11, 0),
	[FLD_RDMA0_PREULTRA_LOW_TH] = REG_FLD_MSB_LSB(23, 12),

	/*OVL_EXDMA_RDMAn_BUF_HIGH*/
	[FLD_RDMA0_PREULTRA_HIGH_TH] = REG_FLD_MSB_LSB(23, 12),
	[FLD_RDMA0_PREULTRA_HIGH_DIS] = REG_FLD_MSB_LSB(31, 31),

	/*OVL_EXDMA_L0_GUSER_EXT*/
	[FLD_OVL_RDMA0_L0_VCSEL] = REG_FLD_MSB_LSB(5, 5),
	[FLD_OVL_RDMA0_HDR_L0_VCSEL] = REG_FLD_MSB_LSB(21, 21),

	/*OVL_EXDMA_ELX_GUSER_EXT*/
	[FLD_OVL_RDMA0_ELX_VCSEL] = REG_FLD_MSB_LSB(5, 5),
	[FLD_OVL_RDMA0_HDR_ELX_VCSEL] = REG_FLD_MSB_LSB(21, 21),

	/*OVL_EXDMA_STASH_CFG0*/
	[FLD_L0_STASH_EN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_EL0_STASH_EN] = REG_FLD_MSB_LSB(4, 4),
	[FLD_EL1_STASH_EN] = REG_FLD_MSB_LSB(5, 5),
	[FLD_EL2_STASH_EN] = REG_FLD_MSB_LSB(6, 6),

	/*OVL_EXDMA_STASH_CFG2*/
	[FLD_STASH_ULTRA_MAN] = REG_FLD_MSB_LSB(16, 16),
	[FLD_STASH_ULTRA] = REG_FLD_MSB_LSB(18, 18),
	[FLD_STASH_HDR_ULTRA_MAN] = REG_FLD_MSB_LSB(20, 20),
	[FLD_STASH_HDR_ULTRA] = REG_FLD_MSB_LSB(22, 22),

	/*OVL_EXDMA_BURST_MON_CFG*/
	[FLD_BURST_ACC_EN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_BURST_ACC_FBDC] = REG_FLD_MSB_LSB(4, 4),
	[FLD_BURST_ACC_WIN_SIZE] = REG_FLD_MSB_LSB(12, 8),

	/*OVL_EXDMA_RDMA0_CTRL*/
	[FLD_RDMA_EN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_RDMA_INTERLACE] = REG_FLD_MSB_LSB(4, 4),
	[FLD_RMDA_FIFO_USED_SIZE] = REG_FLD_MSB_LSB(27, 16),

	/*OVL_EXDMA_RDMA0_FIFO_CTRL*/
	[FLD_RDMA_FIFO_THRD] = REG_FLD_MSB_LSB(9, 0),
	[FLD_RDMA_FIFO_SIZE] = REG_FLD_MSB_LSB(27, 16),
	[FLD_RDMA_FIFO_UND_EN] = REG_FLD_MSB_LSB(31, 31),

	/*OVL_EXDMA_WCG_CFG1*/
	[FLD_L0_IGAMMA_EN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_L0_CSC_EN] = REG_FLD_MSB_LSB(1, 1),
	[FLD_L0_GAMMA_EN] =REG_FLD_MSB_LSB(2, 2),

	/*OVL_EXDMA_WCG_CFG2*/
	[FLD_L0_IGAMMA_SEL] = REG_FLD_MSB_LSB(1, 0),
	[FLD_L0_GAMMA_SEL] = REG_FLD_MSB_LSB(3, 2),

	/*OVL_EXDMA_DDREN_CFG*/
	[FLD_CFG_DDR_EN_MAN] = REG_FLD_MSB_LSB(0, 0),
	[FLD_CFG_OUT_DDR_EN] = REG_FLD_MSB_LSB(4, 4),
	[FLD_CFG_DDREN_ACT_SEL] = REG_FLD_MSB_LSB(9, 8),

	/*OVL_UNDO_ALPHA*/
	[FLD_L0_UNDO_ALPHA] = REG_FLD_MSB_LSB(0, 0),
	[FLD_L0_APPLY_ALPHA] = REG_FLD_MSB_LSB(4, 4),
	[FLD_EL0_UNDO_ALPHA] = REG_FLD_MSB_LSB(8, 8),

	/*OVL_UNDO_ALPHA_OFFSET*/
	[FLD_L0_UNDO_ALPHA_OFFSET] = REG_FLD_MSB_LSB(7, 0),
};

#endif
