// Seed: 1181792197
module module_0 (
    output supply0 id_0,
    output tri1 id_1
);
  assign id_0 = id_3;
  assign id_0 = 1'd0;
  assign module_1.type_6 = 0;
  wand id_4 = id_3;
  reg  id_5;
  always @(id_3) if (id_3) if (id_3) id_5 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1
    , id_5,
    output supply1 id_2,
    input tri1 id_3
);
  always @(posedge 1'b0 or posedge 1'b0)
    if (1'b0) begin : LABEL_0
      id_1 <= 1;
    end else id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
