###############################################################
#  Generated by:      Cadence Tempus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Thu Sep 12 09:15:39 2019
#  Design:            mtm_Alu
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET (46.826 ns) Setup Check with Pin u_mtm_Alu_serializer/bit_counter_reg[5]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (R) rst_n
              Clock: (R) clk
           Endpoint: (R) u_mtm_Alu_serializer/bit_counter_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.557 (P)    0.000 (I)
            Arrival:=  100.006        0.000

              Setup:-    0.155
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.552
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.726
              Slack:=   46.826

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      R     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   R     UCL_BUF4             62  0.204   0.583   50.585  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   R     UCL_BUF              21  1.100   0.527   51.112  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.701   0.136   51.248  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  R     UCL_NOR2              1  0.247   0.133   51.381  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  F     UCL_NAND2A            3  0.203   0.189   51.570  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   R     UCL_INV               1  0.313   0.105   51.675  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   R     UCL_BUF4             57  0.149   0.551   52.227  
  u_mtm_Alu_serializer/g2692/AUS                  -      EIN0->AUS  F     UCL_NAND2A            3  1.009   0.309   52.536  
  u_mtm_Alu_serializer/g2500/AUS                  -      EIN2->AUS  R     UCL_OAI21             1  0.517   0.190   52.726  
  u_mtm_Alu_serializer/bit_counter_reg[5]/D       -      D          R     UCL_DFF               1  0.322   0.000   52.726  
#------------------------------------------------------------------------------------------------------------------------
Path 2: MET (46.828 ns) Setup Check with Pin u_mtm_Alu_serializer/bit_counter_reg[4]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (R) rst_n
              Clock: (R) clk
           Endpoint: (R) u_mtm_Alu_serializer/bit_counter_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.558 (P)    0.000 (I)
            Arrival:=  100.006        0.000

              Setup:-    0.154
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.552
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.724
              Slack:=   46.828

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      R     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   R     UCL_BUF4             62  0.204   0.583   50.585  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   R     UCL_BUF              21  1.100   0.527   51.112  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.701   0.136   51.248  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  R     UCL_NOR2              1  0.247   0.133   51.381  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  F     UCL_NAND2A            3  0.203   0.189   51.570  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   R     UCL_INV               1  0.313   0.105   51.675  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   R     UCL_BUF4             57  0.149   0.551   52.227  
  u_mtm_Alu_serializer/g2692/AUS                  -      EIN0->AUS  F     UCL_NAND2A            3  1.009   0.309   52.536  
  u_mtm_Alu_serializer/g2502/AUS                  -      EIN2->AUS  R     UCL_OAI21             1  0.517   0.189   52.724  
  u_mtm_Alu_serializer/bit_counter_reg[4]/D       -      D          R     UCL_DFF               1  0.320   0.000   52.724  
#------------------------------------------------------------------------------------------------------------------------
Path 3: MET (46.830 ns) Setup Check with Pin u_mtm_Alu_serializer/bit_counter_reg[2]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (R) rst_n
              Clock: (R) clk
           Endpoint: (R) u_mtm_Alu_serializer/bit_counter_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.557 (P)    0.000 (I)
            Arrival:=  100.006        0.000

              Setup:-    0.154
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.552
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.722
              Slack:=   46.830

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      R     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   R     UCL_BUF4             62  0.204   0.583   50.585  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   R     UCL_BUF              21  1.100   0.527   51.112  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.701   0.136   51.248  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  R     UCL_NOR2              1  0.247   0.133   51.381  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  F     UCL_NAND2A            3  0.203   0.189   51.570  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   R     UCL_INV               1  0.313   0.105   51.675  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   R     UCL_BUF4             57  0.149   0.551   52.227  
  u_mtm_Alu_serializer/g2692/AUS                  -      EIN0->AUS  F     UCL_NAND2A            3  1.009   0.309   52.536  
  u_mtm_Alu_serializer/g2631/AUS                  -      EIN2->AUS  R     UCL_OAI21             1  0.517   0.186   52.722  
  u_mtm_Alu_serializer/bit_counter_reg[2]/D       -      D          R     UCL_DFF               1  0.316   0.000   52.722  
#------------------------------------------------------------------------------------------------------------------------
Path 4: MET (46.852 ns) Setup Check with Pin u_mtm_Alu_core/packet_counter_reg[3]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_core/packet_counter_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.557 (P)    0.000 (I)
            Arrival:=  100.006        0.000

              Setup:-    0.043
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.662
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.811
              Slack:=   46.852

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  rst_n                                        -      rst_n      F     (arrival)      56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                            -      EIN->AUS   F     UCL_BUF4       62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                            -      EIN->AUS   F     UCL_BUF        21  1.141   0.586   51.224  
  u_mtm_Alu_core/FE_DBTC13_rst_n/AUS           -      EIN->AUS   R     UCL_INV         1  0.744   0.142   51.366  
  u_mtm_Alu_core/FE_OFC16_FE_DBTN13_rst_n/AUS  -      EIN->AUS   R     UCL_BUF4       56  0.226   0.550   51.915  
  u_mtm_Alu_core/g27269/AUS                    -      EIN2->AUS  F     UCL_NOR3        2  0.907   0.215   52.130  
  u_mtm_Alu_core/g27209/AUS                    -      EIN2->AUS  R     UCL_AOI21       3  0.377   0.436   52.566  
  u_mtm_Alu_core/g27064/AUS                    -      EIN1->AUS  F     UCL_OAI22       1  0.808   0.245   52.811  
  u_mtm_Alu_core/packet_counter_reg[3]/D       -      D          F     UCL_DFF         1  0.342   0.000   52.811  
#---------------------------------------------------------------------------------------------------------------
Path 5: MET (46.855 ns) Setup Check with Pin u_mtm_Alu_core/packet_counter_reg[1]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_core/packet_counter_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.559 (P)    0.000 (I)
            Arrival:=  100.007        0.000

              Setup:-    0.043
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.664
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.809
              Slack:=   46.855

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  rst_n                                        -      rst_n      F     (arrival)      56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                            -      EIN->AUS   F     UCL_BUF4       62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                            -      EIN->AUS   F     UCL_BUF        21  1.141   0.586   51.224  
  u_mtm_Alu_core/FE_DBTC13_rst_n/AUS           -      EIN->AUS   R     UCL_INV         1  0.744   0.142   51.366  
  u_mtm_Alu_core/FE_OFC16_FE_DBTN13_rst_n/AUS  -      EIN->AUS   R     UCL_BUF4       56  0.226   0.550   51.915  
  u_mtm_Alu_core/g27269/AUS                    -      EIN2->AUS  F     UCL_NOR3        2  0.907   0.215   52.130  
  u_mtm_Alu_core/g27209/AUS                    -      EIN2->AUS  R     UCL_AOI21       3  0.377   0.435   52.566  
  u_mtm_Alu_core/g27135/AUS                    -      EIN1->AUS  F     UCL_OAI22       1  0.808   0.244   52.809  
  u_mtm_Alu_core/packet_counter_reg[1]/D       -      D          F     UCL_DFF         1  0.340   0.000   52.809  
#---------------------------------------------------------------------------------------------------------------
Path 6: MET (46.871 ns) Setup Check with Pin u_mtm_Alu_core/packet_counter_reg[2]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_core/packet_counter_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.558 (P)    0.000 (I)
            Arrival:=  100.007        0.000

              Setup:-    0.041
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.667
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.796
              Slack:=   46.871

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  rst_n                                        -      rst_n      F     (arrival)      56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                            -      EIN->AUS   F     UCL_BUF4       62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                            -      EIN->AUS   F     UCL_BUF        21  1.141   0.586   51.224  
  u_mtm_Alu_core/FE_DBTC13_rst_n/AUS           -      EIN->AUS   R     UCL_INV         1  0.744   0.142   51.366  
  u_mtm_Alu_core/FE_OFC16_FE_DBTN13_rst_n/AUS  -      EIN->AUS   R     UCL_BUF4       56  0.226   0.550   51.915  
  u_mtm_Alu_core/g27269/AUS                    -      EIN2->AUS  F     UCL_NOR3        2  0.907   0.215   52.130  
  u_mtm_Alu_core/g27209/AUS                    -      EIN2->AUS  R     UCL_AOI21       3  0.377   0.436   52.566  
  u_mtm_Alu_core/g27139/AUS                    -      EIN1->AUS  F     UCL_OAI22       1  0.808   0.230   52.796  
  u_mtm_Alu_core/packet_counter_reg[2]/D       -      D          F     UCL_DFF         1  0.323   0.000   52.796  
#---------------------------------------------------------------------------------------------------------------
Path 7: MET (46.973 ns) Setup Check with Pin u_mtm_Alu_serializer/bit_counter_reg[3]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/bit_counter_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.557 (P)    0.000 (I)
            Arrival:=  100.006        0.000

              Setup:-    0.030
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.676
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.703
              Slack:=   46.973

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.579   52.302  
  u_mtm_Alu_serializer/g2687/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  1.071   0.242   52.544  
  u_mtm_Alu_serializer/g2628/AUS                  -      EIN2->AUS  F     UCL_OAI21             1  0.354   0.159   52.703  
  u_mtm_Alu_serializer/bit_counter_reg[3]/D       -      D          F     UCL_DFF               1  0.257   0.000   52.703  
#------------------------------------------------------------------------------------------------------------------------
Path 8: MET (47.031 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[21]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.018
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.681
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.650
              Slack:=   47.031

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.611   52.334  
  u_mtm_Alu_serializer/g2683/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.315   52.650  
  u_mtm_Alu_serializer/buffer_reg[21]/D           -      D          F     UCL_DFF               1  0.162   0.000   52.650  
#------------------------------------------------------------------------------------------------------------------------
Path 9: MET (47.035 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[42]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.017
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.681
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.646
              Slack:=   47.035

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.611   52.334  
  u_mtm_Alu_serializer/g2654/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.313   52.646  
  u_mtm_Alu_serializer/buffer_reg[42]/D           -      D          F     UCL_DFF               1  0.154   0.000   52.646  
#------------------------------------------------------------------------------------------------------------------------
Path 10: MET (47.036 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[43]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.682
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.646
              Slack:=   47.036

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.611   52.334  
  u_mtm_Alu_serializer/g2643/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.312   52.646  
  u_mtm_Alu_serializer/buffer_reg[43]/D           -      D          F     UCL_DFF               1  0.151   0.000   52.646  
#------------------------------------------------------------------------------------------------------------------------
Path 11: MET (47.037 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[44]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.685
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.647
              Slack:=   47.037

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.612   52.335  
  u_mtm_Alu_serializer/g2685/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.313   52.647  
  u_mtm_Alu_serializer/buffer_reg[44]/D           -      D          F     UCL_DFF               1  0.152   0.000   52.647  
#------------------------------------------------------------------------------------------------------------------------
Path 12: MET (47.040 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[53]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.685
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.645
              Slack:=   47.040

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.612   52.335  
  u_mtm_Alu_serializer/g2668/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.311   52.645  
  u_mtm_Alu_serializer/buffer_reg[53]/D           -      D          F     UCL_DFF               1  0.150   0.000   52.645  
#------------------------------------------------------------------------------------------------------------------------
Path 13: MET (47.041 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[8]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.556 (P)    0.000 (I)
            Arrival:=  100.005        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.689
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.648
              Slack:=   47.041

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.579   52.302  
  u_mtm_Alu_serializer/g2687/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  1.071   0.242   52.544  
  u_mtm_Alu_serializer/g2633/AUS                  -      EIN2->AUS  F     UCL_AON2B_2           1  0.354   0.104   52.648  
  u_mtm_Alu_serializer/buffer_reg[8]/D            -      D          F     UCL_DFF               1  0.167   0.000   52.648  
#------------------------------------------------------------------------------------------------------------------------
Path 14: MET (47.041 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[34]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.682
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.641
              Slack:=   47.041

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.608   52.332  
  u_mtm_Alu_serializer/g2644/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.309   52.641  
  u_mtm_Alu_serializer/buffer_reg[34]/D           -      D          F     UCL_DFF               1  0.149   0.000   52.641  
#------------------------------------------------------------------------------------------------------------------------
Path 15: MET (47.042 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[36]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.552 (P)    0.000 (I)
            Arrival:=  100.001        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.686
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.644
              Slack:=   47.042

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.609   52.332  
  u_mtm_Alu_serializer/g2646/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.312   52.644  
  u_mtm_Alu_serializer/buffer_reg[36]/D           -      D          F     UCL_DFF               1  0.154   0.000   52.644  
#------------------------------------------------------------------------------------------------------------------------
Path 16: MET (47.044 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[19]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.546 (P)    0.000 (I)
            Arrival:=   99.994        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.681
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.637
              Slack:=   47.044

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.603   52.326  
  u_mtm_Alu_serializer/g2681/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.311   52.637  
  u_mtm_Alu_serializer/buffer_reg[19]/D           -      D          F     UCL_DFF               1  0.147   0.000   52.637  
#------------------------------------------------------------------------------------------------------------------------
Path 17: MET (47.044 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[35]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.554 (P)    0.000 (I)
            Arrival:=  100.002        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.688
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.644
              Slack:=   47.044

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.608   52.331  
  u_mtm_Alu_serializer/g2645/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.313   52.644  
  u_mtm_Alu_serializer/buffer_reg[35]/D           -      D          F     UCL_DFF               1  0.154   0.000   52.644  
#------------------------------------------------------------------------------------------------------------------------
Path 18: MET (47.044 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[31]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.684
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.640
              Slack:=   47.044

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.611   52.334  
  u_mtm_Alu_serializer/g2641/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.305   52.640  
  u_mtm_Alu_serializer/buffer_reg[31]/D           -      D          F     UCL_DFF               1  0.143   0.000   52.640  
#------------------------------------------------------------------------------------------------------------------------
Path 19: MET (47.045 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[39]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.552 (P)    0.000 (I)
            Arrival:=  100.001        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.687
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.642
              Slack:=   47.045

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.608   52.331  
  u_mtm_Alu_serializer/g2650/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.311   52.642  
  u_mtm_Alu_serializer/buffer_reg[39]/D           -      D          F     UCL_DFF               1  0.151   0.000   52.642  
#------------------------------------------------------------------------------------------------------------------------
Path 20: MET (47.045 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[50]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.555 (P)    0.000 (I)
            Arrival:=  100.004        0.000

              Setup:-    0.017
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.687
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.642
              Slack:=   47.045

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.603   52.326  
  u_mtm_Alu_serializer/g2664/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.316   52.642  
  u_mtm_Alu_serializer/buffer_reg[50]/D           -      D          F     UCL_DFF               1  0.153   0.000   52.642  
#------------------------------------------------------------------------------------------------------------------------
Path 21: MET (47.045 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[33]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.551 (P)    0.000 (I)
            Arrival:=  100.000        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.687
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.642
              Slack:=   47.045

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.612   52.335  
  u_mtm_Alu_serializer/g2629/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.307   52.642  
  u_mtm_Alu_serializer/buffer_reg[33]/D           -      D          F     UCL_DFF               1  0.147   0.000   52.642  
#------------------------------------------------------------------------------------------------------------------------
Path 22: MET (47.046 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[20]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.684
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.638
              Slack:=   47.046

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.610   52.333  
  u_mtm_Alu_serializer/g2682/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.305   52.638  
  u_mtm_Alu_serializer/buffer_reg[20]/D           -      D          F     UCL_DFF               1  0.141   0.000   52.638  
#------------------------------------------------------------------------------------------------------------------------
Path 23: MET (47.046 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[24]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.551 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.686
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.640
              Slack:=   47.046

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.609   52.333  
  u_mtm_Alu_serializer/g2634/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.308   52.640  
  u_mtm_Alu_serializer/buffer_reg[24]/D           -      D          F     UCL_DFF               1  0.146   0.000   52.640  
#------------------------------------------------------------------------------------------------------------------------
Path 24: MET (47.046 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[41]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.682
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.636
              Slack:=   47.046

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.606   52.329  
  u_mtm_Alu_serializer/g2652/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.307   52.636  
  u_mtm_Alu_serializer/buffer_reg[41]/D           -      D          F     UCL_DFF               1  0.147   0.000   52.636  
#------------------------------------------------------------------------------------------------------------------------
Path 25: MET (47.046 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[47]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.683
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.636
              Slack:=   47.046

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.605   52.328  
  u_mtm_Alu_serializer/g2660/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.308   52.636  
  u_mtm_Alu_serializer/buffer_reg[47]/D           -      D          F     UCL_DFF               1  0.144   0.000   52.636  
#------------------------------------------------------------------------------------------------------------------------
Path 26: MET (47.047 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[49]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.682
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.635
              Slack:=   47.047

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.606   52.329  
  u_mtm_Alu_serializer/g2662/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.306   52.635  
  u_mtm_Alu_serializer/buffer_reg[49]/D           -      D          F     UCL_DFF               1  0.147   0.000   52.635  
#------------------------------------------------------------------------------------------------------------------------
Path 27: MET (47.047 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[45]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.548 (P)    0.000 (I)
            Arrival:=   99.997        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.683
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.636
              Slack:=   47.047

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.603   52.326  
  u_mtm_Alu_serializer/g2657/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.310   52.636  
  u_mtm_Alu_serializer/buffer_reg[45]/D           -      D          F     UCL_DFF               1  0.152   0.000   52.636  
#------------------------------------------------------------------------------------------------------------------------
Path 28: MET (47.047 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[38]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.686
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.638
              Slack:=   47.047

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.608   52.331  
  u_mtm_Alu_serializer/g2649/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.307   52.638  
  u_mtm_Alu_serializer/buffer_reg[38]/D           -      D          F     UCL_DFF               1  0.146   0.000   52.638  
#------------------------------------------------------------------------------------------------------------------------
Path 29: MET (47.048 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[37]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.683
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.635
              Slack:=   47.048

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.605   52.328  
  u_mtm_Alu_serializer/g2647/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.307   52.635  
  u_mtm_Alu_serializer/buffer_reg[37]/D           -      D          F     UCL_DFF               1  0.143   0.000   52.635  
#------------------------------------------------------------------------------------------------------------------------
Path 30: MET (47.048 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[22]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.552 (P)    0.000 (I)
            Arrival:=  100.001        0.000

              Setup:-    0.012
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.689
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.641
              Slack:=   47.048

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.612   52.335  
  u_mtm_Alu_serializer/g2684/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.306   52.641  
  u_mtm_Alu_serializer/buffer_reg[22]/D           -      D          F     UCL_DFF               1  0.143   0.000   52.641  
#------------------------------------------------------------------------------------------------------------------------
Path 31: MET (47.048 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[48]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.685
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.637
              Slack:=   47.048

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.607   52.330  
  u_mtm_Alu_serializer/g2661/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.307   52.637  
  u_mtm_Alu_serializer/buffer_reg[48]/D           -      D          F     UCL_DFF               1  0.145   0.000   52.637  
#------------------------------------------------------------------------------------------------------------------------
Path 32: MET (47.049 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[27]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.684
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.635
              Slack:=   47.049

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.604   52.327  
  u_mtm_Alu_serializer/g2637/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.307   52.635  
  u_mtm_Alu_serializer/buffer_reg[27]/D           -      D          F     UCL_DFF               1  0.142   0.000   52.635  
#------------------------------------------------------------------------------------------------------------------------
Path 33: MET (47.050 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[29]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.683
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.633
              Slack:=   47.050

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.602   52.325  
  u_mtm_Alu_serializer/g2639/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.308   52.633  
  u_mtm_Alu_serializer/buffer_reg[29]/D           -      D          F     UCL_DFF               1  0.148   0.000   52.633  
#------------------------------------------------------------------------------------------------------------------------
Path 34: MET (47.051 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[46]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.553 (P)    0.000 (I)
            Arrival:=  100.001        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.688
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.638
              Slack:=   47.051

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.608   52.331  
  u_mtm_Alu_serializer/g2658/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.306   52.638  
  u_mtm_Alu_serializer/buffer_reg[46]/D           -      D          F     UCL_DFF               1  0.145   0.000   52.638  
#------------------------------------------------------------------------------------------------------------------------
Path 35: MET (47.051 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[23]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.684
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.633
              Slack:=   47.051

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.604   52.327  
  u_mtm_Alu_serializer/g2656/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.306   52.633  
  u_mtm_Alu_serializer/buffer_reg[23]/D           -      D          F     UCL_DFF               1  0.141   0.000   52.633  
#------------------------------------------------------------------------------------------------------------------------
Path 36: MET (47.052 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[28]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.549 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.683
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.632
              Slack:=   47.052

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.605   52.328  
  u_mtm_Alu_serializer/g2638/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.303   52.632  
  u_mtm_Alu_serializer/buffer_reg[28]/D           -      D          F     UCL_DFF               1  0.142   0.000   52.632  
#------------------------------------------------------------------------------------------------------------------------
Path 37: MET (47.052 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[30]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.998        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.685
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.633
              Slack:=   47.052

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.604   52.327  
  u_mtm_Alu_serializer/g2640/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.305   52.633  
  u_mtm_Alu_serializer/buffer_reg[30]/D           -      D          F     UCL_DFF               1  0.138   0.000   52.633  
#------------------------------------------------------------------------------------------------------------------------
Path 38: MET (47.055 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[13]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.547 (P)    0.000 (I)
            Arrival:=   99.996        0.000

              Setup:-    0.017
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.679
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.624
              Slack:=   47.055

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.591   52.314  
  u_mtm_Alu_serializer/g2675/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.075   0.310   52.624  
  u_mtm_Alu_serializer/buffer_reg[13]/D           -      D          F     UCL_DFF               1  0.145   0.000   52.624  
#------------------------------------------------------------------------------------------------------------------------
Path 39: MET (47.055 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[25]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.547 (P)    0.000 (I)
            Arrival:=   99.996        0.000

              Setup:-    0.012
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.684
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.629
              Slack:=   47.055

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.603   52.326  
  u_mtm_Alu_serializer/g2635/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.303   52.629  
  u_mtm_Alu_serializer/buffer_reg[25]/D           -      D          F     UCL_DFF               1  0.141   0.000   52.629  
#------------------------------------------------------------------------------------------------------------------------
Path 40: MET (47.057 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[40]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.554 (P)    0.000 (I)
            Arrival:=  100.003        0.000

              Setup:-    0.012
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.691
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.635
              Slack:=   47.057

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.608   52.331  
  u_mtm_Alu_serializer/g2651/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.078   0.303   52.635  
  u_mtm_Alu_serializer/buffer_reg[40]/D           -      D          F     UCL_DFF               1  0.140   0.000   52.635  
#------------------------------------------------------------------------------------------------------------------------
Path 41: MET (47.057 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[5]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.548 (P)    0.000 (I)
            Arrival:=   99.997        0.000

              Setup:-    0.017
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.680
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.623
              Slack:=   47.057

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.591   52.314  
  u_mtm_Alu_serializer/g2665/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.075   0.309   52.623  
  u_mtm_Alu_serializer/buffer_reg[5]/D            -      D          F     UCL_DFF               1  0.145   0.000   52.623  
#------------------------------------------------------------------------------------------------------------------------
Path 42: MET (47.060 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[51]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.555 (P)    0.000 (I)
            Arrival:=  100.004        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.690
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.630
              Slack:=   47.060

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.601   52.324  
  u_mtm_Alu_serializer/g2648/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.305   52.630  
  u_mtm_Alu_serializer/buffer_reg[51]/D           -      D          F     UCL_DFF               1  0.139   0.000   52.630  
#------------------------------------------------------------------------------------------------------------------------
Path 43: MET (47.060 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[18]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.553 (P)    0.000 (I)
            Arrival:=  100.001        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.686
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.626
              Slack:=   47.060

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.595   52.319  
  u_mtm_Alu_serializer/g2680/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.076   0.307   52.626  
  u_mtm_Alu_serializer/buffer_reg[18]/D           -      D          F     UCL_DFF               1  0.145   0.000   52.626  
#------------------------------------------------------------------------------------------------------------------------
Path 44: MET (47.061 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[17]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.554 (P)    0.000 (I)
            Arrival:=  100.002        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.688
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.627
              Slack:=   47.061

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.598   52.321  
  u_mtm_Alu_serializer/g2679/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.076   0.306   52.627  
  u_mtm_Alu_serializer/buffer_reg[17]/D           -      D          F     UCL_DFF               1  0.140   0.000   52.627  
#------------------------------------------------------------------------------------------------------------------------
Path 45: MET (47.061 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[2]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.548 (P)    0.000 (I)
            Arrival:=   99.997        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.681
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.620
              Slack:=   47.061

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.591   52.314  
  u_mtm_Alu_serializer/g2630/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.075   0.306   52.620  
  u_mtm_Alu_serializer/buffer_reg[2]/D            -      D          F     UCL_DFF               1  0.139   0.000   52.620  
#------------------------------------------------------------------------------------------------------------------------
Path 46: MET (47.062 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[26]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.555 (P)    0.000 (I)
            Arrival:=  100.004        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.690
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.628
              Slack:=   47.062

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.600   52.324  
  u_mtm_Alu_serializer/g2636/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.077   0.304   52.628  
  u_mtm_Alu_serializer/buffer_reg[26]/D           -      D          F     UCL_DFF               1  0.137   0.000   52.628  
#------------------------------------------------------------------------------------------------------------------------
Path 47: MET (47.063 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[15]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.553 (P)    0.000 (I)
            Arrival:=  100.001        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.687
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.625
              Slack:=   47.063

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.597   52.320  
  u_mtm_Alu_serializer/g2677/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.076   0.305   52.625  
  u_mtm_Alu_serializer/buffer_reg[15]/D           -      D          F     UCL_DFF               1  0.140   0.000   52.625  
#------------------------------------------------------------------------------------------------------------------------
Path 48: MET (47.064 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[16]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.553 (P)    0.000 (I)
            Arrival:=  100.001        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.687
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.623
              Slack:=   47.064

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.595   52.318  
  u_mtm_Alu_serializer/g2678/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.076   0.305   52.623  
  u_mtm_Alu_serializer/buffer_reg[16]/D           -      D          F     UCL_DFF               1  0.141   0.000   52.623  
#------------------------------------------------------------------------------------------------------------------------
Path 49: MET (47.065 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[7]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.550 (P)    0.000 (I)
            Arrival:=   99.999        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.683
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.618
              Slack:=   47.065

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.587   52.310  
  u_mtm_Alu_serializer/g2670/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.074   0.308   52.618  
  u_mtm_Alu_serializer/buffer_reg[7]/D            -      D          F     UCL_DFF               1  0.142   0.000   52.618  
#------------------------------------------------------------------------------------------------------------------------
Path 50: MET (47.065 ns) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[3]/CLK->D
               View: WC_av
              Group: clk
         Startpoint: (F) rst_n
              Clock: (R) clk
           Endpoint: (F) u_mtm_Alu_serializer/buffer_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  100.000        0.000
        Src Latency:+   -0.551        0.000
        Net Latency:+    0.548 (P)    0.000 (I)
            Arrival:=   99.997        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   99.681
       Launch Clock:=    0.000
        Input Delay:+   50.000
          Data Path:+    2.617
              Slack:=   47.065

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -      rst_n      F     (arrival)            56  0.200   0.002   50.002  
  FE_OFC1_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF4             62  0.204   0.636   50.637  
  FE_OFC2_rst_n/AUS                               -      EIN->AUS   F     UCL_BUF              21  1.141   0.587   51.225  
  u_mtm_Alu_serializer/g2762/AUS                  -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.744   0.194   51.419  
  u_mtm_Alu_serializer/g2708/AUS                  -      EIN1->AUS  F     UCL_NOR2              1  0.275   0.102   51.521  
  u_mtm_Alu_serializer/g2705/AUS                  -      EIN0->AUS  R     UCL_NAND2A            3  0.149   0.117   51.638  
  u_mtm_Alu_serializer/FE_DBTC0_n_76/AUS          -      EIN->AUS   F     UCL_INV               1  0.182   0.085   51.723  
  u_mtm_Alu_serializer/FE_OFC0_FE_DBTN0_n_76/AUS  -      EIN->AUS   F     UCL_BUF4             57  0.113   0.588   52.311  
  u_mtm_Alu_serializer/g2659/AUS                  -      EIN1->AUS  F     UCL_AON2B_2           1  1.074   0.306   52.617  
  u_mtm_Alu_serializer/buffer_reg[3]/D            -      D          F     UCL_DFF               1  0.139   0.000   52.617  
#------------------------------------------------------------------------------------------------------------------------

