Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 20 12:12:42 2021
| Host         : Robins-Pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xillydemo_timing_summary_routed.rpt -pb xillydemo_timing_summary_routed.pb -rpx xillydemo_timing_summary_routed.rpx -warn_on_violation
| Design       : xillydemo
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.002        0.000                      0                12051        0.039        0.000                      0                12051        3.750        0.000                       0                  4755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          3.002        0.000                      0                11123        0.039        0.000                      0                11123        3.750        0.000                       0                  4755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               3.387        0.000                      0                  928        0.571        0.000                      0                  928  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 top_md4_core1/FSM_sequential_state_msg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/int_msg_md4_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.580ns (8.817%)  route 5.998ns (91.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.843     3.137    top_md4_core1/xillybus_bus_clk
    SLICE_X47Y104        FDCE                                         r  top_md4_core1/FSM_sequential_state_msg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.456     3.593 f  top_md4_core1/FSM_sequential_state_msg_reg[0]/Q
                         net (fo=70, routed)          3.108     6.701    top_md4_core1/state_msg[0]
    SLICE_X31Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.825 r  top_md4_core1/int_msg_md4[127]_i_1/O
                         net (fo=128, routed)         2.890     9.715    top_md4_core1/int_msg_md4
    SLICE_X49Y106        FDCE                                         r  top_md4_core1/int_msg_md4_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.651    12.830    top_md4_core1/xillybus_bus_clk
    SLICE_X49Y106        FDCE                                         r  top_md4_core1/int_msg_md4_reg[29]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X49Y106        FDCE (Setup_fdce_C_CE)      -0.205    12.718    top_md4_core1/int_msg_md4_reg[29]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.654ns (39.848%)  route 4.006ns (60.152%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.696     2.990    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X61Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.419     3.409 f  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=163, routed)         2.307     5.716    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.327     6.043 f  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11/O
                         net (fo=85, routed)          1.108     7.151    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.348     7.499 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_B591/O
                         net (fo=1, routed)           0.592     8.090    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_B[4]
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.214 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[4]/O
                         net (fo=1, routed)           0.000     8.214    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[4]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.746    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[7]
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.860    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[11]
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.974    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[15]
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.088    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[19]
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.202    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[23]
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.316    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[27]
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.650 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[28]_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.650    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1105[29]
    SLICE_X37Y88         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.476    12.655    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y88         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.062    12.692    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_13/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 2.330ns (35.068%)  route 4.314ns (64.931%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.696     2.990    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X61Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=163, routed)         2.307     5.716    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.327     6.043 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11/O
                         net (fo=85, routed)          1.592     7.635    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.348     7.983 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[1]1/O
                         net (fo=1, routed)           0.406     8.389    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[1]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.513 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[1]/O
                         net (fo=1, routed)           0.000     8.513    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.063    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[3]
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.177    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[7]
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     9.300    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[11]
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.634 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[12]_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.634    xillybus_ins/xillybus_core_ins/Result[13]2
    SLICE_X45Y75         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.461    12.640    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X45Y75         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_13/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)        0.062    12.677    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_13
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 2.633ns (39.658%)  route 4.006ns (60.342%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.696     2.990    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X61Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.419     3.409 f  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=163, routed)         2.307     5.716    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.327     6.043 f  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11/O
                         net (fo=85, routed)          1.108     7.151    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.348     7.499 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_B591/O
                         net (fo=1, routed)           0.592     8.090    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_B[4]
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.214 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[4]/O
                         net (fo=1, routed)           0.000     8.214    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[4]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.746    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[7]
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.860    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[11]
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.974    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[15]
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.088    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[19]
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.202    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[23]
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.316    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[27]
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.629 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[28]_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.629    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1105[31]
    SLICE_X37Y88         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.476    12.655    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y88         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.062    12.692    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_15/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.309ns (34.863%)  route 4.314ns (65.137%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.696     2.990    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X61Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=163, routed)         2.307     5.716    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.327     6.043 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11/O
                         net (fo=85, routed)          1.592     7.635    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.348     7.983 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[1]1/O
                         net (fo=1, routed)           0.406     8.389    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[1]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.513 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[1]/O
                         net (fo=1, routed)           0.000     8.513    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_lut[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.063    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[3]
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.177    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[7]
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     9.300    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[11]
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.613 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Maccum_send_transmitted_DWs_cy[12]_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.613    xillybus_ins/xillybus_core_ins/Result[15]2
    SLICE_X45Y75         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.461    12.640    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X45Y75         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_15/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)        0.062    12.677    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_transmitted_DWs_15
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_12/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.580ns (9.329%)  route 5.637ns (90.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.627     2.921    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X51Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=113, routed)         4.228     7.605    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.729 r  xillybus_ins/xillybus_core_ins/messages_ins/_n05421/O
                         net (fo=12, routed)          1.409     9.138    xillybus_ins/xillybus_core_ins/messages_ins/_n0542
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.535    12.714    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_12/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X62Y85         FDRE (Setup_fdre_C_R)       -0.524    12.265    xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_12
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_13/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.580ns (9.329%)  route 5.637ns (90.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.627     2.921    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X51Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=113, routed)         4.228     7.605    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.729 r  xillybus_ins/xillybus_core_ins/messages_ins/_n05421/O
                         net (fo=12, routed)          1.409     9.138    xillybus_ins/xillybus_core_ins/messages_ins/_n0542
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.535    12.714    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_13/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X62Y85         FDRE (Setup_fdre_C_R)       -0.524    12.265    xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_13
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_25/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.580ns (9.329%)  route 5.637ns (90.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.627     2.921    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X51Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=113, routed)         4.228     7.605    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.729 r  xillybus_ins/xillybus_core_ins/messages_ins/_n05421/O
                         net (fo=12, routed)          1.409     9.138    xillybus_ins/xillybus_core_ins/messages_ins/_n0542
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_25/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.535    12.714    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_25/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X62Y85         FDRE (Setup_fdre_C_R)       -0.524    12.265    xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_25
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_3/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.580ns (9.329%)  route 5.637ns (90.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.627     2.921    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X51Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=113, routed)         4.228     7.605    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.729 r  xillybus_ins/xillybus_core_ins/messages_ins/_n05421/O
                         net (fo=12, routed)          1.409     9.138    xillybus_ins/xillybus_core_ins/messages_ins/_n0542
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.535    12.714    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X62Y85         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_3/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X62Y85         FDRE (Setup_fdre_C_R)       -0.524    12.265    xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_w0_3
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.559ns (38.978%)  route 4.006ns (61.022%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.696     2.990    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X61Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.419     3.409 f  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=163, routed)         2.307     5.716    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.327     6.043 f  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]11/O
                         net (fo=85, routed)          1.108     7.151    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_length[10]_queue_first_length[10]_mux_172_OUT[0]1
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.348     7.499 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_B591/O
                         net (fo=1, routed)           0.592     8.090    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_B[4]
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.214 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[4]/O
                         net (fo=1, routed)           0.000     8.214    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[4]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.746 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.746    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[7]
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.860    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[11]
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.974    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[15]
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.088    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[19]
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.202    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[23]
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.316    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[27]
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.555 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[28]_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.555    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1105[30]
    SLICE_X37Y88         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.476    12.655    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y88         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.062    12.692    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_27/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_27/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.659%)  route 0.233ns (62.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.556     0.892    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X41Y95         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_27/Q
                         net (fo=5, routed)           0.233     1.266    xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data[27]
    SLICE_X50Y96         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.820     1.186    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X50Y96         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_27/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.076     1.227    xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_27
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.557     0.893    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y97         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.100     1.134    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X36Y96         SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.824     1.190    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y96         SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.555     0.891    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.119     1.151    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X38Y91         SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.823     1.189    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.564     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X55Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/Q
                         net (fo=1, routed)           0.274     1.315    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y28         RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.872     1.238    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y28         RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.974    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.270    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.710%)  route 0.234ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.551     0.887    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X50Y90         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_3/Q
                         net (fo=7, routed)           0.234     1.269    xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/DIB1
    SLICE_X46Y89         RAMD32                                       r  xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.822     1.188    xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/WCLK
    SLICE_X46Y89         RAMD32                                       r  xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/RAMB_D1/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.224    xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.873%)  route 0.275ns (66.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.564     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X55Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/Q
                         net (fo=1, routed)           0.275     1.316    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y28         RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.872     1.238    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y28         RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.974    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.270    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_5_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_req/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.891%)  route 0.211ns (53.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.553     0.889    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X48Y89         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_5_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_5_ack/Q
                         net (fo=1, routed)           0.211     1.240    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_5_ack
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.045     1.285 r  xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_req_glue_set/O
                         net (fo=1, routed)           0.000     1.285    xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_req_glue_set
    SLICE_X51Y86         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_req/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.815     1.181    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X51Y86         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_req/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.092     1.238    xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_req
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.742%)  route 0.277ns (66.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.564     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X55Y76         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/Q
                         net (fo=1, routed)           0.277     1.317    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y28         RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.872     1.238    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y28         RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.974    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.270    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 top_md4_core1/cache_array_reg[6][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.306ns (72.957%)  route 0.113ns (27.043%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.629     0.965    top_md4_core1/xillybus_bus_clk
    SLICE_X50Y116        FDCE                                         r  top_md4_core1/cache_array_reg[6][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.164     1.129 r  top_md4_core1/cache_array_reg[6][22]/Q
                         net (fo=1, routed)           0.113     1.242    top_md4_core1/cache_array_reg[6][22]
    SLICE_X49Y116        LUT6 (Prop_lut6_I1_O)        0.045     1.287 r  top_md4_core1/data[22]_i_5/O
                         net (fo=1, routed)           0.000     1.287    top_md4_core1/data[22]_i_5_n_0
    SLICE_X49Y116        MUXF7 (Prop_muxf7_I1_O)      0.074     1.361 r  top_md4_core1/data_reg[22]_i_2/O
                         net (fo=1, routed)           0.000     1.361    top_md4_core1/data_reg[22]_i_2_n_0
    SLICE_X49Y116        MUXF8 (Prop_muxf8_I0_O)      0.023     1.384 r  top_md4_core1/data_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.384    top_md4_core1/cache_array[0]__479[22]
    SLICE_X49Y116        FDRE                                         r  top_md4_core1/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.903     1.269    top_md4_core1/xillybus_bus_clk
    SLICE_X49Y116        FDRE                                         r  top_md4_core1/data_reg[22]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.105     1.335    top_md4_core1/data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_13/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.401%)  route 0.226ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.557     0.893    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X45Y98         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_13/Q
                         net (fo=7, routed)           0.226     1.260    xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data[13]
    SLICE_X50Y98         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.821     1.187    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X50Y98         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_13/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.052     1.204    xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_13
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29  fifo_32_from_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29  fifo_32_from_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38  fifo_32_to_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38  fifo_32_to_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44  top_md4_core1/md4_core_inst/dp_ram_inst_mem/dp_ram_inst_mem_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44  top_md4_core1/md4_core_inst/dp_ram_inst_mem/dp_ram_inst_mem_1/CLKBWRCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y78  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y78  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y78  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y78  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y74  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y74  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y74  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y74  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y74  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y74  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/int_msg_md4_reg[101]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.580ns (9.582%)  route 5.473ns (90.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.652     9.059    top_md4_core1/rst
    SLICE_X28Y109        FDCE                                         f  top_md4_core1/int_msg_md4_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/xillybus_bus_clk
    SLICE_X28Y109        FDCE                                         r  top_md4_core1/int_msg_md4_reg[101]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X28Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/int_msg_md4_reg[101]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/int_msg_md4_reg[113]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.580ns (9.582%)  route 5.473ns (90.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.652     9.059    top_md4_core1/rst
    SLICE_X28Y109        FDCE                                         f  top_md4_core1/int_msg_md4_reg[113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/xillybus_bus_clk
    SLICE_X28Y109        FDCE                                         r  top_md4_core1/int_msg_md4_reg[113]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X28Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/int_msg_md4_reg[113]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/int_msg_md4_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.580ns (9.582%)  route 5.473ns (90.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.652     9.059    top_md4_core1/rst
    SLICE_X28Y109        FDCE                                         f  top_md4_core1/int_msg_md4_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/xillybus_bus_clk
    SLICE_X28Y109        FDCE                                         r  top_md4_core1/int_msg_md4_reg[40]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X28Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/int_msg_md4_reg[40]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/int_msg_md4_reg[43]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.580ns (9.582%)  route 5.473ns (90.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.652     9.059    top_md4_core1/rst
    SLICE_X28Y109        FDCE                                         f  top_md4_core1/int_msg_md4_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/xillybus_bus_clk
    SLICE_X28Y109        FDCE                                         r  top_md4_core1/int_msg_md4_reg[43]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X28Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/int_msg_md4_reg[43]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/int_msg_md4_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.580ns (9.582%)  route 5.473ns (90.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.652     9.059    top_md4_core1/rst
    SLICE_X28Y109        FDCE                                         f  top_md4_core1/int_msg_md4_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/xillybus_bus_clk
    SLICE_X28Y109        FDCE                                         r  top_md4_core1/int_msg_md4_reg[49]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X28Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/int_msg_md4_reg[49]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/int_msg_md4_reg[81]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 0.580ns (9.582%)  route 5.473ns (90.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.652     9.059    top_md4_core1/rst
    SLICE_X28Y109        FDCE                                         f  top_md4_core1/int_msg_md4_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/xillybus_bus_clk
    SLICE_X28Y109        FDCE                                         r  top_md4_core1/int_msg_md4_reg[81]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X28Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/int_msg_md4_reg[81]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/md4_core_inst/reg_md4_msg(101)/CLR
                            (101)
          (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.647     9.054    top_md4_core1/md4_core_inst/rst
    SLICE_X29Y109        FDCE                                         f  top_md4_core1/md4_core_inst/reg_md4_msg(101)/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/md4_core_inst/clk
    SLICE_X29Y109        FDCE                                         r  top_md4_core1/md4_core_inst/reg_md4_msg(101)/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/md4_core_inst/reg_md4_msg(101)
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/md4_core_inst/reg_md4_msg(112)/CLR
                            (112)
          (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.647     9.054    top_md4_core1/md4_core_inst/rst
    SLICE_X29Y109        FDCE                                         f  top_md4_core1/md4_core_inst/reg_md4_msg(112)/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/md4_core_inst/clk
    SLICE_X29Y109        FDCE                                         r  top_md4_core1/md4_core_inst/reg_md4_msg(112)/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/md4_core_inst/reg_md4_msg(112)
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/md4_core_inst/reg_md4_msg(40)/CLR
                            (40)
          (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.647     9.054    top_md4_core1/md4_core_inst/rst
    SLICE_X29Y109        FDCE                                         f  top_md4_core1/md4_core_inst/reg_md4_msg(40)/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/md4_core_inst/clk
    SLICE_X29Y109        FDCE                                         r  top_md4_core1/md4_core_inst/reg_md4_msg(40)/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/md4_core_inst/reg_md4_msg(40)
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/md4_core_inst/reg_md4_msg(49)/CLR
                            (49)
          (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.712     3.006    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X57Y94         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_open/Q
                         net (fo=3, routed)           0.821     4.283    xillybus_ins/user_w_write_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        4.647     9.054    top_md4_core1/md4_core_inst/rst
    SLICE_X29Y109        FDCE                                         f  top_md4_core1/md4_core_inst/reg_md4_msg(49)/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        1.697    12.876    top_md4_core1/md4_core_inst/clk
    SLICE_X29Y109        FDCE                                         r  top_md4_core1/md4_core_inst/reg_md4_msg(49)/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.446    top_md4_core1/md4_core_inst/reg_md4_msg(49)
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  3.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/cache_array_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.414%)  route 0.644ns (77.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.468     1.744    top_md4_core1/rst
    SLICE_X61Y101        FDCE                                         f  top_md4_core1/cache_array_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X61Y101        FDCE                                         r  top_md4_core1/cache_array_reg[6][0]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X61Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    top_md4_core1/cache_array_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/cache_array_reg[6][24]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.414%)  route 0.644ns (77.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.468     1.744    top_md4_core1/rst
    SLICE_X61Y101        FDCE                                         f  top_md4_core1/cache_array_reg[6][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X61Y101        FDCE                                         r  top_md4_core1/cache_array_reg[6][24]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X61Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    top_md4_core1/cache_array_reg[6][24]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/cache_array_reg[4][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.297%)  route 0.648ns (77.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.472     1.749    top_md4_core1/rst
    SLICE_X60Y101        FDCE                                         f  top_md4_core1/cache_array_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X60Y101        FDCE                                         r  top_md4_core1/cache_array_reg[4][0]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    top_md4_core1/cache_array_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/ram_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.215%)  route 0.691ns (78.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.515     1.791    top_md4_core1/rst
    SLICE_X62Y101        FDCE                                         f  top_md4_core1/ram_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X62Y101        FDCE                                         r  top_md4_core1/ram_addr_reg[0]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    top_md4_core1/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/ram_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.215%)  route 0.691ns (78.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.515     1.791    top_md4_core1/rst
    SLICE_X62Y101        FDCE                                         f  top_md4_core1/ram_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X62Y101        FDCE                                         r  top_md4_core1/ram_addr_reg[1]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    top_md4_core1/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/ram_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.215%)  route 0.691ns (78.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.515     1.791    top_md4_core1/rst
    SLICE_X62Y101        FDCE                                         f  top_md4_core1/ram_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X62Y101        FDCE                                         r  top_md4_core1/ram_addr_reg[2]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    top_md4_core1/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/ram_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.215%)  route 0.691ns (78.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.515     1.791    top_md4_core1/rst
    SLICE_X62Y101        FDCE                                         f  top_md4_core1/ram_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X62Y101        FDCE                                         r  top_md4_core1/ram_addr_reg[3]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    top_md4_core1/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/ram_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.215%)  route 0.691ns (78.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.515     1.791    top_md4_core1/rst
    SLICE_X62Y101        FDCE                                         f  top_md4_core1/ram_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.935     1.301    top_md4_core1/xillybus_bus_clk
    SLICE_X62Y101        FDCE                                         r  top_md4_core1/ram_addr_reg[4]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    top_md4_core1/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/cache_array_reg[11][0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.864%)  route 0.705ns (79.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.530     1.806    top_md4_core1/rst
    SLICE_X58Y101        FDCE                                         f  top_md4_core1/cache_array_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.934     1.300    top_md4_core1/xillybus_bus_clk
    SLICE_X58Y101        FDCE                                         r  top_md4_core1/cache_array_reg[11][0]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    top_md4_core1/cache_array_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_md4_core1/cache_array_reg[11][11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.864%)  route 0.705ns (79.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.579     0.915    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X63Y93         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open/Q
                         net (fo=7, routed)           0.176     1.231    xillybus_ins/user_r_read_32_open
    SLICE_X60Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.276 f  xillybus_ins/md4_core_inst_i_1/O
                         net (fo=1026, routed)        0.530     1.806    top_md4_core1/rst
    SLICE_X58Y101        FDCE                                         f  top_md4_core1/cache_array_reg[11][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4756, routed)        0.934     1.300    top_md4_core1/xillybus_bus_clk
    SLICE_X58Y101        FDCE                                         r  top_md4_core1/cache_array_reg[11][11]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    top_md4_core1/cache_array_reg[11][11]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.608    





