<?xml version="1.0" encoding="UTF-8" standalone="no"?>

<board schema_version="2.2" vendor="opalkelly.com" name="SZG_ENET1G" display_name="SZG_ENET1G Peripheral" url="https://docs.opalkelly.com/syzygy-peripherals/szg-enet1g/" preset_file="preset.xml" supports_ced="false">
    <file_version>1.0</file_version> 
    
    <description>SZG_ENET1G Peripheral</description>
    
        <compatible_board_revisions>
           <revision id="0">RevB</revision>
        </compatible_board_revisions>
    
    <components>
    
        <component name="szg_port_std" type="connector" sub_type="som" display_name="SZG_ENET1G (STD)">
            <pins>
                <pin index="0"  name="RX_CTL_1" ></pin> 
                <pin index="1"  name="RESET_ENET_N" ></pin> 
                <pin index="2"  name="TX_CTL_1" ></pin> 
                <pin index="3"  name="INT_N" ></pin> 
                <pin index="4"  name="RXD3" ></pin> 
                <pin index="5"  name="TXD0" ></pin> 
                <pin index="6"  name="RXD2" ></pin> 
                <pin index="7"  name="TXD1" ></pin> 
                <pin index="8"  name="RXD1" ></pin> 
                <pin index="9"  name="TXD2" ></pin> 
                <pin index="10" name="RXD0"  ></pin> 
                <pin index="11" name="TXD3" ></pin> 
                <pin index="12" name="EEPROM_SCL" ></pin> 
                <pin index="13" name="MDC_1" ></pin> 
                <pin index="14" name="EEPROM_SDA" ></pin> 
                <pin index="15" name="MDIO_1" ></pin> 
                <pin index="16" name="unconnected"  ></pin> 
                <pin index="17" name="unconnected"  ></pin> 
                <pin index="18" name="unconnected"  ></pin> 
                <pin index="19" name="unconnected"  ></pin> 
                <pin index="20" name="unconnected"  ></pin> 
                <pin index="21" name="unconnected"  ></pin> 
                <pin index="22" name="unconnected" ></pin> 
                <pin index="23" name="unconnected" ></pin> 
                <pin index="24" name="unconnected" ></pin> 
                <pin index="25" name="unconnected" ></pin> 
                <pin index="26" name="unconnected" ></pin> 
                <pin index="27" name="unconnected" ></pin> 
                <pin index="28" name="RX_CLK" ></pin> 
                <pin index="29" name="TX_CLK" ></pin> 
                <pin index="30" name="unconnected" ></pin> 
                <pin index="31" name="unconnected" ></pin> 
            </pins>
            <interfaces>
                <interface mode="master" name="rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="phy_onboard" preset_proc="rgmii_preset">
                  <description>Primary interface to communicate with ethernet phy in RGMII mode</description>
                  <port_maps>
                    <port_map logical_port="RD" physical_port="rgmii_rxd" dir="in" left="3" right="0"> 
                      <pin_maps>
                        <pin_map port_index="0" component_pin="RXD0"/> 
                        <pin_map port_index="1" component_pin="RXD1"/> 
                        <pin_map port_index="2" component_pin="RXD2"/> 
                        <pin_map port_index="3" component_pin="RXD3"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="RX_CTL" physical_port="rgmii_rx_ctl" dir="in">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="RX_CTL_1"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="RXC" physical_port="rgmii_rxc" dir="in">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="RX_CLK"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="TD" physical_port="rgmii_txd" dir="out" left="3" right="0"> 
                      <pin_maps>
                        <pin_map port_index="0" component_pin="TXD0"/> 
                        <pin_map port_index="1" component_pin="TXD1"/> 
                        <pin_map port_index="2" component_pin="TXD2"/> 
                        <pin_map port_index="3" component_pin="TXD3"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="TX_CTL" physical_port="rgmii_tx_ctl" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="TX_CTL_1"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="TXC" physical_port="rgmii_txc" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="TX_CLK"/> 
                      </pin_maps>
                    </port_map>
                  </port_maps>
                </interface>
                
                <interface mode="master" name="mdio_io" type="xilinx.com:interface:mdio_io:1.0" of_component="mdio_io">
                  <description>Secondary interface to communicate with ethernet phy.</description>
                  <preferred_ips>
                    <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="0"/>
                  </preferred_ips>
                  <port_maps>
                    <port_map logical_port="IO" physical_port="mdio_io" dir="inout">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="MDIO_1"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="MDC" physical_port="mdio_io_mdc" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="MDC_1"/> 
                      </pin_maps>
                    </port_map>
                  </port_maps>
                </interface>
                
                <interface mode="master" name="enet1g_resetn" type="xilinx.com:interface:gpio_rtl:1.0" of_component="enet1g_resetn" preset_proc="enet1g_resetn_Preset">
                  <preferred_ips>
                    <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                  </preferred_ips>
                  <port_maps>
                    <port_map logical_port="TRI_O" physical_port="leds_1bits_tri_o" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="RESET_ENET_N"/>
                      </pin_maps>
                    </port_map>
                  </port_maps>
                </interface>
                    
                    
                <interface mode="master" name="iic_eeprom" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_eeprom">
                      <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
                      </preferred_ips>
                      <port_maps>
                        <port_map logical_port="SDA_I" physical_port="iic0_main_sda_i" dir="inout">
                          <pin_maps>
                            <pin_map port_index="0" component_pin="EEPROM_SDA"/>
                          </pin_maps>
                        </port_map>
                        <port_map logical_port="SDA_O" physical_port="iic0_main_sda_o" dir="inout">
                          <pin_maps>
                            <pin_map port_index="0" component_pin="EEPROM_SDA"/>
                          </pin_maps>
                        </port_map>
                        <port_map logical_port="SDA_T" physical_port="iic0_main_sda_t" dir="inout">
                          <pin_maps>
                            <pin_map port_index="0" component_pin="EEPROM_SDA"/>
                          </pin_maps>
                        </port_map>
                        <port_map logical_port="SCL_I" physical_port="iic0_main_scl_i" dir="inout">
                          <pin_maps>
                            <pin_map port_index="0" component_pin="EEPROM_SCL"/>
                          </pin_maps>
                        </port_map>
                        <port_map logical_port="SCL_O" physical_port="iic0_main_scl_o" dir="inout">
                          <pin_maps>
                            <pin_map port_index="0" component_pin="EEPROM_SCL"/>
                          </pin_maps>
                        </port_map>
                        <port_map logical_port="SCL_T" physical_port="iic0_main_scl_t" dir="inout">
                          <pin_maps>
                            <pin_map port_index="0" component_pin="EEPROM_SCL"/>
                          </pin_maps>
                        </port_map>
                      </port_maps>
                </interface>
            </interfaces>
        </component>
            
        <component name="iic_eeprom" display_name="EEPROM" type="chip" sub_type="mux" major_group="Miscellaneous">
          <description>MAC Address EEPROM</description>
        </component>
            
        <component name="enet1g_resetn" display_name="RESET_ENET_N" type="chip" sub_type="led" major_group="General Purpose Input or Output">
          <description>PHY reset for SZG-ENET1G</description>
        </component>
            
        <component name="mdio_io" display_name="MDIO IO" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="DP83867" vendor="Texas_Instruments" spec_url="www.ti.com">
          <description>Secondary interface to communicate with ethernet phy. Drop this into IPI after placing 'Onboard PHY'</description>
        </component>
            
        <component name="phy_onboard" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="DP83867" vendor="Texas_Instruments" spec_url="www.ti.com">
          <description>Primary interface to communicate with ethernet phy in RGMII mode</description>
          <component_modes>
            <component_mode name="rgmii" display_name="rgmii mode">
              <interfaces>
                <interface name="rgmii"/>
              </interfaces>
              <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="0"/>
              </preferred_ips>
            </component_mode>
          </component_modes>
        </component> 
    </components>
    
    <connections>
    
        <connection name="szg_port_std_phy_rgmii" component1="szg_port_std" component2="phy_onboard">
            <connection_map name="connection_1" typical_delay="5" c1_st_index="10" c1_end_index="10" c2_st_index="0" c2_end_index="0"/>
            <connection_map name="connection_2" typical_delay="5" c1_st_index="8" c1_end_index="8" c2_st_index="1" c2_end_index="1"/>
            <connection_map name="connection_3" typical_delay="5" c1_st_index="6" c1_end_index="6" c2_st_index="2" c2_end_index="2"/>
            <connection_map name="connection_4" typical_delay="5" c1_st_index="4" c1_end_index="4" c2_st_index="3" c2_end_index="3"/>
            <connection_map name="connection_5" typical_delay="5" c1_st_index="0" c1_end_index="0" c2_st_index="4" c2_end_index="4"/>
            <connection_map name="connection_6" typical_delay="5" c1_st_index="28" c1_end_index="28" c2_st_index="5" c2_end_index="5"/>
            <connection_map name="connection_7" typical_delay="5" c1_st_index="5" c1_end_index="5" c2_st_index="6" c2_end_index="6"/>
            <connection_map name="connection_8" typical_delay="5" c1_st_index="7" c1_end_index="7" c2_st_index="7" c2_end_index="7"/>
            <connection_map name="connection_9" typical_delay="5" c1_st_index="9" c1_end_index="9" c2_st_index="8" c2_end_index="8"/>
            <connection_map name="connection_10" typical_delay="5" c1_st_index="11" c1_end_index="11" c2_st_index="9" c2_end_index="9"/>
            <connection_map name="connection_11" typical_delay="5" c1_st_index="2" c1_end_index="2" c2_st_index="10" c2_end_index="10"/>
            <connection_map name="connection_12" typical_delay="5" c1_st_index="29" c1_end_index="29" c2_st_index="11" c2_end_index="11"/>
        </connection>

        <connection name="szg_port_std_mdio_io" component1="szg_port_std" component2="mdio_io">
            <connection_map name="connection_13" typical_delay="5" c1_st_index="15" c1_end_index="15" c2_st_index="0" c2_end_index="0"/>
            <connection_map name="connection_14" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="1" c2_end_index="1"/>
        </connection>

        <connection name="szg_port_std_enet1g_resetn" component1="szg_port_std" component2="enet1g_resetn">
            <connection_map name="connection_15" typical_delay="5" c1_st_index="1" c1_end_index="1" c2_st_index="0" c2_end_index="0"/>
        </connection>   

        <connection name="szg_port_std_iic_eeprom" component1="szg_port_std" component2="iic_eeprom">
            <connection_map name="szg_port_std_eeprom_sclk" typical_delay="5" c1_st_index="12" c1_end_index="12" c2_st_index="0" c2_end_index="0"/>
            <connection_map name="szg_port_std_eeprom_sda" typical_delay="5" c1_st_index="14" c1_end_index="14" c2_st_index="1" c2_end_index="1"/>
        </connection>
    
    </connections> 
    
</board>
