# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs_valid

.latch        n98 Memory[0][0]  2
.latch       n103 Memory[0][1]  2
.latch       n108 Memory[0][2]  2
.latch       n113 Memory[0][3]  2
.latch       n118 Memory[0][4]  2
.latch       n123 Memory[0][5]  2
.latch       n128 Memory[0][6]  2
.latch       n133 Memory[0][7]  2
.latch       n138 Memory[0][8]  2
.latch       n143 Memory[0][9]  2
.latch       n148 Memory[0][10]  2
.latch       n153 Memory[0][11]  2
.latch       n158 Memory[0][12]  2
.latch       n163 Memory[0][13]  2
.latch       n168 Memory[0][14]  2
.latch       n173 Memory[0][15]  2
.latch       n178 Memory[0][16]  2
.latch       n183 Memory[0][17]  2
.latch       n188 Memory[0][18]  2
.latch       n193 Memory[0][19]  2
.latch       n198 Memory[0][20]  2
.latch       n203 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n116
10 1
.names ins[0] ins_ready new_n117
11 1
.names new_n116 new_n117 n98
00 0
.names Memory[0][1] ins_ready new_n119
10 1
.names ins[1] ins_ready new_n120
11 1
.names new_n119 new_n120 n103
00 0
.names Memory[0][2] ins_ready new_n122
10 1
.names ins[2] ins_ready new_n123_1
11 1
.names new_n122 new_n123_1 n108
00 0
.names Memory[0][3] ins_ready new_n125
10 1
.names ins[3] ins_ready new_n126
11 1
.names new_n125 new_n126 n113
00 0
.names Memory[0][4] ins_ready new_n128_1
10 1
.names ins[4] ins_ready new_n129
11 1
.names new_n128_1 new_n129 n118
00 0
.names Memory[0][5] ins_ready new_n131
10 1
.names ins[5] ins_ready new_n132
11 1
.names new_n131 new_n132 n123
00 0
.names Memory[0][6] ins_ready new_n134
10 1
.names ins[6] ins_ready new_n135
11 1
.names new_n134 new_n135 n128
00 0
.names Memory[0][7] ins_ready new_n137
10 1
.names ins[7] ins_ready new_n138_1
11 1
.names new_n137 new_n138_1 n133
00 0
.names Memory[0][8] ins_ready new_n140
10 1
.names ins[8] ins_ready new_n141
11 1
.names new_n140 new_n141 n138
00 0
.names Memory[0][9] ins_ready new_n143_1
10 1
.names ins[9] ins_ready new_n144
11 1
.names new_n143_1 new_n144 n143
00 0
.names Memory[0][10] ins_ready new_n146
10 1
.names ins[10] ins_ready new_n147
11 1
.names new_n146 new_n147 n148
00 0
.names Memory[0][11] ins_ready new_n149
10 1
.names ins[11] ins_ready new_n150
11 1
.names new_n149 new_n150 n153
00 0
.names Memory[0][12] ins_ready new_n152
10 1
.names ins[12] ins_ready new_n153_1
11 1
.names new_n152 new_n153_1 n158
00 0
.names Memory[0][13] ins_ready new_n155
10 1
.names ins[13] ins_ready new_n156
11 1
.names new_n155 new_n156 n163
00 0
.names Memory[0][14] ins_ready new_n158_1
10 1
.names ins[14] ins_ready new_n159
11 1
.names new_n158_1 new_n159 n168
00 0
.names Memory[0][15] ins_ready new_n161
10 1
.names ins[15] ins_ready new_n162
11 1
.names new_n161 new_n162 n173
00 0
.names Memory[0][16] ins_ready new_n164
10 1
.names ins[16] ins_ready new_n165
11 1
.names new_n164 new_n165 n178
00 0
.names Memory[0][17] ins_ready new_n167
10 1
.names ins[17] ins_ready new_n168_1
11 1
.names new_n167 new_n168_1 n183
00 0
.names Memory[0][18] ins_ready new_n170
10 1
.names ins[18] ins_ready new_n171
11 1
.names new_n170 new_n171 n188
00 0
.names Memory[0][19] ins_ready new_n173_1
10 1
.names ins[19] ins_ready new_n174
11 1
.names new_n173_1 new_n174 n193
00 0
.names Memory[0][20] ins_ready new_n176
10 1
.names ins[20] ins_ready new_n177
11 1
.names new_n176 new_n177 n198
00 0
.names ins_valid ins_ready new_n179
01 1
.names rst new_n179 n203
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names control.valid_reg outs_valid
1 1
.end
