Analysis & Synthesis report for xram_sdram_vector
Tue Feb 14 14:29:22 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Gate-level Retiming
 16. Registers Packed Into Inferred Megafunctions
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0|altsyncram_u9u1:auto_generated
 20. Source assignments for glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0|altsyncram_j6d1:auto_generated
 21. Source assignments for glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0|altsyncram_j6d1:auto_generated
 22. Source assignments for glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0|altsyncram_6jc1:auto_generated
 23. Source assignments for glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0|altsyncram_apl1:auto_generated
 24. Source assignments for glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated
 25. Source assignments for glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0|altsyncram_gad1:auto_generated
 26. Source assignments for glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated
 27. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 28. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 29. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 30. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 31. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 32. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 33. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 34. Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated
 35. Parameter Settings for User Entity Instance: Top-level Entity: |de10lite_xram_sdram
 36. Parameter Settings for User Entity Instance: clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: glue_xram:glue_xram
 38. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline
 39. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline
 40. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode
 41. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile
 42. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu
 43. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift
 44. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign
 45. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier
 46. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram
 47. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram
 48. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram
 49. Parameter Settings for User Entity Instance: glue_xram:glue_xram|sdram:\G_sdram16:sdram16
 50. Parameter Settings for User Entity Instance: glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance
 51. Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:0:spi_instance
 52. Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:1:spi_instance
 53. Parameter Settings for User Entity Instance: glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst
 54. Parameter Settings for User Entity Instance: glue_xram:glue_xram|timer:\G_timer:timer
 55. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector
 56. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9
 57. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPround:I11
 58. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1
 59. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide
 60. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram
 61. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram
 62. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram
 63. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram
 64. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram
 65. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram
 66. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram
 67. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram
 68. Parameter Settings for User Entity Instance: glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma
 69. Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo
 70. Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory
 71. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap
 72. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid
 73. Parameter Settings for User Entity Instance: glue_xram:glue_xram|bram:\G_bram:bram
 74. Parameter Settings for User Entity Instance: acram_emu:acram_emulation
 75. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit
 76. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit
 77. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit
 78. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit
 79. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0
 80. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0
 81. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0
 82. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0
 83. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0
 84. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0
 85. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0
 86. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0
 87. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0
 88. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0
 89. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0
 90. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0
 91. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0
 92. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0
 93. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0
 94. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0
 95. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult8
 96. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|lpm_mult:Mult0
 97. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|lpm_add_sub:Add1
 98. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult7
 99. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult6
100. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult5
101. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult4
102. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult3
103. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult2
104. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult1
105. Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult0
106. altpll Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. lpm_mult Parameter Settings by Entity Instance
109. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit"
110. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit"
111. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit"
112. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit"
113. Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u22"
114. Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u21"
115. Port Connectivity Checks: "glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap"
116. Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory"
117. Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo"
118. Port Connectivity Checks: "glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma"
119. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1"
120. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I1"
121. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0"
122. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputA"
123. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector"
124. Port Connectivity Checks: "glue_xram:glue_xram|timer:\G_timer:timer"
125. Port Connectivity Checks: "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst"
126. Port Connectivity Checks: "glue_xram:glue_xram|sdram:\G_sdram16:sdram16"
127. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram"
128. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram"
129. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram"
130. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier"
131. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"
132. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode"
133. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"
134. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline"
135. Port Connectivity Checks: "glue_xram:glue_xram"
136. Port Connectivity Checks: "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75"
137. Post-Synthesis Netlist Statistics for Top Partition
138. Elapsed Time Per Partition
139. Analysis & Synthesis Messages
140. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 14 14:29:21 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; xram_sdram_vector                           ;
; Top-level Entity Name              ; de10lite_xram_sdram                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 32,807                                      ;
;     Total combinational functions  ; 24,816                                      ;
;     Dedicated logic registers      ; 13,527                                      ;
; Total registers                    ; 13527                                       ;
; Total pins                         ; 195                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 644,096                                     ;
; Embedded Multiplier 9-bit elements ; 79                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G      ;                    ;
; Top-level entity name                                            ; de10lite_xram_sdram ; xram_sdram_vector  ;
; Family name                                                      ; MAX 10 FPGA         ; Cyclone V          ;
; Use smart compilation                                            ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                         ; Library ;
+-----------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; ../../../../soc/sdram32.vhd                                                 ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd                                                          ;         ;
; ../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v ; yes             ; User Verilog HDL File        ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v          ;         ;
; ../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v       ; yes             ; User Verilog HDL File        ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v                ;         ;
; ../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/defines.v    ; yes             ; User Verilog HDL File        ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/defines.v             ;         ;
; ../../../../generic/glue_xram_vector.vhd                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd                                             ;         ;
; ../../../../soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd              ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd                       ;         ;
; ../../../../soc/i2s.vhd                                                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/i2s.vhd                                                              ;         ;
; ../../../../soc/spdif_tx.vhd                                                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spdif_tx.vhd                                                         ;         ;
; ../../../../soc/sigmadelta.vhd                                              ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sigmadelta.vhd                                                       ;         ;
; ../../../../soc/synth.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/synth.vhd                                                            ;         ;
; ../../../../soc/dacpwm.vhd                                                  ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/dacpwm.vhd                                                           ;         ;
; ../../../../soc/vgahdmi/vga2lcd35.vhd                                       ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd35.vhd                                                ;         ;
; ../../../../soc/usb11_phy/usb_rx_phy_emard.vhd                              ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd                                       ;         ;
; ../../../../soc/usb11_phy/usb_rx_phy_48MHz.vhd                              ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_48MHz.vhd                                       ;         ;
; ../../../../soc/usb11_phy/usb_tx_phy.vhd                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_tx_phy.vhd                                             ;         ;
; ../../../../soc/usb11_phy/usb_phy.vhd                                       ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_phy.vhd                                                ;         ;
; ../../../../soc/usb_serial/usb_serial.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_serial.vhd                                            ;         ;
; ../../../../soc/usb_serial/usb_packet.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_packet.vhd                                            ;         ;
; ../../../../soc/usb_serial/usb_init.vhd                                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_init.vhd                                              ;         ;
; ../../../../soc/usb_serial/usb_control.vhd                                  ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_control.vhd                                           ;         ;
; ../../../../soc/usb_serial/usb_transact.vhd                                 ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_transact.vhd                                          ;         ;
; ../../../../soc/usb_serial/usbsio.vhd                                       ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usbsio.vhd                                                ;         ;
; ../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd          ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd                   ;         ;
; ../../../../altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd   ; yes             ; User Wizard-Generated File   ; C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd            ;         ;
; ../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd                 ; yes             ; User Wizard-Generated File   ; C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd                          ;         ;
; ../../../../generic/bram.vhd                                                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd                                                         ;         ;
; ../../../../generic/bootloader/defs_bootblock1k.vhd                         ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/defs_bootblock1k.vhd                                  ;         ;
; ../../../../generic/bootloader/boot_sio_mi32el.vhd                          ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_mi32el.vhd                                   ;         ;
; ../../../../generic/bootloader/boot_sio_mi32eb.vhd                          ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_mi32eb.vhd                                   ;         ;
; ../../../../generic/bootloader/boot_sio_rv32el.vhd                          ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_rv32el.vhd                                   ;         ;
; ../../../../generic/bootloader/boot_rom_mi32el_empty.vhd                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_rom_mi32el_empty.vhd                             ;         ;
; ../../../../generic/bram_true2p_1clk.vhd                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd                                             ;         ;
; ../../../../generic/bram_true2p_2clk.vhd                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_2clk.vhd                                             ;         ;
; ../../../../generic/bptrace.vhd                                             ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bptrace.vhd                                                      ;         ;
; ../../../../generic/reg1w2r.vhd                                             ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd                                                      ;         ;
; ../../../../generic/acram_emu.vhd                                           ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/generic/acram_emu.vhd                                                    ;         ;
; ../../../../cpu/idecode_rv32.vhd                                            ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_rv32.vhd                                                     ;         ;
; ../../../../cpu/idecode_mi32.vhd                                            ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_mi32.vhd                                                     ;         ;
; ../../../../cpu/cache.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd                                                            ;         ;
; ../../../../cpu/defs_rv32.vhd                                               ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_rv32.vhd                                                        ;         ;
; ../../../../cpu/defs_mi32.vhd                                               ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_mi32.vhd                                                        ;         ;
; ../../../../cpu/defs_f32c.vhd                                               ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_f32c.vhd                                                        ;         ;
; ../../../../cpu/shift.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/shift.vhd                                                            ;         ;
; ../../../../cpu/mul_iter.vhd                                                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/mul_iter.vhd                                                         ;         ;
; ../../../../cpu/pipeline.vhd                                                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd                                                         ;         ;
; ../../../../cpu/loadalign.vhd                                               ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/loadalign.vhd                                                        ;         ;
; ../../../../cpu/alu.vhd                                                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/alu.vhd                                                              ;         ;
; ../../../../cpu/debug.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/debug.vhd                                                            ;         ;
; ../../../../soc/sram_pack.vhd                                               ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_pack.vhd                                                        ;         ;
; ../../../../soc/sram.vhd                                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram.vhd                                                             ;         ;
; ../../../../soc/sram_refresh.vhd                                            ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_refresh.vhd                                                     ;         ;
; ../../../../soc/sram8.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram8.vhd                                                            ;         ;
; ../../../../soc/acram.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/acram.vhd                                                            ;         ;
; ../../../../soc/axiram.vhd                                                  ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axiram.vhd                                                           ;         ;
; ../../../../soc/axi_pack.vhd                                                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_pack.vhd                                                         ;         ;
; ../../../../soc/axi_read.vhd                                                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_read.vhd                                                         ;         ;
; ../../../../soc/sdram.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd                                                            ;         ;
; ../../../../soc/sio.vhd                                                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sio.vhd                                                              ;         ;
; ../../../../soc/spi.vhd                                                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd                                                              ;         ;
; ../../../../soc/gpio.vhd                                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd                                                             ;         ;
; ../../../../soc/timer.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/timer.vhd                                                            ;         ;
; ../../../../soc/pcm.vhd                                                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pcm.vhd                                                              ;         ;
; ../../../../soc/pid/pid.vhd                                                 ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/pid.vhd                                                          ;         ;
; ../../../../soc/pid/ctrlpid.vhd                                             ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid.vhd                                                      ;         ;
; ../../../../soc/pid/simotor.vhd                                             ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/simotor.vhd                                                      ;         ;
; ../../../../soc/pid/rotary_decoder.vhd                                      ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/rotary_decoder.vhd                                               ;         ;
; ../../../../soc/fm/fm.vhd                                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fm.vhd                                                            ;         ;
; ../../../../soc/fm/fmgen.vhd                                                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fmgen.vhd                                                         ;         ;
; ../../../../soc/fm/rds.vhd                                                  ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/rds.vhd                                                           ;         ;
; ../../../../soc/fm/bram_rds.vhd                                             ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/bram_rds.vhd                                                      ;         ;
; ../../../../soc/fm/message.vhd                                              ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/message.vhd                                                       ;         ;
; ../../../../soc/fm/lowpass.vhd                                              ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/lowpass.vhd                                                       ;         ;
; ../../../../soc/vgahdmi/videofifo.vhd                                       ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/videofifo.vhd                                                ;         ;
; ../../../../soc/vgahdmi/compositing2_fifo.vhd                               ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd                                        ;         ;
; ../../../../soc/vgahdmi/video_cache_i.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_i.vhd                                            ;         ;
; ../../../../soc/vgahdmi/video_cache_d.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_d.vhd                                            ;         ;
; ../../../../soc/vgahdmi/video_mode_pack.vhd                                 ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_mode_pack.vhd                                          ;         ;
; ../../../../soc/vgahdmi/tv.vhd                                              ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/tv.vhd                                                       ;         ;
; ../../../../soc/cvbs.vhd                                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/cvbs.vhd                                                             ;         ;
; ../../../../soc/vgahdmi/vga.vhd                                             ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga.vhd                                                      ;         ;
; ../../../../soc/vgahdmi/VGA_textmode.vhd                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode.vhd                                             ;         ;
; ../../../../soc/vgahdmi/font_block_pack.vhd                                 ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font_block_pack.vhd                                          ;         ;
; ../../../../soc/vgahdmi/font8x8_xark.vhd                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font8x8_xark.vhd                                             ;         ;
; ../../../../soc/vgahdmi/font8x16_xark.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font8x16_xark.vhd                                            ;         ;
; ../../../../soc/vgahdmi/VGA_textmode_bram.vhd                               ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd                                        ;         ;
; ../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd                         ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_font_bram8.vhd                                  ;         ;
; ../../../../soc/vgahdmi/TMDS_encoder.vhd                                    ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/TMDS_encoder.vhd                                             ;         ;
; ../../../../soc/vgahdmi/vga2dvid.vhd                                        ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd                                                 ;         ;
; ../../../../soc/vgahdmi/vga2lcd.vhd                                         ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd.vhd                                                  ;         ;
; ../../../../soc/vgahdmi/ledstrip.vhd                                        ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ledstrip.vhd                                                 ;         ;
; ../../../../soc/vgahdmi/ws2812b.vhd                                         ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ws2812b.vhd                                                  ;         ;
; ../../../../soc/vgahdmi/pulse_counter.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/pulse_counter.vhd                                            ;         ;
; ../../../../soc/vector/vector.vhd                                           ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd                                                    ;         ;
; ../../../../soc/vector/f32c_vector_dma.vhd                                  ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd                                           ;         ;
; ../../../../soc/vector/axi_vector_dma.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/axi_vector_dma.vhd                                            ;         ;
; ../../../../soc/vector/fpu/float_divide_goldschmidt.vhd                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd                              ;         ;
; ../../../../soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd                ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd                         ;         ;
; ../../../../soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd           ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd                    ;         ;
; ../../../../soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd           ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd                    ;         ;
; ../../../../soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd           ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd                    ;         ;
; ../../../../soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd           ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd                    ;         ;
; ../../../../soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd           ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd                    ;         ;
; ../../../../soc/vector/fpu/mul/common/fpround_fpround.vhd                   ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd                            ;         ;
; ../../../../soc/vector/fpu/mul/common/packfp_packfp.vhd                     ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd                              ;         ;
; ../../../../soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd                 ; yes             ; User VHDL File               ; C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd                          ;         ;
; altpll.tdf                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; aglobal181.inc                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                ;         ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; db/clk_50m_25m_250m_75m_altpll.v                                            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v ;         ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_u9u1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_u9u1.tdf           ;         ;
; db/altsyncram_j6d1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_j6d1.tdf           ;         ;
; db/altsyncram_6jc1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_6jc1.tdf           ;         ;
; db/altsyncram_apl1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_apl1.tdf           ;         ;
; db/altsyncram_g0c1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_g0c1.tdf           ;         ;
; db/altsyncram_gad1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_gad1.tdf           ;         ;
; db/altsyncram_94u1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_94u1.tdf           ;         ;
; lpm_mult.tdf                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;         ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;         ;
; multcore.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                  ;         ;
; bypassff.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                  ;         ;
; altshift.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                  ;         ;
; db/mult_6os.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/mult_6os.tdf                  ;         ;
; db/mult_1os.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/mult_1os.tdf                  ;         ;
; lpm_add_sub.tdf                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ;         ;
; addcore.inc                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                   ;         ;
; look_add.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                  ;         ;
; alt_stratix_add_sub.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                       ;         ;
; db/add_sub_kai.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/add_sub_kai.tdf               ;         ;
+-----------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 32,807                                                                                                                        ;
;                                             ;                                                                                                                               ;
; Total combinational functions               ; 24816                                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                                               ;
;     -- 4 input functions                    ; 18730                                                                                                                         ;
;     -- 3 input functions                    ; 2851                                                                                                                          ;
;     -- <=2 input functions                  ; 3235                                                                                                                          ;
;                                             ;                                                                                                                               ;
; Logic elements by mode                      ;                                                                                                                               ;
;     -- normal mode                          ; 23213                                                                                                                         ;
;     -- arithmetic mode                      ; 1603                                                                                                                          ;
;                                             ;                                                                                                                               ;
; Total registers                             ; 13527                                                                                                                         ;
;     -- Dedicated logic registers            ; 13527                                                                                                                         ;
;     -- I/O registers                        ; 0                                                                                                                             ;
;                                             ;                                                                                                                               ;
; I/O pins                                    ; 195                                                                                                                           ;
; Total memory bits                           ; 644096                                                                                                                        ;
;                                             ;                                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 79                                                                                                                            ;
;                                             ;                                                                                                                               ;
; Total PLLs                                  ; 1                                                                                                                             ;
;     -- PLLs                                 ; 1                                                                                                                             ;
;                                             ;                                                                                                                               ;
; Maximum fan-out node                        ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 13942                                                                                                                         ;
; Total fan-out                               ; 136991                                                                                                                        ;
; Average fan-out                             ; 3.48                                                                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name                 ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |de10lite_xram_sdram                                                    ; 24816 (1)           ; 13527 (0)                 ; 644096      ; 0          ; 79           ; 1       ; 39        ; 195  ; 0            ; 0          ; |de10lite_xram_sdram                                                                                                                                                                                          ; de10lite_xram_sdram         ; work         ;
;    |clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75                                                                                                                                                ; clk_50M_25M_250M_75M        ; work         ;
;       |altpll:altpll_component|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component                                                                                                                        ; altpll                      ; work         ;
;          |clk_50M_25M_250M_75M_altpll:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated                                                                             ; clk_50M_25M_250M_75M_altpll ; work         ;
;    |glue_xram:glue_xram|                                                ; 24815 (462)         ; 13527 (70)                ; 644096      ; 0          ; 79           ; 1       ; 39        ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram                                                                                                                                                                      ; glue_xram                   ; work         ;
;       |bram:\G_bram:bram|                                               ; 13829 (13829)       ; 8744 (8744)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|bram:\G_bram:bram                                                                                                                                                    ; bram                        ; work         ;
;       |cache:pipeline|                                                  ; 2270 (155)          ; 1318 (101)                ; 103424      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline                                                                                                                                                       ; cache                       ; work         ;
;          |altsyncram:M_d_bram_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 41984       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0                                                                                                                             ; altsyncram                  ; work         ;
;             |altsyncram_6jc1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 41984       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0|altsyncram_6jc1:auto_generated                                                                                              ; altsyncram_6jc1             ; work         ;
;          |bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|       ; 0 (0)               ; 19 (19)                   ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram                                                                                                ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0                                                                           ; altsyncram                  ; work         ;
;                |altsyncram_g0c1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated                                            ; altsyncram_g0c1             ; work         ;
;          |bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|       ; 0 (0)               ; 19 (19)                   ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram                                                                                                ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0                                                                           ; altsyncram                  ; work         ;
;                |altsyncram_g0c1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated                                            ; altsyncram_g0c1             ; work         ;
;          |bram_true2p_1clk:\G_icache_4k:tag_dp_bram|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram                                                                                                             ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0                                                                                        ; altsyncram                  ; work         ;
;                |altsyncram_apl1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0|altsyncram_apl1:auto_generated                                                         ; altsyncram_apl1             ; work         ;
;          |pipeline:pipeline|                                            ; 2115 (1442)         ; 1179 (931)                ; 18432       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline                                                                                                                                     ; pipeline                    ; work         ;
;             |alu:alu|                                                   ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu                                                                                                                             ; alu                         ; work         ;
;             |bptrace:\G_bp_scoretable:bptrace|                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace                                                                                                    ; bptrace                     ; work         ;
;                |altsyncram:bptrace_rtl_0|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0                                                                           ; altsyncram                  ; work         ;
;                   |altsyncram_gad1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0|altsyncram_gad1:auto_generated                                            ; altsyncram_gad1             ; work         ;
;             |idecode_mi32:\G_idecode_mi32:idecode|                      ; 54 (54)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode                                                                                                ; idecode_mi32                ; work         ;
;             |loadalign:\G_pipelined_load_aligner:loadalign|             ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign                                                                                       ; loadalign                   ; work         ;
;             |mul:multiplier|                                            ; 308 (179)           ; 162 (162)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier                                                                                                                      ; mul                         ; work         ;
;                |lpm_add_sub:Add1|                                       ; 129 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|lpm_add_sub:Add1                                                                                                     ; lpm_add_sub                 ; work         ;
;                   |add_sub_kai:auto_generated|                          ; 129 (129)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|lpm_add_sub:Add1|add_sub_kai:auto_generated                                                                          ; add_sub_kai                 ; work         ;
;             |reg1w2r:regfile|                                           ; 25 (25)             ; 86 (86)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile                                                                                                                     ; reg1w2r                     ; work         ;
;                |altsyncram:R1_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0                                                                                                 ; altsyncram                  ; work         ;
;                   |altsyncram_j6d1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0|altsyncram_j6d1:auto_generated                                                                  ; altsyncram_j6d1             ; work         ;
;                |altsyncram:R2_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0                                                                                                 ; altsyncram                  ; work         ;
;                   |altsyncram_j6d1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0|altsyncram_j6d1:auto_generated                                                                  ; altsyncram_j6d1             ; work         ;
;             |shift:shift|                                               ; 206 (206)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift                                                                                                                         ; shift                       ; work         ;
;       |compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|              ; 292 (292)           ; 174 (174)                 ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo                                                                                                                   ; compositing2_fifo           ; work         ;
;          |bram_true2p_2clk:linememory|                                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory                                                                                       ; bram_true2p_2clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0                                                                  ; altsyncram                  ; work         ;
;                |altsyncram_u9u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0|altsyncram_u9u1:auto_generated                                   ; altsyncram_u9u1             ; work         ;
;       |f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|       ; 256 (256)           ; 254 (254)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma                                                                                                            ; f32c_vector_dma             ; work         ;
;       |gpio:\G_gpio:0:gpio_inst|                                        ; 395 (395)           ; 256 (256)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst                                                                                                                                             ; gpio                        ; work         ;
;       |sdram:\G_sdram16:sdram16|                                        ; 291 (291)           ; 196 (196)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16                                                                                                                                             ; sdram                       ; work         ;
;       |sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|                     ; 133 (133)           ; 102 (102)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance                                                                                                                          ; sio                         ; work         ;
;       |spi:\G_spi:0:spi_instance|                                       ; 12 (12)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:0:spi_instance                                                                                                                                            ; spi                         ; work         ;
;       |spi:\G_spi:1:spi_instance|                                       ; 13 (13)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:1:spi_instance                                                                                                                                            ; spi                         ; work         ;
;       |timer:\G_timer:timer|                                            ; 247 (247)           ; 320 (320)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|timer:\G_timer:timer                                                                                                                                                 ; timer                       ; work         ;
;       |vector:\G_vector:vector|                                         ; 6535 (4558)         ; 2041 (978)                ; 524288      ; 0          ; 79           ; 1       ; 39        ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector                                                                                                                                              ; vector                      ; work         ;
;          |FPmul:\G_fpu_multiply:I_fpu_multiply|                         ; 226 (0)             ; 179 (0)                   ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply                                                                                                         ; FPmul                       ; work         ;
;             |FPmul_stage1:I1|                                           ; 40 (11)             ; 68 (68)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1                                                                                         ; FPmul_stage1                ; work         ;
;                |UnpackFP:I0|                                            ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0                                                                             ; UnpackFP                    ; work         ;
;                |UnpackFP:I1|                                            ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I1                                                                             ; UnpackFP                    ; work         ;
;             |FPmul_stage2:I2|                                           ; 69 (44)             ; 40 (40)                   ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2                                                                                         ; FPmul_stage2                ; work         ;
;                |lpm_mult:Mult0|                                         ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|lpm_mult:Mult0                                                                          ; lpm_mult                    ; work         ;
;                   |mult_1os:auto_generated|                             ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|lpm_mult:Mult0|mult_1os:auto_generated                                                  ; mult_1os                    ; work         ;
;             |FPmul_stage3:I3|                                           ; 57 (33)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3                                                                                         ; FPmul_stage3                ; work         ;
;                |FPnormalize:I9|                                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9                                                                          ; FPnormalize                 ; work         ;
;             |FPmul_stage4:I4|                                           ; 60 (19)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4                                                                                         ; FPmul_stage4                ; work         ;
;                |FPnormalize:I1|                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1                                                                          ; FPnormalize                 ; work         ;
;                |PackFP:I3|                                              ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|PackFP:I3                                                                               ; PackFP                      ; work         ;
;          |add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|   ; 974 (0)             ; 255 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga                                                                                   ; add_sub_emiraga             ; work         ;
;             |ieee_adder:ieee_adder_inst|                                ; 974 (37)            ; 255 (255)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst                                                        ; ieee_adder                  ; work         ;
;                |ieee_adder_bigger_exp:S02_ieee_adder_bigger_exp|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_bigger_exp:S02_ieee_adder_bigger_exp        ; ieee_adder_bigger_exp       ; work         ;
;                |ieee_adder_compare:S01_ieee_adder_compare|              ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_compare:S01_ieee_adder_compare              ; ieee_adder_compare          ; work         ;
;                |ieee_adder_final:S04_ieee_adder_final|                  ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_final:S04_ieee_adder_final                  ; ieee_adder_final            ; work         ;
;                |ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub|  ; 302 (302)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub  ; ieee_adder_normalize_sub    ; work         ;
;                |ieee_adder_opadd:S02_ieee_adder_opadd|                  ; 54 (54)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opadd:S02_ieee_adder_opadd                  ; ieee_adder_opadd            ; work         ;
;                |ieee_adder_opsub:S02_ieee_adder_opsub|                  ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opsub:S02_ieee_adder_opsub                  ; ieee_adder_opsub            ; work         ;
;                |ieee_adder_prepare_input:S01_ieee_adder_prepare_inputA| ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputA ; ieee_adder_prepare_input    ; work         ;
;                |ieee_adder_prepare_input:S01_ieee_adder_prepare_inputB| ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputB ; ieee_adder_prepare_input    ; work         ;
;                |ieee_adder_round:S04_ieee_adder_round_add|              ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_round:S04_ieee_adder_round_add              ; ieee_adder_round            ; work         ;
;                |ieee_adder_shift_signif:S02_ieee_adder_shift_signif|    ; 265 (265)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif    ; ieee_adder_shift_signif     ; work         ;
;                |ieee_adder_swap_signif:S02_ieee_adder_swap_signif|      ; 75 (75)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_swap_signif:S02_ieee_adder_swap_signif      ; ieee_adder_swap_signif      ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:0:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:1:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:2:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:3:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:4:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:5:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:6:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |bram_true2p_1clk:\G_vector_registers:7:vector_bram|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram                                                                                           ; bram_true2p_1clk            ; work         ;
;             |altsyncram:ram_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0                                                                      ; altsyncram                  ; work         ;
;                |altsyncram_94u1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated                                       ; altsyncram_94u1             ; work         ;
;          |float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|          ; 777 (516)           ; 629 (629)                 ; 0           ; 0          ; 72           ; 0       ; 36        ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide                                                                                          ; float_divide_goldschmidt    ; work         ;
;             |lpm_mult:Mult0|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult0                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult0|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult1|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult1                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult1|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult2|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult2                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult2|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult3|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult3                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult3|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult4|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult4                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult4|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult5|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult5                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult5|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult6|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult6                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult6|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult7|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult7                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult7|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;             |lpm_mult:Mult8|                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult8                                                                           ; lpm_mult                    ; work         ;
;                |mult_6os:auto_generated|                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult8|mult_6os:auto_generated                                                   ; mult_6os                    ; work         ;
;       |vga:\G_vgahdmi:vgabitmap|                                        ; 80 (80)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10lite_xram_sdram|glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap                                                                                                                                             ; vga                         ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0|altsyncram_6jc1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 1024         ; 41           ; 1024         ; 41           ; 41984 ; None ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; None ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; None ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0|altsyncram_apl1:auto_generated|ALTSYNCRAM                       ; AUTO ; True Dual Port   ; 1024         ; 6            ; 1024         ; 6            ; 6144  ; None ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0|altsyncram_gad1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 8192         ; 2            ; 8192         ; 2            ; 16384 ; None ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0|altsyncram_j6d1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0|altsyncram_j6d1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0|altsyncram_u9u1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 39          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 79          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 40          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|state                                                                                                                                                                                                                                                                          ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; Name              ; state.s_precharge ; state.s_read_4 ; state.s_read_3 ; state.s_read_2 ; state.s_read_1 ; state.s_write_3 ; state.s_write_2 ; state.s_write_1 ; state.s_open_in_1 ; state.s_open_in_2 ; state.s_idle ; state.s_idle_in_1 ; state.s_idle_in_2 ; state.s_idle_in_3 ; state.s_idle_in_4 ; state.s_idle_in_5 ; state.s_idle_in_6 ; state.s_startup ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; state.s_startup   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ;
; state.s_idle_in_6 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1               ;
; state.s_idle_in_5 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1               ;
; state.s_idle_in_4 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_3 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_2 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_1 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle      ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_open_in_2 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_open_in_1 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_1   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_2   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_3   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_1    ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_2    ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_3    ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_4    ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_precharge ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; glue_xram:glue_xram|R_simple_in[10..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_b[0..2]                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_b[26]                     ; Stuck at VCC due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_b[27]                     ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_a[0..2]                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_a[26]                     ; Stuck at VCC due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|B_SIG[24..31]                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|A_SIG[24..31]                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s2i_signifA[-3] ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s2i_signifA[-2] ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s2i_signifA[-1] ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s2i_signifB[-3] ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s2i_signifB[-2] ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s2i_signifB[-1] ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[0][0]                                                                                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[1][0]                                                                                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[1][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[1][2]                                                                                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[0][1]                                                                                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[0][2]                                                                                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_command[3]                                                                                       ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|dqm_sr[2,3]                                                                                          ; Stuck at VCC due to stuck port data_in                                                   ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|R_ready_out[5..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_col[0,9,11,12]                                                                                  ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|R_cop0_intr[6]                                                                               ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][0]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][0]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][1]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][2]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][3]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][4]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][5]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][6]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][7]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][8]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][9]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][10]                                                                                             ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][11]                                                                                             ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][1]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][2]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][3]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][4]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][5]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][6]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][7]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][8]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][9]                                                                                              ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][10]                                                                                             ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][11]                                                                                             ; Stuck at GND due to stuck port clock_enable                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][0]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][0]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][0]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][0]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_ctrl_ext[2..7]                                                                                         ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[14][6]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[14][7]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][1]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][2]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][3]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][4]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][5]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][6]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][7]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][8]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][9]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][10]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[11][11]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][1]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][2]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][3]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][4]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][5]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][6]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][7]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][8]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][9]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][10]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[10][11]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][1]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][2]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][3]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][4]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][5]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][6]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][7]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][8]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][9]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][10]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[9][11]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][1]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][2]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][3]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][4]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][5]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][6]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][7]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][8]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][9]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][10]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[8][11]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rintr[2,3]                                                                                               ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|MEM_WB_multicycle_lh_lb                                                                      ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_multicycle_lh_lb                                                                      ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_alt_sel[2]                                                                             ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_madd                                                                                   ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_multicycle_lh_lb                                                                       ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[14][11]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[14][10]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|R_cmp[0..8,10..31]                                                            ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|R_cmp[9] ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_shift_amount[3]                                                                        ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_seb_seh_select    ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_bpredict_index[6]                                                                      ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[8]            ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_bpredict_index[1]                                                                      ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[3]            ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_bpredict_index[2]                                                                      ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[4]            ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_bpredict_index[5]                                                                      ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[7]            ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_bpredict_index[4]                                                                      ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[6]            ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_bpredict_index[3]                                                                      ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[5]            ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_bpredict_index[0]                                                                      ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[2]            ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[1][55]                                       ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[1].mantissa_b[27]                     ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[3]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[3]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[4]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[4]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[5]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[5]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[6]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[6]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[7]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[7]                                                                                    ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_PC_4[2]                                                                                ; Merged with glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_EPC[2]            ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][11]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][10]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][9]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][8]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][7]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][6]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][5]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][4]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][3]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][2]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][1]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[3][0]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][9]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][9]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][8]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][8]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][7]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][7]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][6]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][6]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][5]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][5]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][4]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][4]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][3]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][3]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][2]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][2]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][1]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][1]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][0]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][0]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][11]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][10]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][9]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][8]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][7]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][6]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][5]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][4]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][3]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][2]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][1]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|R[2][0]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][9]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][9]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][8]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][8]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][7]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][7]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][6]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][6]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][5]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][5]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][4]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][4]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][3]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][3]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][2]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][2]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][1]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][1]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][0]                                                                                                 ; Lost fanout                                                                              ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][0]                                                                                              ; Lost fanout                                                                              ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[2][55]                                       ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[2].mantissa_b[27]                     ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[3][55]                                       ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[3].mantissa_b[27]                     ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[4][55]                                       ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[4].mantissa_b[27]                     ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|R_ready_out[4]                                                                                       ; Lost fanout                                                                              ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|R_cur_port[2]                                                                                        ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|R_next_port[2]                                                                                       ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][17]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][18]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][19]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][20]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][21]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][22]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][23]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][24]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][25]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][26]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][27]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][28]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][29]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][30]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|vector:\G_vector:vector|R[1][31]                                                                                              ; Stuck at GND due to stuck port data_in                                                   ;
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[25..29]                                                        ; Lost fanout                                                                              ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_ram_addr[25..29]                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|R_fb_base_addr[25..27]                                                                                                        ; Lost fanout                                                                              ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][29]                                                     ; Lost fanout                                                                              ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][28]                                                     ; Lost fanout                                                                              ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][27]                                                     ; Lost fanout                                                                              ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][26]                                                     ; Lost fanout                                                                              ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][25]                                                     ; Lost fanout                                                                              ;
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_position[10..15]                                                         ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0,3]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]                                                                                                  ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1,4]                                                                                                ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1..7]                                                                                               ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1..7]                                                                                               ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1..7]                                                                                               ; Lost fanout                                                                              ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2,5..7]                                                                                             ; Lost fanout                                                                              ;
; Total Number of Removed Registers = 361                                                                                                           ;                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[1][0]                                                              ; Stuck at GND              ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[1][1],                                                               ;
;                                                                                                                              ; due to stuck port data_in ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][0],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][1],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][2],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][3],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][4],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][5],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][6],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][7],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][8],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][9],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][10],                                                                         ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[1][11],                                                                         ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_ctrl_ext[2],                                                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_ctrl_ext[6],                                                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_ctrl_ext[7],                                                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[14][6],                                                                             ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[8][11],                                                                             ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|Rintr[2],                                                                             ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[3][11],                                                                             ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]                                                                               ;
; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[0][0]                                                              ; Stuck at GND              ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp_sync_shift[0][1],                                                               ;
;                                                                                                                              ; due to stuck port data_in ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][0],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][1],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][2],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][3],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][4],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][5],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][6],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][7],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][8],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][9],                                                                          ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][10],                                                                         ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_icp[0][11],                                                                         ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_ctrl_ext[3],                                                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_ctrl_ext[4],                                                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R_ctrl_ext[5],                                                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[14][7],                                                                             ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[10][11],                                                                            ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|Rintr[3],                                                                             ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[14][11],                                                                            ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[14][10],                                                                            ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|timer:\G_timer:timer|R[3][10]                                                                              ;
; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_b[0] ; Stuck at GND              ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[1][55],                   ;
;                                                                                                                              ; due to stuck port data_in ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[1].mantissa_b[27], ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[2][55],                   ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[2].mantissa_b[27], ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[3][55],                   ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[3].mantissa_b[27], ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_bc[4][55],                   ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[4].mantissa_b[27]  ;
; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[0]                                                               ; Stuck at GND              ; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[1],                                                                ;
;                                                                                                                              ; due to stuck port data_in ; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[2],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[3],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[4],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[5],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[6],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_spi_byte_in[7]                                                                 ;
; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[0]                                                               ; Stuck at GND              ; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[1],                                                                ;
;                                                                                                                              ; due to stuck port data_in ; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[2],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[3],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[4],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[5],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[6],                                                                ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_spi_byte_in[7]                                                                 ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|R_ready_out[5]                                                                  ; Stuck at GND              ; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_col[12],                                                                     ;
;                                                                                                                              ; due to stuck port data_in ; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_col[11],                                                                     ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_col[9],                                                                      ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_col[0],                                                                      ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|R_ready_out[4]                                                                    ;
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[29]                                       ; Lost Fanouts              ; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[28],                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[27],                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[26],                                        ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[25]                                         ;
; glue_xram:glue_xram|R_simple_in[31]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0],                                                                              ;
;                                                                                                                              ; due to stuck port data_in ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1],                                                                              ;
;                                                                                                                              ;                           ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]                                                                               ;
; glue_xram:glue_xram|R_simple_in[29]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[28]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[27]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[26]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[25]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[24]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[23]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[22]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[21]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[20]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[19]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[18]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[17]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[16]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[15]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[14]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[13]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[12]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[11]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|R_simple_in[10]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][9]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][9]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][8]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][8]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][7]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][7]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][6]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][6]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][5]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][5]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][4]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][4]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][3]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][3]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][2]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][2]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][1]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][1]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[2][0]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[2][0]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][9]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][9]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][8]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][8]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][7]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][7]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][6]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][6]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][5]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][5]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][4]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][4]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][3]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][3]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][2]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][2]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][1]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][1]                                                                           ;
; glue_xram:glue_xram|timer:\G_timer:timer|Rx[1][0]                                                                            ; Lost Fanouts              ; glue_xram:glue_xram|timer:\G_timer:timer|Rxtmp[1][0]                                                                           ;
; glue_xram:glue_xram|R_simple_in[30]                                                                                          ; Stuck at GND              ; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]                                                                               ;
;                                                                                                                              ; due to stuck port data_in ;                                                                                                                                ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_ram_addr[29]                                 ; Lost Fanouts              ; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][29]                                  ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_ram_addr[28]                                 ; Lost Fanouts              ; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][28]                                  ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_ram_addr[27]                                 ; Lost Fanouts              ; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][27]                                  ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_ram_addr[26]                                 ; Lost Fanouts              ; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][26]                                  ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_ram_addr[25]                                 ; Lost Fanouts              ; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_header[1][25]                                  ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13527 ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 459   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10716 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------+---------+
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_command[2]                                            ; 1       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_command[1]                                            ; 1       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_command[0]                                            ; 1       ;
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_shifting_counter[2]           ; 7       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[12]                                 ; 13      ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[11]                                 ; 11      ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[1]                                  ; 4       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[0]                                  ; 4       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[7]                                  ; 4       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[3]                                  ; 8       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|dqm_sr[0]                                                 ; 1       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|dqm_sr[1]                                                 ; 1       ;
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_shifting_counter[0]           ; 4       ;
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_shifting_counter[1]           ; 3       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[22]                   ; 2       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[23]                   ; 2       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|tx_ser[0]                              ; 1       ;
; glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_dq_hiz                                                ; 17      ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[20]                   ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[19]                   ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[17]                   ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[16]                   ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[12]                   ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[11]                   ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[10]                   ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[9]                    ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[6]                    ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[11]          ; 13      ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|tx_ser[1]                              ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_io_done[0]                                               ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_io_done[1]                                               ; 2       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[10]          ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[9]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[8]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[7]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[6]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[5]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[4]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[3]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[2]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[1]           ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[0]           ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|R_baudrate[10]                         ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|R_baudrate[9]                          ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|R_baudrate[6]                          ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|R_baudrate[3]                          ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|R_baudrate[1]                          ; 1       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|tx_ser[2]                              ; 1       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_done                   ; 3       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[8][4]                                 ; 5       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_wdata_fifo_index_in[0] ; 7       ;
; glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_wdata_fifo_index_in[1] ; 6       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[3][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[0][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[4][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[1][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[15][4]                                ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[14][4]                                ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[13][4]                                ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[12][4]                                ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[11][4]                                ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[10][4]                                ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[9][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[7][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[6][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[5][4]                                 ; 5       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[2][4]                                 ; 5       ;
; glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|tx_ser[3]                              ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[8][3]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[8][2]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[8][1]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[8][0]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay_start[8][4]                           ; 2       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[3][3]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[3][2]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[3][1]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[3][0]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay_start[3][4]                           ; 2       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[0][3]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[0][2]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[0][1]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[0][0]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay_start[0][4]                           ; 2       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[4][3]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[4][2]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[4][1]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[4][0]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay_start[4][4]                           ; 2       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[1][3]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[1][2]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[1][1]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[1][0]                                 ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay_start[1][4]                           ; 2       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[15][3]                                ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[15][2]                                ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[15][1]                                ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[15][0]                                ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay_start[15][4]                          ; 2       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[14][3]                                ; 1       ;
; glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[14][2]                                ; 1       ;
; Total number of inverted registers = 217*                                                              ;         ;
+--------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Gate-level Retiming                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Register Name                                                                                                                                                      ; Clock Name                                                                                                                    ; Created/Deleted ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]                                                                                                                   ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Deleted         ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s3i_out_signif_sub_prenorm[22]~0 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s3i_out_signif_sub_prenorm[21]~1 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s3i_out_signif_sub_prenorm[20]~2 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s3i_out_signif_sub_prenorm[19]~3 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s3i_out_signif_sub_prenorm[18]~4 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s3i_out_signif_sub_prenorm[17]~5 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap|CounterX[0]~0                                                                                                         ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0] ; Created         ;
; glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap|CounterX[5]~1                                                                                                         ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0] ; Created         ;
; glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap|CounterY[0]~0                                                                                                         ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0] ; Created         ;
; glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap|CounterY[6]~1                                                                                                         ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0] ; Created         ;
; glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap|CounterY[5]~2                                                                                                         ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0] ; Created         ;
; glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap|CounterX[9]~2                                                                                                         ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~0                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~1                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~2                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~3                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~4                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~5                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~6                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~7                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~8                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~9                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~10                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~11                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~12                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~13                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~14                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[0]~15                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~0                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~1                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~2                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~3                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~4                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~5                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~6                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~7                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~8                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~9                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~10                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~11                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~12                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~13                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~14                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[0]~15                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~0                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~1                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~2                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~3                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~4                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~5                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~6                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~7                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~8                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~9                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~10                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~11                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~12                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~13                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~14                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[3]~15                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~16                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~17                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~18                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~19                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~20                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~21                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~22                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~23                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~24                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~25                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~26                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~27                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~28                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~29                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~30                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[0]~31                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~0                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~1                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~2                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~3                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~4                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~5                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~6                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~7                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~8                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~9                                                                                                                 ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~10                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~11                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~12                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~13                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~14                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[0]~15                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~32                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~33                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~34                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~35                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~36                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~37                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~38                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~39                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~40                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~41                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~42                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~43                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~44                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~45                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~46                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[4]~47                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~48                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~49                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~50                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~51                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~52                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~53                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~54                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~55                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~56                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~57                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~58                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~59                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~60                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~61                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~62                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[1]~63                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~16                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~17                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~18                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~19                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~20                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~21                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~22                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~23                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~24                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~25                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~26                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~27                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~28                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~29                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~30                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[7]~31                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~32                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~33                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~34                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~35                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~36                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~37                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~38                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~39                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~40                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~41                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~42                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~43                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~44                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~45                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~46                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[6]~47                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~48                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~49                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~50                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~51                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~52                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~53                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~54                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~55                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~56                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~57                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~58                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~59                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~60                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~61                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~62                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[5]~63                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~64                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~65                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~66                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~67                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~68                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~69                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~70                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~71                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~72                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~73                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~74                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~75                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~76                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~77                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~78                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[4]~79                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~80                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~81                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~82                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~83                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~84                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~85                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~86                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~87                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~88                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~89                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~90                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~91                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~92                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~93                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~94                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[3]~95                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~96                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~97                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~98                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~99                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~100                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~101                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~102                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~103                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~104                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~105                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~106                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~107                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~108                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~109                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~110                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[2]~111                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~112                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~113                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~114                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~115                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~116                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~117                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~118                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~119                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~120                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~121                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~122                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~123                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~124                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~125                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~126                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_3[1]~127                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~16                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~17                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~18                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~19                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~20                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~21                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~22                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~23                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~24                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~25                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~26                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~27                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~28                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~29                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~30                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[7]~31                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~32                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~33                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~34                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~35                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~36                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~37                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~38                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~39                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~40                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~41                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~42                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~43                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~44                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~45                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~46                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[6]~47                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~48                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~49                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~50                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~51                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~52                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~53                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~54                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~55                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~56                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~57                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~58                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~59                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~60                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~61                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~62                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[5]~63                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~64                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~65                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~66                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~67                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~68                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~69                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~70                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~71                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~72                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~73                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~74                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~75                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~76                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~77                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~78                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[4]~79                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~80                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~81                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~82                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~83                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~84                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~85                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~86                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~87                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~88                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~89                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~90                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~91                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~92                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~93                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~94                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[3]~95                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~96                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~97                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~98                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~99                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~100                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~101                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~102                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~103                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~104                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~105                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~106                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~107                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~108                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~109                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~110                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[2]~111                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~112                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~113                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~114                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~115                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~116                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~117                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~118                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~119                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~120                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~121                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~122                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~123                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~124                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~125                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~126                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_2[1]~127                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~16                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~17                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~18                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~19                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~20                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~21                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~22                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~23                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~24                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~25                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~26                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~27                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~28                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~29                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~30                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[7]~31                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~32                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~33                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~34                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~35                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~36                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~37                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~38                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~39                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~40                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~41                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~42                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~43                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~44                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~45                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~46                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[6]~47                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~48                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~49                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~50                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~51                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~52                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~53                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~54                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~55                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~56                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~57                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~58                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~59                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~60                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~61                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~62                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[5]~63                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~64                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~65                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~66                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~67                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~68                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~69                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~70                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~71                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~72                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~73                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~74                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~75                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~76                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~77                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~78                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[4]~79                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~80                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~81                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~82                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~83                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~84                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~85                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~86                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~87                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~88                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~89                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~90                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~91                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~92                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~93                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~94                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[3]~95                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~96                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~97                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~98                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~99                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~100                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~101                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~102                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~103                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~104                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~105                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~106                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~107                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~108                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~109                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~110                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[2]~111                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~112                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~113                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~114                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~115                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~116                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~117                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~118                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~119                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~120                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~121                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~122                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~123                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~124                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~125                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~126                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_1[1]~127                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~64                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~65                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~66                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~67                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~68                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~69                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~70                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~71                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~72                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~73                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~74                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~75                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~76                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~77                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~78                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[7]~79                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~80                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~81                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~82                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~83                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~84                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~85                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~86                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~87                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~88                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~89                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~90                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~91                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~92                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~93                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~94                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[6]~95                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~96                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~97                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~98                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~99                                                                                                                ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~100                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~101                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~102                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~103                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~104                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~105                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~106                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~107                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~108                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~109                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~110                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~111                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~112                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~113                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[5]~114                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~115                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~116                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~117                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~118                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~119                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~120                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~121                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~122                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~123                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~124                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~125                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~126                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~127                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~128                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~129                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~130                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~131                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~132                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~133                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~134                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
; glue_xram:glue_xram|bram:\G_bram:bram|dbram_0[2]~135                                                                                                               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2] ; Created         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                       ; Megafunction                                                                                                 ; Type ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|data_out_b[0..7] ; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|ram_rtl_0 ; RAM  ;
; glue_xram:glue_xram|cache:pipeline|d_from_bram[0..40]                                                               ; glue_xram:glue_xram|cache:pipeline|M_d_bram_rtl_0                                                            ; RAM  ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|data_out_a[0..5]                       ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|ram_rtl_0                       ; RAM  ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|data_out_a[0..17]         ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0          ; RAM  ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|dout[0,1]                     ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|bptrace_rtl_0          ; RAM  ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|data_out_a[0..17]         ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0          ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|data_out_a[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|ram_rtl_0     ; RAM  ;
; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|data_out_b[0..31]    ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|ram_rtl_0     ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register Name                                                                                                  ; RAM Name                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[0]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[1]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[2]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[3]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[4]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[5]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[6]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[7]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[8]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[9]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[10]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[11]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[12]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[13]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[14]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[15]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[16]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[17]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[18]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[19]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[20]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[21]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[22]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[23]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[24]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[25]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[26]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[27]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[28]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[29]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[30]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[31]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[32]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[33]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[34]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[35]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[36]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[37]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[38]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[39]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[40]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[41]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0_bypass[42]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[0]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[1]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[2]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[3]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[4]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[5]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[6]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[7]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[8]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[9]                        ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[10]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[11]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[12]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[13]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[14]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[15]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[16]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[17]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[18]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[19]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[20]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[21]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[22]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[23]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[24]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[25]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[26]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[27]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[28]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[29]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[30]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[31]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[32]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[33]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[34]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[35]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[36]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[37]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[38]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[39]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[40]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[41]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0_bypass[42]                       ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0                       ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[0]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[1]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[2]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[3]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[4]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[5]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[6]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[7]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[8]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[9]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[10] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[11] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[12] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[13] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[14] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[15] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[16] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[17] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0_bypass[18] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[0]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[1]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[2]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[3]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[4]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[5]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[6]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[7]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[8]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[9]  ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[10] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[11] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[12] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[13] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[14] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[15] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[16] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[17] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0_bypass[18] ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0 ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[2]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_mem_data_out[4]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_mem_data_out[31]                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_latency                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|R_cop0_intr_mask[0]                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|timer:\G_timer:timer|R[1][0]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R[1][29]                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|R_cop0_EPC[9]                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|R_cop0_EBASE[20]                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R[1][19]                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|R_baudrate[7]                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[8][10]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[3][10]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[1][10]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[0][6]                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[4][7]                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[2][6]                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[5][4]                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[6][1]                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[7][4]                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[9][3]                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[10][8]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[11][0]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[12][10]                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[13][7]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[14][1]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_addr[15][9]                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_mult_signed                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_alu_op2[1]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_flush_i_line                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_reg1_data[1]                                                                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_data_in_shift[23]                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_byte_enable[0]                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_data_in[10]                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|save_col[8]                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_branch_likely                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|MEM_WB_ex_data[0]                                                                                                                                          ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|MEM_WB_ex_data[4]                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_pixbuf_rd_addr[9]                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|tx_phase[0]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R[1][8]                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R[1][2]                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_phase[0]                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_ei                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_vertical_scroll[3]                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_tickcnt[0]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_branch_delay_follows                                                                                                                                 ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|R_hi_lo[8]                                                                                                                                  ;
; 4:1                ; 62 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|R_x[57]                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_instruction[29]                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_instruction[5]                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FP_Z[24]                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s4i_out_signif_sub[1]                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:0:spi_instance|R_bit_cnt[0]                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:1:spi_instance|R_bit_cnt[0]                                                                                                                                                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|R_y[24]                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_word_count[14]                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_word_count[12]                                                                                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_position[8]                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[10]                                                                                                                                          ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_op_minor[2]                                                                                                                                          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_word_count[0]                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[5][15]                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[3][29]                                                                                                                                                           ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s4i_out_signif_sub[7]                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s4i_out_signif_sub[14]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_address[4]                                                                                                                                                     ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_alu_op2[25]                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_state[2]                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[4][1]                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[4][12]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[4][20]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[4][31]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[2][2]                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[2][10]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[2][19]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[2][25]                                                                                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[17]                                                                                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s4i_out_signif_sub[18]                                                        ;
; 9:1                ; 11 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_length_remaining[10]                                                                                                            ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_ram_addr[6]                                                                                                                     ;
; 9:1                ; 26 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_sram_addr[5]                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_logic_data[3]                                                                                                                                       ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_logic_data[5]                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s4i_out_signif_sub[19]                                                        ;
; 16:1               ; 15 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_logic_data[18]                                                                                                                                      ;
; 15:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_MEM_logic_data[9]                                                                                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|s4i_out_signif_sub[21]                                                        ;
; 17:1               ; 5 bits    ; 55 LEs        ; 15 LEs               ; 40 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_EX_writeback_addr[1]                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|rx_break_tickcnt[9]                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|tx_ser[6]                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance|R_baudrate[9]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[8][0]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[3][0]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[1][0]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[0][0]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[4][3]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[2][0]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[5][1]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[6][0]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[7][3]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[9][2]                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[10][3]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[11][3]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[12][1]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[13][2]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[14][3]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|R_VR_increment_delay[15][0]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|R_shifting_counter[1]                                                                                                                    ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_b[13]                                                                                   ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|R_pipe_data[0].mantissa_a[12]                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_data[14]                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[0][27]                                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|startup_refresh_count[0]                                                                                                                                           ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_bram_addr[9]                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|R[1][28]                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap|vga_r[6]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|d_to_bram[7]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|d_to_bram[15]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|d_to_bram[21]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|d_to_bram[31]                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_eff_reg2[7]                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_eff_reg1[5]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift|Mux28                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift|Mux14                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_eff_alu_op2[23]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|WB_writeback_data[17]                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift|Mux90                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift|Mux126                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift|Mux114                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu|Mux16                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1304                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1322                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1216                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1261                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1169                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1192                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1117                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1146                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1029                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux1081                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux972                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux993                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux910                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux949                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux831                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux877                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|ID_reg2_eff_data[17]                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_address                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|state                                                                                                                                                              ;
; 8:1                ; 11 bits   ; 55 LEs        ; 33 LEs               ; 22 LEs                 ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|Mux0                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|EX_shamt[3]                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifB_shift_preswap[17] ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifA_shift_preswap[16] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|WB_writeback_data[8]                                                                                                                                       ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|Mux6                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16|iob_address                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|WB_writeback_data[3]                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_instruction                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_ID_instruction                                                                                                                                          ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux804                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_final:S04_ieee_adder_final|outputC[25]                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifB_shift_preswap[8]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifB_shift_preswap[7]  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifA_shift_preswap[9]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifA_shift_preswap[7]  ;
; 16:1               ; 31 bits   ; 310 LEs       ; 310 LEs              ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux632                                                                                                                                                              ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux642                                                                                                                                                              ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux700                                                                                                                                                              ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux724                                                                                                                                                              ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux735                                                                                                                                                              ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|Mux767                                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifB_shift_preswap[3]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifA_shift_preswap[3]  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|Mux28                                                                                                                                                              ;
; 7:1                ; 23 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_final:S04_ieee_adder_final|outputC[22]                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifB_shift_preswap[-3] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif|signifA_shift_preswap[-3] ;
; 9:1                ; 30 bits   ; 180 LEs       ; 150 LEs              ; 30 LEs                 ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|IF_PC_next[23]                                                                                                                                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|final_to_cpu_d[24]                                                                                                                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|final_to_cpu_d[23]                                                                                                                                                                          ;
; 17:1               ; 10 bits   ; 110 LEs       ; 90 LEs               ; 20 LEs                 ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|final_to_cpu_d[16]                                                                                                                                                                          ;
; 35:1               ; 2 bits    ; 46 LEs        ; 40 LEs               ; 6 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|final_to_cpu_d[3]                                                                                                                                                                           ;
; 35:1               ; 2 bits    ; 46 LEs        ; 42 LEs               ; 4 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|final_to_cpu_d[0]                                                                                                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 80 LEs               ; 8 LEs                  ; No         ; |de10lite_xram_sdram|glue_xram:glue_xram|final_to_cpu_d[6]                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0|altsyncram_u9u1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0|altsyncram_6jc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0|altsyncram_apl1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0|altsyncram_gad1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0|altsyncram_g0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0|altsyncram_94u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |de10lite_xram_sdram ;
+---------------------------+--------+------------------------------------------------+
; Parameter Name            ; Value  ; Type                                           ;
+---------------------------+--------+------------------------------------------------+
; C_arch                    ; 0      ; Signed Integer                                 ;
; C_debug                   ; false  ; Enumerated                                     ;
; C_branch_prediction       ; true   ; Enumerated                                     ;
; C_clk_freq                ; 75     ; Signed Integer                                 ;
; C_bram_size               ; 1      ; Signed Integer                                 ;
; C_boot_write_protect      ; false  ; Enumerated                                     ;
; C_icache_size             ; 4      ; Signed Integer                                 ;
; C_dcache_size             ; 4      ; Signed Integer                                 ;
; C_acram                   ; false  ; Enumerated                                     ;
; C_sdram                   ; true   ; Enumerated                                     ;
; C_vector                  ; true   ; Enumerated                                     ;
; C_vector_axi              ; false  ; Enumerated                                     ;
; C_vector_registers        ; 8      ; Signed Integer                                 ;
; C_vector_vaddr_bits       ; 11     ; Signed Integer                                 ;
; C_vector_vdata_bits       ; 32     ; Signed Integer                                 ;
; C_vector_bram_pass_thru   ; false  ; Enumerated                                     ;
; C_vector_float_addsub     ; true   ; Enumerated                                     ;
; C_vector_float_multiply   ; true   ; Enumerated                                     ;
; C_vector_float_divide     ; true   ; Enumerated                                     ;
; C_hdmi_out                ; false  ; Enumerated                                     ;
; C_vgahdmi                 ; true   ; Enumerated                                     ;
; C_vgahdmi_cache_size      ; 0      ; Signed Integer                                 ;
; C_vgahdmi_fifo_data_width ; 8      ; Signed Integer                                 ;
; C_sio                     ; 1      ; Signed Integer                                 ;
; C_sio_init_baudrate       ; 115200 ; Signed Integer                                 ;
; C_spi                     ; 2      ; Signed Integer                                 ;
; C_gpio                    ; 32     ; Signed Integer                                 ;
; C_timer                   ; true   ; Enumerated                                     ;
; C_simple_io               ; true   ; Enumerated                                     ;
+---------------------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component ;
+-------------------------------+----------------------------------------+---------------------------------------+
; Parameter Name                ; Value                                  ; Type                                  ;
+-------------------------------+----------------------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                                 ; Untyped                               ;
; PLL_TYPE                      ; AUTO                                   ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_50M_25M_250M_75M ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                                    ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                                   ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                                   ; Untyped                               ;
; PRIMARY_CLOCK                 ; inclk0                                 ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                  ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 20000                                  ; Signed Integer                        ;
; GATE_LOCK_SIGNAL              ; NO                                     ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                                      ; Untyped                               ;
; LOCK_HIGH                     ; 1                                      ; Untyped                               ;
; LOCK_LOW                      ; 1                                      ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                                      ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                      ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                    ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                    ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                    ; Untyped                               ;
; SKIP_VCO                      ; OFF                                    ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                                      ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                                   ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                                ; Untyped                               ;
; BANDWIDTH                     ; 0                                      ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                                   ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                                      ; Untyped                               ;
; DOWN_SPREAD                   ; 0                                      ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                    ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                    ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                                      ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                                      ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                                      ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 3                                      ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 5                                      ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 1                                      ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                                      ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                                      ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                                      ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 2                                      ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 1                                      ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 2                                      ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                                     ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 50                                     ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                                     ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                                  ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                 ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                                      ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                                      ; Untyped                               ;
; DPA_DIVIDER                   ; 0                                      ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                                      ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                                      ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                      ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                      ; Untyped                               ;
; VCO_MIN                       ; 0                                      ; Untyped                               ;
; VCO_MAX                       ; 0                                      ; Untyped                               ;
; VCO_CENTER                    ; 0                                      ; Untyped                               ;
; PFD_MIN                       ; 0                                      ; Untyped                               ;
; PFD_MAX                       ; 0                                      ; Untyped                               ;
; M_INITIAL                     ; 0                                      ; Untyped                               ;
; M                             ; 0                                      ; Untyped                               ;
; N                             ; 1                                      ; Untyped                               ;
; M2                            ; 1                                      ; Untyped                               ;
; N2                            ; 1                                      ; Untyped                               ;
; SS                            ; 1                                      ; Untyped                               ;
; C0_HIGH                       ; 0                                      ; Untyped                               ;
; C1_HIGH                       ; 0                                      ; Untyped                               ;
; C2_HIGH                       ; 0                                      ; Untyped                               ;
; C3_HIGH                       ; 0                                      ; Untyped                               ;
; C4_HIGH                       ; 0                                      ; Untyped                               ;
; C5_HIGH                       ; 0                                      ; Untyped                               ;
; C6_HIGH                       ; 0                                      ; Untyped                               ;
; C7_HIGH                       ; 0                                      ; Untyped                               ;
; C8_HIGH                       ; 0                                      ; Untyped                               ;
; C9_HIGH                       ; 0                                      ; Untyped                               ;
; C0_LOW                        ; 0                                      ; Untyped                               ;
; C1_LOW                        ; 0                                      ; Untyped                               ;
; C2_LOW                        ; 0                                      ; Untyped                               ;
; C3_LOW                        ; 0                                      ; Untyped                               ;
; C4_LOW                        ; 0                                      ; Untyped                               ;
; C5_LOW                        ; 0                                      ; Untyped                               ;
; C6_LOW                        ; 0                                      ; Untyped                               ;
; C7_LOW                        ; 0                                      ; Untyped                               ;
; C8_LOW                        ; 0                                      ; Untyped                               ;
; C9_LOW                        ; 0                                      ; Untyped                               ;
; C0_INITIAL                    ; 0                                      ; Untyped                               ;
; C1_INITIAL                    ; 0                                      ; Untyped                               ;
; C2_INITIAL                    ; 0                                      ; Untyped                               ;
; C3_INITIAL                    ; 0                                      ; Untyped                               ;
; C4_INITIAL                    ; 0                                      ; Untyped                               ;
; C5_INITIAL                    ; 0                                      ; Untyped                               ;
; C6_INITIAL                    ; 0                                      ; Untyped                               ;
; C7_INITIAL                    ; 0                                      ; Untyped                               ;
; C8_INITIAL                    ; 0                                      ; Untyped                               ;
; C9_INITIAL                    ; 0                                      ; Untyped                               ;
; C0_MODE                       ; BYPASS                                 ; Untyped                               ;
; C1_MODE                       ; BYPASS                                 ; Untyped                               ;
; C2_MODE                       ; BYPASS                                 ; Untyped                               ;
; C3_MODE                       ; BYPASS                                 ; Untyped                               ;
; C4_MODE                       ; BYPASS                                 ; Untyped                               ;
; C5_MODE                       ; BYPASS                                 ; Untyped                               ;
; C6_MODE                       ; BYPASS                                 ; Untyped                               ;
; C7_MODE                       ; BYPASS                                 ; Untyped                               ;
; C8_MODE                       ; BYPASS                                 ; Untyped                               ;
; C9_MODE                       ; BYPASS                                 ; Untyped                               ;
; C0_PH                         ; 0                                      ; Untyped                               ;
; C1_PH                         ; 0                                      ; Untyped                               ;
; C2_PH                         ; 0                                      ; Untyped                               ;
; C3_PH                         ; 0                                      ; Untyped                               ;
; C4_PH                         ; 0                                      ; Untyped                               ;
; C5_PH                         ; 0                                      ; Untyped                               ;
; C6_PH                         ; 0                                      ; Untyped                               ;
; C7_PH                         ; 0                                      ; Untyped                               ;
; C8_PH                         ; 0                                      ; Untyped                               ;
; C9_PH                         ; 0                                      ; Untyped                               ;
; L0_HIGH                       ; 1                                      ; Untyped                               ;
; L1_HIGH                       ; 1                                      ; Untyped                               ;
; G0_HIGH                       ; 1                                      ; Untyped                               ;
; G1_HIGH                       ; 1                                      ; Untyped                               ;
; G2_HIGH                       ; 1                                      ; Untyped                               ;
; G3_HIGH                       ; 1                                      ; Untyped                               ;
; E0_HIGH                       ; 1                                      ; Untyped                               ;
; E1_HIGH                       ; 1                                      ; Untyped                               ;
; E2_HIGH                       ; 1                                      ; Untyped                               ;
; E3_HIGH                       ; 1                                      ; Untyped                               ;
; L0_LOW                        ; 1                                      ; Untyped                               ;
; L1_LOW                        ; 1                                      ; Untyped                               ;
; G0_LOW                        ; 1                                      ; Untyped                               ;
; G1_LOW                        ; 1                                      ; Untyped                               ;
; G2_LOW                        ; 1                                      ; Untyped                               ;
; G3_LOW                        ; 1                                      ; Untyped                               ;
; E0_LOW                        ; 1                                      ; Untyped                               ;
; E1_LOW                        ; 1                                      ; Untyped                               ;
; E2_LOW                        ; 1                                      ; Untyped                               ;
; E3_LOW                        ; 1                                      ; Untyped                               ;
; L0_INITIAL                    ; 1                                      ; Untyped                               ;
; L1_INITIAL                    ; 1                                      ; Untyped                               ;
; G0_INITIAL                    ; 1                                      ; Untyped                               ;
; G1_INITIAL                    ; 1                                      ; Untyped                               ;
; G2_INITIAL                    ; 1                                      ; Untyped                               ;
; G3_INITIAL                    ; 1                                      ; Untyped                               ;
; E0_INITIAL                    ; 1                                      ; Untyped                               ;
; E1_INITIAL                    ; 1                                      ; Untyped                               ;
; E2_INITIAL                    ; 1                                      ; Untyped                               ;
; E3_INITIAL                    ; 1                                      ; Untyped                               ;
; L0_MODE                       ; BYPASS                                 ; Untyped                               ;
; L1_MODE                       ; BYPASS                                 ; Untyped                               ;
; G0_MODE                       ; BYPASS                                 ; Untyped                               ;
; G1_MODE                       ; BYPASS                                 ; Untyped                               ;
; G2_MODE                       ; BYPASS                                 ; Untyped                               ;
; G3_MODE                       ; BYPASS                                 ; Untyped                               ;
; E0_MODE                       ; BYPASS                                 ; Untyped                               ;
; E1_MODE                       ; BYPASS                                 ; Untyped                               ;
; E2_MODE                       ; BYPASS                                 ; Untyped                               ;
; E3_MODE                       ; BYPASS                                 ; Untyped                               ;
; L0_PH                         ; 0                                      ; Untyped                               ;
; L1_PH                         ; 0                                      ; Untyped                               ;
; G0_PH                         ; 0                                      ; Untyped                               ;
; G1_PH                         ; 0                                      ; Untyped                               ;
; G2_PH                         ; 0                                      ; Untyped                               ;
; G3_PH                         ; 0                                      ; Untyped                               ;
; E0_PH                         ; 0                                      ; Untyped                               ;
; E1_PH                         ; 0                                      ; Untyped                               ;
; E2_PH                         ; 0                                      ; Untyped                               ;
; E3_PH                         ; 0                                      ; Untyped                               ;
; M_PH                          ; 0                                      ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; CLK0_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK1_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK2_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK3_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK4_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK5_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK6_COUNTER                  ; E0                                     ; Untyped                               ;
; CLK7_COUNTER                  ; E1                                     ; Untyped                               ;
; CLK8_COUNTER                  ; E2                                     ; Untyped                               ;
; CLK9_COUNTER                  ; E3                                     ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; M_TIME_DELAY                  ; 0                                      ; Untyped                               ;
; N_TIME_DELAY                  ; 0                                      ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                                     ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                                     ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                                     ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                                     ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                                     ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                                     ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                                      ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                              ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                                      ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                   ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                                   ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                                   ; Untyped                               ;
; VCO_POST_SCALE                ; 0                                      ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                                 ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_USED                              ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_USED                              ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                              ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED                              ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED                              ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_USED                              ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_INCLK1                   ; PORT_USED                              ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                              ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                              ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                              ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                            ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                            ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                      ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                                      ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; CBXI_PARAMETER                ; clk_50M_25M_250M_75M_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                   ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                                      ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                                      ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                      ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                    ; Untyped                               ;
; DEVICE_FAMILY                 ; MAX 10                                 ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                 ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                    ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                                     ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                                    ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                                     ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                    ; IGNORE_CASCADE                        ;
+-------------------------------+----------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram                        ;
+------------------------------------+----------------------------------+-----------------+
; Parameter Name                     ; Value                            ; Type            ;
+------------------------------------+----------------------------------+-----------------+
; c_clk_freq                         ; 75                               ; Signed Integer  ;
; c_arch                             ; 0                                ; Signed Integer  ;
; c_big_endian                       ; false                            ; Enumerated      ;
; c_mult_enable                      ; true                             ; Enumerated      ;
; c_mul_acc                          ; false                            ; Enumerated      ;
; c_mul_reg                          ; false                            ; Enumerated      ;
; c_branch_likely                    ; true                             ; Enumerated      ;
; c_sign_extend                      ; true                             ; Enumerated      ;
; c_ll_sc                            ; false                            ; Enumerated      ;
; c_pc_mask                          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; c_exceptions                       ; true                             ; Enumerated      ;
; c_cop0_count                       ; true                             ; Enumerated      ;
; c_cop0_compare                     ; true                             ; Enumerated      ;
; c_cop0_config                      ; true                             ; Enumerated      ;
; c_branch_prediction                ; true                             ; Enumerated      ;
; c_full_shifter                     ; true                             ; Enumerated      ;
; c_result_forwarding                ; true                             ; Enumerated      ;
; c_load_aligner                     ; true                             ; Enumerated      ;
; c_regfile_synchronous_read         ; false                            ; Enumerated      ;
; c_movn_movz                        ; false                            ; Enumerated      ;
; c_debug                            ; false                            ; Enumerated      ;
; c_sdram_clock_range                ; 2                                ; Signed Integer  ;
; c_sdram_ras                        ; 3                                ; Signed Integer  ;
; c_sdram_cas                        ; 3                                ; Signed Integer  ;
; c_sdram_pre                        ; 3                                ; Signed Integer  ;
; c_sdram_address_width              ; 24                               ; Signed Integer  ;
; c_sdram_column_bits                ; 9                                ; Signed Integer  ;
; c_sdram_startup_cycles             ; 10100                            ; Signed Integer  ;
; c_sdram_cycles_per_refresh         ; 1524                             ; Signed Integer  ;
; c_bram_size                        ; 1                                ; Signed Integer  ;
; c_bram_const_init                  ; true                             ; Enumerated      ;
; c_boot_write_protect               ; false                            ; Enumerated      ;
; c_boot_spi                         ; false                            ; Enumerated      ;
; c_icache_size                      ; 4                                ; Signed Integer  ;
; c_dcache_size                      ; 4                                ; Signed Integer  ;
; c_xram_base                        ; 1000                             ; Unsigned Binary ;
; c_cached_addr_bits                 ; 20                               ; Signed Integer  ;
; c_xdma                             ; false                            ; Enumerated      ;
; c_sram                             ; false                            ; Enumerated      ;
; c_sram8                            ; false                            ; Enumerated      ;
; c_sram_refresh                     ; false                            ; Enumerated      ;
; c_sram_wait_cycles                 ; 4                                ; Signed Integer  ;
; c_sram_pipelined_read              ; false                            ; Enumerated      ;
; c_sdram                            ; true                             ; Enumerated      ;
; c_sdram32                          ; false                            ; Enumerated      ;
; c_acram                            ; false                            ; Enumerated      ;
; c_acram_wait_cycles                ; 4                                ; Signed Integer  ;
; c_axiram                           ; false                            ; Enumerated      ;
; c_sio                              ; 1                                ; Signed Integer  ;
; c_sio_init_baudrate                ; 115200                           ; Signed Integer  ;
; c_sio_fixed_baudrate               ; false                            ; Enumerated      ;
; c_sio_break_detect                 ; true                             ; Enumerated      ;
; c_usbsio                           ; 0000                             ; Unsigned Binary ;
; c_spi                              ; 2                                ; Signed Integer  ;
; c_spi_turbo_mode                   ; 0000                             ; Unsigned Binary ;
; c_spi_fixed_speed                  ; 1111                             ; Unsigned Binary ;
; c_simple_in                        ; 32                               ; Signed Integer  ;
; c_simple_out                       ; 32                               ; Signed Integer  ;
; c_dvid_ddr                         ; false                            ; Enumerated      ;
; c_lvds_display                     ; false                            ; Enumerated      ;
; c_lcd35_display                    ; false                            ; Enumerated      ;
; c_shift_clock_synchronizer         ; false                            ; Enumerated      ;
; c_tv                               ; false                            ; Enumerated      ;
; c_tv_fifo_width                    ; 512                              ; Signed Integer  ;
; c_tv_fifo_height                   ; 512                              ; Signed Integer  ;
; c_tv_fifo_data_width               ; 8                                ; Signed Integer  ;
; c_tv_fifo_addr_width               ; 11                               ; Signed Integer  ;
; c_vgahdmi                          ; true                             ; Enumerated      ;
; c_vgahdmi_compositing              ; 2                                ; Signed Integer  ;
; c_compositing2_write_while_reading ; true                             ; Enumerated      ;
; c_vgahdmi_mode                     ; 1                                ; Signed Integer  ;
; c_vgahdmi_axi                      ; false                            ; Enumerated      ;
; c_vgahdmi_cache_size               ; 0                                ; Signed Integer  ;
; c_vgahdmi_cache_use_i              ; false                            ; Enumerated      ;
; c_vgahdmi_fifo_fast_ram            ; true                             ; Enumerated      ;
; c_vgahdmi_fifo_timeout             ; 0                                ; Signed Integer  ;
; c_vgahdmi_fifo_burst_max_bits      ; 0                                ; Signed Integer  ;
; c_vgahdmi_fifo_data_width          ; 8                                ; Signed Integer  ;
; c_video_base_addr_out              ; false                            ; Enumerated      ;
; c_ledstrip                         ; false                            ; Enumerated      ;
; c_ledstrip_full_circle             ; 100                              ; Signed Integer  ;
; c_ledstrip_fifo_width              ; 72                               ; Signed Integer  ;
; c_ledstrip_fifo_height             ; 36                               ; Signed Integer  ;
; c_ledstrip_fifo_data_width         ; 8                                ; Signed Integer  ;
; c_ledstrip_fifo_addr_width         ; 11                               ; Signed Integer  ;
; c_vgatext                          ; false                            ; Enumerated      ;
; c_vgatext_label                    ; f32c                             ; String          ;
; c_vgatext_mode                     ; 1                                ; Signed Integer  ;
; c_vgatext_bits                     ; 2                                ; Signed Integer  ;
; c_vgatext_bram_mem                 ; 4                                ; Signed Integer  ;
; c_vgatext_bram_base                ; 0100                             ; Unsigned Binary ;
; c_vgatext_external_mem             ; 0                                ; Signed Integer  ;
; c_vgatext_reset                    ; true                             ; Enumerated      ;
; c_vgatext_palette                  ; false                            ; Enumerated      ;
; c_vgatext_text                     ; true                             ; Enumerated      ;
; c_vgatext_font_bram8               ; false                            ; Enumerated      ;
; c_vgatext_char_height              ; 16                               ; Signed Integer  ;
; c_vgatext_font_height              ; 8                                ; Signed Integer  ;
; c_vgatext_font_depth               ; 8                                ; Signed Integer  ;
; c_vgatext_font_linedouble          ; true                             ; Enumerated      ;
; c_vgatext_font_widthdouble         ; false                            ; Enumerated      ;
; c_vgatext_monochrome               ; false                            ; Enumerated      ;
; c_vgatext_finescroll               ; false                            ; Enumerated      ;
; c_vgatext_cursor                   ; true                             ; Enumerated      ;
; c_vgatext_cursor_blink             ; true                             ; Enumerated      ;
; c_vgatext_bus_read                 ; false                            ; Enumerated      ;
; c_vgatext_reg_read                 ; false                            ; Enumerated      ;
; c_vgatext_text_fifo                ; true                             ; Enumerated      ;
; c_vgatext_text_fifo_postpone_step  ; 0                                ; Signed Integer  ;
; c_vgatext_text_fifo_step           ; 40                               ; Signed Integer  ;
; c_vgatext_text_fifo_width          ; 6                                ; Signed Integer  ;
; c_vgatext_bitmap                   ; false                            ; Enumerated      ;
; c_vgatext_bitmap_depth             ; 8                                ; Signed Integer  ;
; c_vgatext_bitmap_fifo              ; false                            ; Enumerated      ;
; c_vgatext_bitmap_fifo_timeout      ; 0                                ; Signed Integer  ;
; c_vgatext_bitmap_fifo_step         ; 640                              ; Signed Integer  ;
; c_vgatext_bitmap_fifo_height       ; 480                              ; Signed Integer  ;
; c_vgatext_bitmap_fifo_addr_width   ; 11                               ; Signed Integer  ;
; c_vgatext_bitmap_fifo_data_width   ; 8                                ; Signed Integer  ;
; c_pcm                              ; false                            ; Enumerated      ;
; c_synth                            ; false                            ; Enumerated      ;
; c_synth_zero_cross                 ; false                            ; Enumerated      ;
; c_synth_amplify                    ; 0                                ; Signed Integer  ;
; c_synth_multiplier_sign_fix        ; false                            ; Enumerated      ;
; c_dacpwm                           ; false                            ; Enumerated      ;
; c_spdif                            ; false                            ; Enumerated      ;
; c_i2s                              ; false                            ; Enumerated      ;
; c_i2s_hz                           ; 44100                            ; Signed Integer  ;
; c_cw_simple_out                    ; -1                               ; Signed Integer  ;
; c_fmrds                            ; false                            ; Enumerated      ;
; c_fm_stereo                        ; false                            ; Enumerated      ;
; c_fm_filter                        ; false                            ; Enumerated      ;
; c_fm_downsample                    ; false                            ; Enumerated      ;
; c_rds_msg_len                      ; 260                              ; Signed Integer  ;
; c_fmdds_hz                         ; 250000000                        ; Signed Integer  ;
; c_rds_clock_multiply               ; 57                               ; Signed Integer  ;
; c_rds_clock_divide                 ; 3125                             ; Signed Integer  ;
; c_gpio                             ; 32                               ; Signed Integer  ;
; c_gpio_pullup                      ; false                            ; Enumerated      ;
; c_gpio_adc                         ; 6                                ; Signed Integer  ;
; c_pids                             ; 0                                ; Signed Integer  ;
; c_pid_simulator                    ; 00000000                         ; Unsigned Binary ;
; c_pid_prescaler                    ; 18                               ; Signed Integer  ;
; c_pid_precision                    ; 1                                ; Signed Integer  ;
; c_pid_pwm_bits                     ; 12                               ; Signed Integer  ;
; c_pid_fp                           ; 8                                ; Signed Integer  ;
; c_timer                            ; true                             ; Enumerated      ;
; c_timer_ocp_mux                    ; true                             ; Enumerated      ;
; c_timer_ocps                       ; 2                                ; Signed Integer  ;
; c_timer_icps                       ; 2                                ; Signed Integer  ;
; c_vector                           ; true                             ; Enumerated      ;
; c_vector_burst_max_bits            ; 6                                ; Signed Integer  ;
; c_vector_vaddr_bits                ; 11                               ; Signed Integer  ;
; c_vector_vdata_bits                ; 32                               ; Signed Integer  ;
; c_vector_bram_pass_thru            ; false                            ; Enumerated      ;
; c_vector_axi                       ; false                            ; Enumerated      ;
; c_vector_interrupt                 ; false                            ; Enumerated      ;
; c_vector_registers                 ; 8                                ; Signed Integer  ;
; c_vector_float_addsub              ; true                             ; Enumerated      ;
; c_vector_float_multiply            ; true                             ; Enumerated      ;
; c_vector_float_divide              ; true                             ; Enumerated      ;
+------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline ;
+----------------------------+----------------------------------+-----------------+
; Parameter Name             ; Value                            ; Type            ;
+----------------------------+----------------------------------+-----------------+
; c_arch                     ; 0                                ; Signed Integer  ;
; c_big_endian               ; false                            ; Enumerated      ;
; c_mult_enable              ; true                             ; Enumerated      ;
; c_mul_acc                  ; false                            ; Enumerated      ;
; c_mul_reg                  ; false                            ; Enumerated      ;
; c_branch_likely            ; true                             ; Enumerated      ;
; c_sign_extend              ; true                             ; Enumerated      ;
; c_movn_movz                ; false                            ; Enumerated      ;
; c_ll_sc                    ; false                            ; Enumerated      ;
; c_exceptions               ; true                             ; Enumerated      ;
; c_pc_mask                  ; 11111111111111111111111111111111 ; Unsigned Binary ;
; c_init_pc                  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; c_clk_freq                 ; 75                               ; Signed Integer  ;
; c_cpuid                    ; 0                                ; Signed Integer  ;
; c_cop0_count               ; true                             ; Enumerated      ;
; c_cop0_compare             ; true                             ; Enumerated      ;
; c_cop0_config              ; true                             ; Enumerated      ;
; c_result_forwarding        ; true                             ; Enumerated      ;
; c_branch_prediction        ; true                             ; Enumerated      ;
; c_bp_global_depth          ; 6                                ; Signed Integer  ;
; c_load_aligner             ; true                             ; Enumerated      ;
; c_full_shifter             ; true                             ; Enumerated      ;
; c_regfile_synchronous_read ; false                            ; Enumerated      ;
; c_icache_size              ; 4                                ; Signed Integer  ;
; c_dcache_size              ; 4                                ; Signed Integer  ;
; c_cached_addr_bits         ; 20                               ; Signed Integer  ;
; c_xram_base                ; 1000                             ; Unsigned Binary ;
; c_cache_bursts             ; false                            ; Enumerated      ;
; c_debug                    ; false                            ; Enumerated      ;
+----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline ;
+----------------------------+----------------------------------+-----------------------------------+
; Parameter Name             ; Value                            ; Type                              ;
+----------------------------+----------------------------------+-----------------------------------+
; c_arch                     ; 0                                ; Signed Integer                    ;
; c_big_endian               ; false                            ; Enumerated                        ;
; c_mult_enable              ; true                             ; Enumerated                        ;
; c_mul_acc                  ; false                            ; Enumerated                        ;
; c_mul_reg                  ; false                            ; Enumerated                        ;
; c_branch_likely            ; true                             ; Enumerated                        ;
; c_sign_extend              ; true                             ; Enumerated                        ;
; c_movn_movz                ; false                            ; Enumerated                        ;
; c_ll_sc                    ; false                            ; Enumerated                        ;
; c_exceptions               ; true                             ; Enumerated                        ;
; c_pc_mask                  ; 11111111111111111111111111111111 ; Unsigned Binary                   ;
; c_init_pc                  ; 00000000000000000000000000000000 ; Unsigned Binary                   ;
; c_clk_freq                 ; 75                               ; Signed Integer                    ;
; c_cache                    ; true                             ; Enumerated                        ;
; c_cpuid                    ; 0                                ; Signed Integer                    ;
; c_cop0_count               ; true                             ; Enumerated                        ;
; c_cop0_compare             ; true                             ; Enumerated                        ;
; c_cop0_config              ; true                             ; Enumerated                        ;
; c_result_forwarding        ; true                             ; Enumerated                        ;
; c_branch_prediction        ; true                             ; Enumerated                        ;
; c_bp_global_depth          ; 6                                ; Signed Integer                    ;
; c_load_aligner             ; true                             ; Enumerated                        ;
; c_full_shifter             ; true                             ; Enumerated                        ;
; c_reg_if_pc                ; true                             ; Enumerated                        ;
; c_regfile_synchronous_read ; false                            ; Enumerated                        ;
; c_debug                    ; false                            ; Enumerated                        ;
+----------------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; c_branch_likely ; true  ; Enumerated                                                                                                   ;
; c_sign_extend   ; true  ; Enumerated                                                                                                   ;
; c_mul_acc       ; false ; Enumerated                                                                                                   ;
; c_mul_reg       ; false ; Enumerated                                                                                                   ;
; c_cache         ; true  ; Enumerated                                                                                                   ;
; c_ll_sc         ; false ; Enumerated                                                                                                   ;
; c_movn_movz     ; false ; Enumerated                                                                                                   ;
; c_exceptions    ; true  ; Enumerated                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile ;
+--------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------+
; c_synchronous_read ; false ; Enumerated                                                                           ;
; c_debug            ; false ; Enumerated                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; c_sign_extend  ; true  ; Enumerated                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; c_load_aligner ; true  ; Enumerated                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; c_big_endian   ; false ; Enumerated                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; c_skip_mux     ; true  ; Enumerated                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                       ;
; pass_thru_a    ; true  ; Enumerated                                                                                       ;
; pass_thru_b    ; true  ; Enumerated                                                                                       ;
; data_width     ; 6     ; Signed Integer                                                                                   ;
; addr_width     ; 10    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                                    ;
; pass_thru_a    ; true  ; Enumerated                                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                                    ;
; data_width     ; 18    ; Signed Integer                                                                                                ;
; addr_width     ; 10    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                                    ;
; pass_thru_a    ; true  ; Enumerated                                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                                    ;
; data_width     ; 18    ; Signed Integer                                                                                                ;
; addr_width     ; 10    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|sdram:\G_sdram16:sdram16 ;
+----------------------+-------+------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                       ;
+----------------------+-------+------------------------------------------------------------+
; c_ports              ; 5     ; Signed Integer                                             ;
; c_prio_port          ; -1    ; Signed Integer                                             ;
; c_ras                ; 3     ; Signed Integer                                             ;
; c_cas                ; 3     ; Signed Integer                                             ;
; c_pre                ; 3     ; Signed Integer                                             ;
; c_clock_range        ; 2     ; Signed Integer                                             ;
; c_ready_point        ; 1     ; Signed Integer                                             ;
; c_done_point         ; 1     ; Signed Integer                                             ;
; c_write_ready_delay  ; 2     ; Signed Integer                                             ;
; c_shift_read         ; false ; Enumerated                                                 ;
; c_allow_back2back    ; true  ; Enumerated                                                 ;
; sdram_address_width  ; 24    ; Signed Integer                                             ;
; sdram_column_bits    ; 9     ; Signed Integer                                             ;
; sdram_startup_cycles ; 10100 ; Signed Integer                                             ;
; cycles_per_refresh   ; 1524  ; Signed Integer                                             ;
+----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance ;
+-------------------------+--------+---------------------------------------------------------------------------+
; Parameter Name          ; Value  ; Type                                                                      ;
+-------------------------+--------+---------------------------------------------------------------------------+
; c_clk_freq              ; 75     ; Signed Integer                                                            ;
; c_big_endian            ; false  ; Enumerated                                                                ;
; c_init_baudrate         ; 115200 ; Signed Integer                                                            ;
; c_fixed_baudrate        ; false  ; Enumerated                                                                ;
; c_break_detect          ; true   ; Enumerated                                                                ;
; c_break_detect_delay_ms ; 200    ; Signed Integer                                                            ;
; c_break_resets_baudrate ; true   ; Enumerated                                                                ;
; c_tx_only               ; false  ; Enumerated                                                                ;
; c_bypass                ; false  ; Enumerated                                                                ;
+-------------------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:0:spi_instance ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; c_fixed_speed  ; true  ; Enumerated                                                        ;
; c_turbo_mode   ; false ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:1:spi_instance ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; c_fixed_speed  ; true  ; Enumerated                                                        ;
; c_turbo_mode   ; false ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; c_addr_bits    ; 3     ; Signed Integer                                                   ;
; c_bits         ; 32    ; Signed Integer                                                   ;
; c_pullup       ; false ; Enumerated                                                       ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|timer:\G_timer:timer ;
+--------------------+-------+----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                     ;
+--------------------+-------+----------------------------------------------------------+
; c_ocps             ; 2     ; Signed Integer                                           ;
; c_icps             ; 2     ; Signed Integer                                           ;
; c_period_frac      ; 0     ; Signed Integer                                           ;
; c_have_afc         ; true  ; Enumerated                                               ;
; c_afc_immediate_sp ; true  ; Enumerated                                               ;
; c_have_intr        ; true  ; Enumerated                                               ;
; c_pres             ; 10    ; Signed Integer                                           ;
; c_bits             ; 12    ; Signed Integer                                           ;
+--------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector ;
+-----------------------+-------+----------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                     ;
+-----------------------+-------+----------------------------------------------------------+
; c_addr_bits           ; 3     ; Signed Integer                                           ;
; c_vaddr_bits          ; 11    ; Signed Integer                                           ;
; c_vdata_bits          ; 32    ; Signed Integer                                           ;
; c_bram_pass_thru      ; false ; Enumerated                                               ;
; c_vectors             ; 8     ; Signed Integer                                           ;
; c_float_addsub        ; true  ; Enumerated                                               ;
; c_float_multiply      ; true  ; Enumerated                                               ;
; c_float_divide        ; true  ; Enumerated                                               ;
; c_bram_in_reg         ; false ; Enumerated                                               ;
; c_bram_out_reg        ; false ; Enumerated                                               ;
; c_function_result_reg ; false ; Enumerated                                               ;
; c_bits                ; 32    ; Signed Integer                                           ;
+-----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sig_width      ; 28    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPround:I11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; sig_width      ; 28    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sig_width      ; 28    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; c_pipe_stages    ; 6     ; Signed Integer                                                                                                    ;
; c_float_mode     ; true  ; Enumerated                                                                                                        ;
; c_exponent_bits  ; 8     ; Signed Integer                                                                                                    ;
; c_mantissa_bits  ; 23    ; Signed Integer                                                                                                    ;
; c_precision_bits ; 27    ; Signed Integer                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; c_vaddr_bits     ; 11    ; Signed Integer                                                                                  ;
; c_vdata_bits     ; 32    ; Signed Integer                                                                                  ;
; c_burst_max_bits ; 3     ; Signed Integer                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
; c_synclen             ; 2     ; Signed Integer                                                                      ;
; c_fast_ram            ; true  ; Enumerated                                                                          ;
; c_write_while_reading ; true  ; Enumerated                                                                          ;
; c_position_clipping   ; false ; Enumerated                                                                          ;
; c_timeout             ; 0     ; Signed Integer                                                                      ;
; c_timeout_incomplete  ; false ; Enumerated                                                                          ;
; c_burst_max_bits      ; 0     ; Signed Integer                                                                      ;
; c_width               ; 640   ; Signed Integer                                                                      ;
; c_height              ; 480   ; Signed Integer                                                                      ;
; c_vscroll             ; 3     ; Signed Integer                                                                      ;
; c_data_width          ; 8     ; Signed Integer                                                                      ;
; c_length_subtract     ; 0     ; Signed Integer                                                                      ;
; c_addr_width          ; 11    ; Signed Integer                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                             ;
; pass_thru_a    ; false ; Enumerated                                                                                                             ;
; pass_thru_b    ; false ; Enumerated                                                                                                             ;
; data_width     ; 8     ; Signed Integer                                                                                                         ;
; addr_width     ; 11    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap ;
+---------------------+-------+-------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                        ;
+---------------------+-------+-------------------------------------------------------------+
; c_resolution_x      ; 640   ; Signed Integer                                              ;
; c_hsync_front_porch ; 16    ; Signed Integer                                              ;
; c_hsync_pulse       ; 96    ; Signed Integer                                              ;
; c_hsync_back_porch  ; 48    ; Signed Integer                                              ;
; c_resolution_y      ; 480   ; Signed Integer                                              ;
; c_vsync_front_porch ; 10    ; Signed Integer                                              ;
; c_vsync_pulse       ; 2     ; Signed Integer                                              ;
; c_vsync_back_porch  ; 33    ; Signed Integer                                              ;
; c_dbl_x             ; 0     ; Signed Integer                                              ;
; c_dbl_y             ; 0     ; Signed Integer                                              ;
+---------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid ;
+----------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                  ;
+----------------------------+-------+---------------------------------------------------------------------------------------+
; c_shift_clock_synchronizer ; false ; Enumerated                                                                            ;
; c_parallel                 ; true  ; Enumerated                                                                            ;
; c_serial                   ; true  ; Enumerated                                                                            ;
; c_ddr                      ; false ; Enumerated                                                                            ;
; c_depth                    ; 8     ; Signed Integer                                                                        ;
+----------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|bram:\G_bram:bram ;
+----------------------------+-------+-----------------------------------------------+
; Parameter Name             ; Value ; Type                                          ;
+----------------------------+-------+-----------------------------------------------+
; c_bram_size                ; 1     ; Signed Integer                                ;
; c_bram_const_init          ; true  ; Enumerated                                    ;
; c_arch                     ; 0     ; Signed Integer                                ;
; c_big_endian               ; false ; Enumerated                                    ;
; c_boot_spi                 ; false ; Enumerated                                    ;
; c_write_protect_bootloader ; false ; Enumerated                                    ;
+----------------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; c_ready_delay  ; 2     ; Signed Integer                                ;
; c_addr_width   ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                              ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                           ;
; WIDTH_A                            ; 8               ; Untyped                                                                                                           ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                           ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                           ;
; WIDTH_B                            ; 8               ; Untyped                                                                                                           ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                           ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_u9u1 ; Untyped                                                                                                           ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 41                   ; Untyped                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 41                   ; Untyped                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_6jc1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                ;
; WIDTH_A                            ; 6                    ; Untyped                                                                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 6                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_apl1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_g0c1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 2                    ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 2                    ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_gad1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_g0c1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                          ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32              ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11              ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048            ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_94u1 ; Untyped                                                                                                       ;
+------------------------------------+-----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult8 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 24       ; Untyped                                                                                              ;
; LPM_WIDTHB                                     ; 24       ; Untyped                                                                                              ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                                                              ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; mult_1os ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                              ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|lpm_add_sub:Add1 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64          ; Untyped                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_kai ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult7 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult6 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult5 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 27       ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 28       ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 55       ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                             ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                      ;
+-------------------------------+-------------------------------------------------------------------+
; Name                          ; Value                                                             ;
+-------------------------------+-------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                 ;
; Entity Instance               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                            ;
;     -- PLL_TYPE               ; AUTO                                                              ;
;     -- PRIMARY_CLOCK          ; inclk0                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 20000                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                 ;
+-------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                      ;
; Entity Instance                           ; glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R2_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 41                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 41                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 6                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 6                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 18                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 18                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 2                                                                                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 2                                                                                                                       ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|altsyncram:ram_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 18                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 18                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                           ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 10                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                              ;
;     -- LPM_WIDTHB                     ; 24                                                                                                              ;
;     -- LPM_WIDTHP                     ; 48                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 27                                                                                                              ;
;     -- LPM_WIDTHB                     ; 28                                                                                                              ;
;     -- LPM_WIDTHP                     ; 55                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u22" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u21" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap"                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; line_repeat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; data_out_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo"                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; suggest_burst     ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; suggest_cache     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; color_transparent ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_background  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma"               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; length        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; suggest_cache ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                 ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; sig_out[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; sig_out[27]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I1" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; isdn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; isdn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputA" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; add_sub_bit ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector"                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; vector_irq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|timer:\G_timer:timer"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sign       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; icp_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst"                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; gpio_pullup ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|sdram:\G_sdram16:sdram16"                                                            ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ready_out[4..7]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snoop_addr                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snoop_cycle               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_in[4..7]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[0].burst_len       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[0].byte_sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_in[0].write           ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[1].burst_len       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[2].burst_len       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[2].byte_sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_in[2].write           ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[3].burst_len[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[3].byte_sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram" ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                         ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram" ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                         ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in_a[5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_in_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier" ;
+------------+-------+----------+-----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                         ;
+------------+-------+----------+-----------------------------------------------------------------+
; clk_enable ; Input ; Info     ; Stuck at VCC                                                    ;
+------------+-------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rdd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode"    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cmov_cycle     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmov_condition ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; madd           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ll             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sc             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; imem_addr_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_clk_ena    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline"                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; imem_burst_len   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_burst_len   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snoop_cycle      ; Input  ; Info     ; Stuck at GND                                                                        ;
; intr[5..4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; debug_in_busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_clk_ena    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_debug      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_active     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram"                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_fmdds          ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_cw             ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_usbsio         ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset              ; Input  ; Info     ; Stuck at GND                                                                        ;
; xdma_strobe        ; Input  ; Info     ; Stuck at GND                                                                        ;
; xdma_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; xdma_byte_sel      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xdma_data_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_a             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_d             ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_wel           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_lbl           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_ubl           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; acram_addr[29..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu_axi_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu_axi_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_axi_aresetn  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; video_axi_aclk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; video_axi_in       ; Input  ; Info     ; Stuck at GND                                                                        ;
; video_axi_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vector_axi_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; vector_axi_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sio_break          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usbsio_diff_dp     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usbsio_dp          ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usbsio_dn          ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_sck            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_ss             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_mosi           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pid_encoder_a      ; Input  ; Info     ; Connecting port with null range to expression with null range                       ;
; pid_encoder_b      ; Input  ; Info     ; Connecting port with null range to expression with null range                       ;
; pid_bridge_f       ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; pid_bridge_r       ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; vga_blank          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_r[3..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_g[3..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_b[3..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_serial_rgb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvi_r              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvi_g              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvi_b              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_red           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_green         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_blue          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_clock         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_base_addr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ledstrip_rotation  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ledstrip_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_l            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_r            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_composite    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spdif_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2s_din            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2s_bck            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2s_lrck           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fm_antenna         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cw_antenna         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio[127..36]      ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_pullup        ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ocp                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; icp                ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_error_out      ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_clk_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ps2_dat_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ps2_clk_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_dat_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; areset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; activeclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkbad0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkbad1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 195                         ;
; cycloneiii_ff         ; 13527                       ;
;     ENA               ; 10220                       ;
;     ENA SCLR          ; 76                          ;
;     ENA SCLR SLD      ; 17                          ;
;     ENA SLD           ; 403                         ;
;     SCLR              ; 45                          ;
;     SCLR SLD          ; 4                           ;
;     SLD               ; 35                          ;
;     plain             ; 2727                        ;
; cycloneiii_io_obuf    ; 84                          ;
; cycloneiii_lcell_comb ; 24823                       ;
;     arith             ; 1603                        ;
;         2 data inputs ; 687                         ;
;         3 data inputs ; 916                         ;
;     normal            ; 23220                       ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 1956                        ;
;         2 data inputs ; 581                         ;
;         3 data inputs ; 1935                        ;
;         4 data inputs ; 18730                       ;
; cycloneiii_mac_mult   ; 40                          ;
; cycloneiii_mac_out    ; 40                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 413                         ;
;                       ;                             ;
; Max LUT depth         ; 17.60                       ;
; Average LUT depth     ; 5.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 14 14:27:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xram_sdram_vector -c xram_sdram_vector
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(135) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 135
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(136) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 136
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(137) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 137
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(138) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 138
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(139) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 139
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(140) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 140
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(145) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 145
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram32.vhd
    Info (12022): Found design unit 1: sdram32-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 94
    Info (12023): Found entity 1: sdram32 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v
    Info (12023): Found entity 1: ieee_adder File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 8
Info (12021): Found 10 design units, including 10 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v
    Info (12023): Found entity 1: ieee_adder_prepare_input File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 2
    Info (12023): Found entity 2: ieee_adder_compare File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 13
    Info (12023): Found entity 3: ieee_adder_shift_signif File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 20
    Info (12023): Found entity 4: ieee_adder_swap_signif File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 25
    Info (12023): Found entity 5: ieee_adder_bigger_exp File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 28
    Info (12023): Found entity 6: ieee_adder_opadd File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 31
    Info (12023): Found entity 7: ieee_adder_opsub File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 42
    Info (12023): Found entity 8: ieee_adder_normalize_sub File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 47
    Info (12023): Found entity 9: ieee_adder_round File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 90
    Info (12023): Found entity 10: ieee_adder_final File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 95
Info (12021): Found 0 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/defines.v
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/glue_xram_vector.vhd
    Info (12022): Found design unit 1: glue_xram-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 321
    Info (12023): Found entity 1: glue_xram File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/top/top_xram_sdram_lc_dvi.vhd
    Info (12022): Found design unit 1: ffm_xram_sdram-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/top/top_xram_sdram_lc_dvi.vhd Line: 142
    Info (12023): Found entity 1: ffm_xram_sdram File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/top/top_xram_sdram_lc_dvi.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/ram_emu.vhd
    Info (12022): Found design unit 1: ram_emu-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ram_emu.vhd Line: 49
    Info (12023): Found entity 1: ram_emu File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ram_emu.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/fir.vhd
    Info (12022): Found design unit 1: FIR-behavior File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fir.vhd Line: 26
    Info (12023): Found entity 1: FIR File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fir.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fb.vhd
    Info (12022): Found design unit 1: fb-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fb.vhd Line: 56
    Info (12023): Found entity 1: fb File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fb.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram_mz_wrap.vhd
    Info (12022): Found design unit 1: sdram_mz_wrap-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz_wrap.vhd Line: 61
    Info (12023): Found entity 1: sdram_mz_wrap File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz_wrap.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/i2c_sender_adv7513.vhd
    Info (12022): Found design unit 1: i2c_sender_adv7513-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/i2c_sender_adv7513.vhd Line: 22
    Info (12023): Found entity 1: i2c_sender_adv7513 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/i2c_sender_adv7513.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/chip/cyclone5/dvi_lvds.vhd
    Info (12022): Found design unit 1: dvi_lvds-SYN File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/chip/cyclone5/dvi_lvds.vhd Line: 54
    Info (12023): Found entity 1: dvi_lvds File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/chip/cyclone5/dvi_lvds.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_148m44p_148m44n_29m69_79m16_98m96.vhd
    Info (12022): Found design unit 1: clk_148M44p_148M44n_29M69_79M16_98M96-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd Line: 24
    Info (12023): Found entity 1: clk_148M44p_148M44n_29M69_79M16_98M96 File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_250_25_75_100.vhd
    Info (12022): Found design unit 1: clk_250_25_75_100-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_250_25_75_100.vhd Line: 23
    Info (12023): Found entity 1: clk_250_25_75_100 File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_250_25_75_100.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd
    Info (12022): Found design unit 1: clk_125p_125n_25_75_100-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd Line: 24
    Info (12023): Found entity 1: clk_125p_125n_25_75_100 File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd
    Info (12022): Found design unit 1: add_sub_emiraga-syn File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd Line: 27
    Info (12023): Found entity 1: add_sub_emiraga File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/i2s.vhd
    Info (12022): Found design unit 1: i2s-syn File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/i2s.vhd Line: 30
    Info (12023): Found entity 1: i2s File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/i2s.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/spdif_tx.vhd
    Info (12022): Found design unit 1: spdif_tx-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spdif_tx.vhd Line: 21
    Info (12023): Found entity 1: spdif_tx File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spdif_tx.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sigmadelta.vhd
    Info (12022): Found design unit 1: sigmadelta-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sigmadelta.vhd Line: 22
    Info (12023): Found entity 1: sigmadelta File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sigmadelta.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/synth.vhd
    Info (12022): Found design unit 1: synth-RTL File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/synth.vhd Line: 53
    Info (12023): Found entity 1: synth File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/synth.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/dacpwm.vhd
    Info (12022): Found design unit 1: dacpwm-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/dacpwm.vhd Line: 23
    Info (12023): Found entity 1: dacpwm File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/dacpwm.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2lcd35.vhd
    Info (12022): Found design unit 1: vga2lcd35-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd35.vhd Line: 30
    Info (12023): Found entity 1: vga2lcd35 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd35.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd
    Info (12022): Found design unit 1: usb_rx_phy_emard-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd Line: 40
    Info (12023): Found entity 1: usb_rx_phy_emard File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_rx_phy_48mhz.vhd
    Info (12022): Found design unit 1: usb_rx_phy-RTL File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_48MHz.vhd Line: 78
    Info (12023): Found entity 1: usb_rx_phy File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_48MHz.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_tx_phy.vhd
    Info (12022): Found design unit 1: usb_tx_phy-RTL File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_tx_phy.vhd Line: 81
    Info (12023): Found entity 1: usb_tx_phy File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_tx_phy.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_phy.vhd
    Info (12022): Found design unit 1: usb_phy-RTL File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_phy.vhd Line: 78
    Info (12023): Found entity 1: usb_phy File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_phy.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_serial.vhd
    Info (12022): Found design unit 1: usb_serial-usb_serial_arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_serial.vhd Line: 180
    Info (12023): Found entity 1: usb_serial File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_serial.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_packet.vhd
    Info (12022): Found design unit 1: usb_packet-usb_packet_arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_packet.vhd Line: 113
    Info (12023): Found entity 1: usb_packet File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_packet.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_init.vhd
    Info (12022): Found design unit 1: usb_init-usb_init_arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_init.vhd Line: 70
    Info (12023): Found entity 1: usb_init File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_init.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_control.vhd
    Info (12022): Found design unit 1: usb_control-usb_control_arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_control.vhd Line: 211
    Info (12023): Found entity 1: usb_control File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_control.vhd Line: 99
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_transact.vhd
    Info (12022): Found design unit 1: usb_transact-usb_transact_arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_transact.vhd Line: 182
    Info (12023): Found entity 1: usb_transact File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_transact.vhd Line: 90
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usbsio.vhd
    Info (12022): Found design unit 1: usbsio-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usbsio.vhd Line: 45
    Info (12023): Found entity 1: usbsio File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usbsio.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd
    Info (12022): Found design unit 1: de10lite_xram_sdram-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 82
    Info (12023): Found entity 1: de10lite_xram_sdram File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/clocks/clk_50m_25m_125mp_125mn_100m_83m33.vhd
    Info (12022): Found design unit 1: clk_50m_25m_125mp_125mn_100m_83m33-SYN File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd Line: 63
    Info (12023): Found entity 1: clk_50M_25M_125MP_125MN_100M_83M33 File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/clocks/clk_50m_25m_250m_75m.vhd
    Info (12022): Found design unit 1: clk_50m_25m_250m_75m-SYN File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 60
    Info (12023): Found entity 1: clk_50M_25M_250M_75M File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/hdmi_out.vhd
    Info (12022): Found design unit 1: hdmi_out-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/hdmi_out.vhd Line: 46
    Info (12023): Found entity 1: hdmi_out File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/hdmi_out.vhd Line: 37
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(144) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 144
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(145) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 145
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(146) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 146
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(147) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 147
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram.vhd
    Info (12022): Found design unit 1: bram-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 72
    Info (12023): Found entity 1: bram File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 47
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/defs_bootblock1k.vhd
    Info (12022): Found design unit 1: boot_block_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/defs_bootblock1k.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_mi32el.vhd
    Info (12022): Found design unit 1: boot_sio_mi32el File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_mi32el.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_mi32eb.vhd
    Info (12022): Found design unit 1: boot_sio_mi32eb File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_mi32eb.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_rv32el.vhd
    Info (12022): Found design unit 1: boot_sio_rv32el File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_rv32el.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_rom_mi32el_empty.vhd
    Info (12022): Found design unit 1: boot_rom_mi32el File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_rom_mi32el_empty.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram_true2p_1clk.vhd
    Info (12022): Found design unit 1: bram_true2p_1clk-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd Line: 37
    Info (12023): Found entity 1: bram_true2p_1clk File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram_true2p_2clk.vhd
    Info (12022): Found design unit 1: bram_true2p_2clk-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_2clk.vhd Line: 36
    Info (12023): Found entity 1: bram_true2p_2clk File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_2clk.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bptrace.vhd
    Info (12022): Found design unit 1: bptrace-Structure File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bptrace.vhd Line: 45
    Info (12023): Found entity 1: bptrace File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bptrace.vhd Line: 36
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(56) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 56
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(57) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 57
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(58) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/reg1w2r.vhd
    Info (12022): Found design unit 1: reg1w2r-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 50
    Info (12023): Found entity 1: reg1w2r File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/acram_emu.vhd
    Info (12022): Found design unit 1: acram_emu-Structure File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/acram_emu.vhd Line: 56
    Info (12023): Found entity 1: acram_emu File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/acram_emu.vhd Line: 39
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram_video.vhd(64) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_video.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram_video.vhd
    Info (12022): Found design unit 1: bram_video-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_video.vhd Line: 52
    Info (12023): Found entity 1: bram_video File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_video.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/idecode_rv32.vhd
    Info (12022): Found design unit 1: idecode_rv32-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_rv32.vhd Line: 73
    Info (12023): Found entity 1: idecode_rv32 File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_rv32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/idecode_mi32.vhd
    Info (12022): Found design unit 1: idecode_mi32-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_mi32.vhd Line: 80
    Info (12023): Found entity 1: idecode_mi32 File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_mi32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/cache.vhd
    Info (12022): Found design unit 1: cache-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd Line: 109
    Info (12023): Found entity 1: cache File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd Line: 37
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/defs_rv32.vhd
    Info (12022): Found design unit 1: rv32_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_rv32.vhd Line: 32
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/defs_mi32.vhd
    Info (12022): Found design unit 1: mi32_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_mi32.vhd Line: 32
Info (12021): Found 2 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/defs_f32c.vhd
    Info (12022): Found design unit 1: f32c_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_f32c.vhd Line: 36
    Info (12022): Found design unit 2: f32c_pack-body File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_f32c.vhd Line: 95
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/shift.vhd
    Info (12022): Found design unit 1: shift-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/shift.vhd Line: 51
    Info (12023): Found entity 1: shift File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/shift.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/mul_iter.vhd
    Info (12022): Found design unit 1: mul-arch_x File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/mul_iter.vhd Line: 45
    Info (12023): Found entity 1: mul File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/mul_iter.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 106
    Info (12023): Found entity 1: pipeline File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/loadalign.vhd
    Info (12022): Found design unit 1: loadalign-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/loadalign.vhd Line: 47
    Info (12023): Found entity 1: loadalign File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/loadalign.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/alu.vhd Line: 44
    Info (12023): Found entity 1: alu File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/alu.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/debug.vhd
    Info (12022): Found design unit 1: debug-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/debug.vhd Line: 97
    Info (12023): Found entity 1: debug File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/debug.vhd Line: 74
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram_pack.vhd
    Info (12022): Found design unit 1: sram_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_pack.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram.vhd
    Info (12022): Found design unit 1: sram-Structure File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram.vhd Line: 60
    Info (12023): Found entity 1: sram File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram_refresh.vhd
    Info (12022): Found design unit 1: sram_refresh-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_refresh.vhd Line: 66
    Info (12023): Found entity 1: sram_refresh File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_refresh.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram8.vhd
    Info (12022): Found design unit 1: sram8_controller-Structure File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram8.vhd Line: 64
    Info (12023): Found entity 1: sram8_controller File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram8.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/acram.vhd
    Info (12022): Found design unit 1: acram-Structure File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/acram.vhd Line: 64
    Info (12023): Found entity 1: acram File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/acram.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/axiram.vhd
    Info (12022): Found design unit 1: axiram-Structure File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axiram.vhd Line: 49
    Info (12023): Found entity 1: axiram File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axiram.vhd Line: 25
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/axi_pack.vhd
    Info (12022): Found design unit 1: axi_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_pack.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/axi_read.vhd
    Info (12022): Found design unit 1: axi_read-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_read.vhd Line: 37
    Info (12023): Found entity 1: axi_read File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_read.vhd Line: 20
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(136) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 136
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(137) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 137
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(138) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 138
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(139) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 139
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(140) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 140
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(141) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 141
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(146) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 146
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram.vhd
    Info (12022): Found design unit 1: sdram-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 95
    Info (12023): Found entity 1: sdram File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 52
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(128) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 128
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(129) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 129
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(130) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 130
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(131) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 131
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(132) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 132
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(133) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 133
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(138) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 138
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram_mz.vhd
    Info (12022): Found design unit 1: SDRAM_Controller-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 87
    Info (12023): Found entity 1: SDRAM_Controller File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd Line: 52
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram_pack.vhd
    Info (12022): Found design unit 1: sdram_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_pack.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sio.vhd
    Info (12022): Found design unit 1: sio-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sio.vhd Line: 72
    Info (12023): Found entity 1: sio File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sio.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/spi.vhd
    Info (12022): Found design unit 1: spi-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd Line: 61
    Info (12023): Found entity 1: spi File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/gpio.vhd
    Info (12022): Found design unit 1: gpio-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 55
    Info (12023): Found entity 1: gpio File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/timer.vhd
    Info (12022): Found design unit 1: timer-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/timer.vhd Line: 66
    Info (12023): Found entity 1: timer File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/timer.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pcm.vhd
    Info (12022): Found design unit 1: pcm-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pcm.vhd Line: 51
    Info (12023): Found entity 1: pcm File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pcm.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/pid.vhd
    Info (12022): Found design unit 1: pid-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/pid.vhd Line: 69
    Info (12023): Found entity 1: pid File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/pid.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/ctrlpid.vhd
    Info (12022): Found design unit 1: ctrlpid-syn File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid.vhd Line: 39
    Info (12023): Found entity 1: ctrlpid File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/simotor.vhd
    Info (12022): Found design unit 1: simotor-syn File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/simotor.vhd Line: 32
    Info (12023): Found entity 1: simotor File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/simotor.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/rotary_decoder.vhd
    Info (12022): Found design unit 1: rotary_decoder-syn File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/rotary_decoder.vhd Line: 25
    Info (12023): Found entity 1: rotary_decoder File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/rotary_decoder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/fm.vhd
    Info (12022): Found design unit 1: fm-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fm.vhd Line: 74
    Info (12023): Found entity 1: fm File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fm.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/fmgen.vhd
    Info (12022): Found design unit 1: fmgen-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fmgen.vhd Line: 44
    Info (12023): Found entity 1: fmgen File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fmgen.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/rds.vhd
    Info (12022): Found design unit 1: rds-RTL File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/rds.vhd Line: 58
    Info (12023): Found entity 1: rds File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/rds.vhd Line: 18
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/fm/bram_rds.vhd(81) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/bram_rds.vhd Line: 81
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/bram_rds.vhd
    Info (12022): Found design unit 1: bram_rds-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/bram_rds.vhd Line: 53
    Info (12023): Found entity 1: bram_rds File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/bram_rds.vhd Line: 37
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/message.vhd
    Info (12022): Found design unit 1: message File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/message.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/lowpass.vhd
    Info (12022): Found design unit 1: lowpass-behavior File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/lowpass.vhd Line: 41
    Info (12023): Found entity 1: lowpass File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/lowpass.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/ps2.vhd
    Info (12022): Found design unit 1: ps2-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ps2.vhd Line: 50
    Info (12023): Found entity 1: ps2 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ps2.vhd Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/ctrlpid_v.v
    Info (12023): Found entity 1: ctrlpid_v File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid_v.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/simotor_v.v
    Info (12023): Found entity 1: simotor_v File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/simotor_v.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/rotary_decoder_v.v
    Info (12023): Found entity 1: rotary_decoder_v File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/rotary_decoder_v.v Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/videofifo.vhd
    Info (12022): Found design unit 1: videofifo-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/videofifo.vhd Line: 78
    Info (12023): Found entity 1: videofifo File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/videofifo.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/compositing2_fifo.vhd
    Info (12022): Found design unit 1: compositing2_fifo-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd Line: 176
    Info (12023): Found entity 1: compositing2_fifo File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_cache_i.vhd
    Info (12022): Found design unit 1: video_cache_i-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_i.vhd Line: 73
    Info (12023): Found entity 1: video_cache_i File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_i.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_cache_d.vhd
    Info (12022): Found design unit 1: video_cache_d-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_d.vhd Line: 72
    Info (12023): Found entity 1: video_cache_d File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_d.vhd Line: 40
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_mode_pack.vhd
    Info (12022): Found design unit 1: video_mode_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_mode_pack.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/tv.vhd
    Info (12022): Found design unit 1: tv-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/tv.vhd Line: 54
    Info (12023): Found entity 1: tv File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/tv.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/cvbs.vhd
    Info (12022): Found design unit 1: cvbs-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/cvbs.vhd Line: 86
    Info (12023): Found entity 1: cvbs File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/cvbs.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga.vhd
    Info (12022): Found design unit 1: vga-syn File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga.vhd Line: 53
    Info (12023): Found entity 1: vga File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode.vhd
    Info (12022): Found design unit 1: VGA_textmode-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode.vhd Line: 95
    Info (12023): Found entity 1: VGA_textmode File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode.vhd Line: 32
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font_block_pack.vhd
    Info (12022): Found design unit 1: font_block_pack File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font_block_pack.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font8x8_xark.vhd
    Info (12022): Found design unit 1: font8x8_xark File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font8x8_xark.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font8x16_xark.vhd
    Info (12022): Found design unit 1: font8x16_xark File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font8x16_xark.vhd Line: 7
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(128) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd Line: 128
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(129) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd Line: 129
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(130) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd Line: 130
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(131) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode_bram.vhd
    Info (12022): Found design unit 1: VGA_textmode_bram-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd Line: 57
    Info (12023): Found entity 1: VGA_textmode_bram File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd Line: 37
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd(95) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_font_bram8.vhd Line: 95
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode_font_bram8.vhd
    Info (12022): Found design unit 1: VGA_textmode_font_bram8-x File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_font_bram8.vhd Line: 54
    Info (12023): Found entity 1: VGA_textmode_font_bram8 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_font_bram8.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/tmds_encoder.vhd
    Info (12022): Found design unit 1: TMDS_encoder-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/TMDS_encoder.vhd Line: 46
    Info (12023): Found entity 1: TMDS_encoder File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/TMDS_encoder.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2dvid.vhd
    Info (12022): Found design unit 1: vga2dvid-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd Line: 75
    Info (12023): Found entity 1: vga2dvid File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2lcd.vhd
    Info (12022): Found design unit 1: vga2lcd-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd.vhd Line: 37
    Info (12023): Found entity 1: vga2lcd File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/ledstrip.vhd
    Info (12022): Found design unit 1: ledstrip-behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ledstrip.vhd Line: 72
    Info (12023): Found entity 1: ledstrip File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ledstrip.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/ws2812b.vhd
    Info (12022): Found design unit 1: ws2812b-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ws2812b.vhd Line: 36
    Info (12023): Found entity 1: ws2812b File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ws2812b.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/pulse_counter.vhd
    Info (12022): Found design unit 1: pulse_counter-Behavioral File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/pulse_counter.vhd Line: 20
    Info (12023): Found entity 1: pulse_counter File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/pulse_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/vector.vhd
    Info (12022): Found design unit 1: vector-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd Line: 59
    Info (12023): Found entity 1: vector File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/f32c_vector_dma.vhd
    Info (12022): Found design unit 1: f32c_vector_dma-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd Line: 83
    Info (12023): Found entity 1: f32c_vector_dma File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/axi_vector_dma.vhd
    Info (12022): Found design unit 1: axi_vector_dma-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/axi_vector_dma.vhd Line: 82
    Info (12023): Found entity 1: axi_vector_dma File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/axi_vector_dma.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/fpu_arch.vhd
    Info (12022): Found design unit 1: fpu-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/fpu_arch.vhd Line: 43
    Info (12023): Found entity 1: fpu File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/fpu_arch.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/add_sub27_arch.vhd
    Info (12022): Found design unit 1: add_sub27-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/add_sub27_arch.vhd Line: 15
    Info (12023): Found entity 1: add_sub27 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/add_sub27_arch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/except_arch.vhd
    Info (12022): Found design unit 1: except-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/except_arch.vhd Line: 24
    Info (12023): Found entity 1: except File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/except_arch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/pre_norm_arch.vhd
    Info (12022): Found design unit 1: pre_norm-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/pre_norm_arch.vhd Line: 29
    Info (12023): Found entity 1: pre_norm File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/pre_norm_arch.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/post_norm_arch.vhd
    Info (12022): Found design unit 1: post_norm-arch File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/post_norm_arch.vhd Line: 30
    Info (12023): Found entity 1: post_norm File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/post_norm_arch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd
    Info (12022): Found design unit 1: float_divide_goldschmidt-rtl File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd Line: 51
    Info (12023): Found entity 1: float_divide_goldschmidt File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd
    Info (12022): Found design unit 1: FPmul-pipeline File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 45
    Info (12023): Found entity 1: FPmul File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage1-struct File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd Line: 53
    Info (12023): Found entity 1: FPmul_stage1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage2-struct File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd Line: 59
    Info (12023): Found entity 1: FPmul_stage2 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage3-struct File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 58
    Info (12023): Found entity 1: FPmul_stage3 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage4-struct File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd Line: 51
    Info (12023): Found entity 1: FPmul_stage4 File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd
    Info (12022): Found design unit 1: FPnormalize-FPnormalize File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd Line: 34
    Info (12023): Found entity 1: FPnormalize File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd
    Info (12022): Found design unit 1: FPround-FPround File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd Line: 34
    Info (12023): Found entity 1: FPround File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd
    Info (12022): Found design unit 1: PackFP-PackFP File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd Line: 33
    Info (12023): Found entity 1: PackFP File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd
    Info (12022): Found design unit 1: UnpackFP-UnpackFP File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd Line: 32
    Info (12023): Found entity 1: UnpackFP File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd Line: 14
Info (12127): Elaborating entity "de10lite_xram_sdram" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_de10lite_xram_sdram_vector.vhd(85): used implicit default value for signal "clk_pixel_shift" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at top_de10lite_xram_sdram_vector.vhd(86): object "tmds_rgb" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 86
Warning (10036): Verilog HDL or VHDL warning at top_de10lite_xram_sdram_vector.vhd(87): object "tmds_clk" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 87
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(292): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 292
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(293): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 293
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "simple_in" has 22/32 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "vga_r" has 4/8 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "vga_g" has 4/8 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "vga_b" has 4/8 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "dvid_red" has 1/2 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "dvid_green" has 1/2 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "dvid_blue" has 1/2 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "dvid_clock" has 1/2 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument "gpio" has 92/128 unassociated elements File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Info (12128): Elaborating entity "clk_50M_25M_250M_75M" for hierarchy "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 102
Info (12128): Elaborating entity "altpll" for hierarchy "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 173
Info (12130): Elaborated megafunction instantiation "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 173
Info (12133): Instantiated megafunction "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component" with the following parameter: File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 173
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "inclk1_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_50M_25M_250M_75M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_USED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_USED"
    Info (12134): Parameter "port_clkbad1" = "PORT_USED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_USED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "primary_clock" = "inclk0"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "switch_over_type" = "AUTO"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_50m_25m_250m_75m_altpll.v
    Info (12023): Found entity 1: clk_50M_25M_250M_75M_altpll File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v Line: 30
Info (12128): Elaborating entity "clk_50M_25M_250M_75M_altpll" for hierarchy "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "glue_xram" for hierarchy "glue_xram:glue_xram" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 139
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(292): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 292
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(293): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 293
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(567): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 567
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(568): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 568
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(569): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 569
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(570): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 570
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(316): used implicit default value for signal "ps2_clk_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 316
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(317): used implicit default value for signal "ps2_dat_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 317
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(344): object "snoop_cycle" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 344
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(345): object "snoop_addr" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 345
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(395): object "icp_enable" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 395
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(417): object "vga_line_repeat" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 417
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(427): object "video_fifo_suggest_cache" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 427
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(433): object "video_fifo_read_ready" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 433
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(453): used implicit default value for signal "from_ledstrip" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 453
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(458): used implicit default value for signal "from_vga_textmode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 458
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(468): used implicit default value for signal "vga_textmode_dmem_to_cpu" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 468
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(504): used implicit default value for signal "from_pcm" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 504
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(524): used implicit default value for signal "from_fmrds" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 524
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(531): object "vector_intr" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 531
Warning (10540): VHDL Signal Declaration warning at glue_xram_vector.vhd(531): used explicit default value for signal "S_vector_intr" because signal was never assigned a value File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 531
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(553): object "gpio_range" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 553
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(564): used implicit default value for signal "from_pid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 564
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(575): object "sio_range" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 575
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(584): object "spi_range" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 584
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(611): used implicit default value for signal "sio_to_debug_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 611
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(612): object "debug_to_sio_data" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 612
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(613): used implicit default value for signal "deb_sio_rx_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 613
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(613): used implicit default value for signal "deb_sio_tx_busy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 613
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(613): object "deb_sio_tx_strobe" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 613
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(614): used implicit default value for signal "deb_tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 614
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(615): object "debug_debug" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 615
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1024): signal "io_addr_strobe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1024
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1024): signal "dmem_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1024
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1074): signal "from_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1074
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1085): signal "from_spi" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1085
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1117): signal "S_vga_vblank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1117
Warning (10445): VHDL Subtype or Type Declaration warning at compositing2_fifo.vhd(161): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd Line: 161
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(1569): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1569
Warning (10296): VHDL warning at glue_xram_vector.vhd(1569): ignored assignment of value to null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1569
Warning (10873): Using initial value X (don't care) for net "sram_a" at glue_xram_vector.vhd(254) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 254
Warning (10873): Using initial value X (don't care) for net "acram_addr" at glue_xram_vector.vhd(267) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 267
Warning (10873): Using initial value X (don't care) for net "acram_data_wr" at glue_xram_vector.vhd(270) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 270
Warning (10873): Using initial value X (don't care) for net "acram_byte_we" at glue_xram_vector.vhd(271) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 271
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awid[0]" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arid[0]" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awaddr" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awlen" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awsize" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awburst" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awlock" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awcache" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awprot" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awqos" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awvalid" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wdata" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wstrb" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wlast" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wvalid" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.bready" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.araddr" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arlen" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arsize" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arburst" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arlock" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arcache" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arprot" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arqos" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arvalid" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.rready" at glue_xram_vector.vhd(274) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awid[0]" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arid[0]" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awaddr" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awlen" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awsize" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awburst" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awlock" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awcache" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awprot" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awqos" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awvalid" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wdata" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wstrb" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wlast" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wvalid" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.bready" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.araddr" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arlen" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arsize" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arburst" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arlock" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arcache" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arprot" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arqos" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arvalid" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.rready" at glue_xram_vector.vhd(279) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awid[0]" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arid[0]" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awaddr" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awlen" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awsize" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awburst" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awlock" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awcache" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awprot" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awqos" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awvalid" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wdata" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wstrb" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wlast" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wvalid" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.bready" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.araddr" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arlen" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arsize" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arburst" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arlock" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arcache" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arprot" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arqos" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arvalid" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.rready" at glue_xram_vector.vhd(282) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "ledstrip_out" at glue_xram_vector.vhd(301) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 301
Warning (10873): Using initial value X (don't care) for net "audio_l" at glue_xram_vector.vhd(302) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 302
Warning (10873): Using initial value X (don't care) for net "audio_r" at glue_xram_vector.vhd(302) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 302
Warning (10873): Using initial value X (don't care) for net "video_composite" at glue_xram_vector.vhd(302) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 302
Warning (10873): Using initial value X (don't care) for net "to_xram[0].burst_len" at glue_xram_vector.vhd(341) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 341
Warning (10873): Using initial value X (don't care) for net "to_xram[1].burst_len" at glue_xram_vector.vhd(341) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 341
Warning (10873): Using initial value X (don't care) for net "to_xram[4..7]" at glue_xram_vector.vhd(341) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 341
Warning (10873): Using initial value X (don't care) for net "sram_wel" at glue_xram_vector.vhd(256) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 256
Warning (10873): Using initial value X (don't care) for net "sram_lbl" at glue_xram_vector.vhd(256) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 256
Warning (10873): Using initial value X (don't care) for net "sram_ubl" at glue_xram_vector.vhd(256) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 256
Warning (10873): Using initial value X (don't care) for net "acram_en" at glue_xram_vector.vhd(266) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 266
Warning (10873): Using initial value X (don't care) for net "spdif_out" at glue_xram_vector.vhd(303) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 303
Warning (10873): Using initial value X (don't care) for net "i2s_din" at glue_xram_vector.vhd(304) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 304
Warning (10873): Using initial value X (don't care) for net "i2s_bck" at glue_xram_vector.vhd(304) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 304
Warning (10873): Using initial value X (don't care) for net "i2s_lrck" at glue_xram_vector.vhd(304) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 304
Warning (10873): Using initial value X (don't care) for net "fm_antenna" at glue_xram_vector.vhd(305) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 305
Warning (10873): Using initial value X (don't care) for net "cw_antenna" at glue_xram_vector.vhd(305) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 305
Info (12128): Elaborating entity "cache" for hierarchy "glue_xram:glue_xram|cache:pipeline" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 623
Info (12128): Elaborating entity "pipeline" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd Line: 275
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(101): used implicit default value for signal "debug_debug" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 101
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(130): used implicit default value for signal "ID_reg1_pc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(273): object "MEM_WB_instruction" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 273
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(274): object "MEM_WB_PC" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 274
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(302): used implicit default value for signal "trace_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 302
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(303): object "reg_trace_data" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 303
Warning (10492): VHDL Process Statement warning at pipeline.vhd(408): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 408
Warning (10492): VHDL Process Statement warning at pipeline.vhd(650): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 650
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1007): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1007
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1243): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1243
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1273): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1273
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1308): signal "MEM_running" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1308
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1308): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1308
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1312): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1312
Warning (10873): Using initial value X (don't care) for net "debug_out_data" at pipeline.vhd(97) File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 97
Warning (10873): Using initial value X (don't care) for net "debug_in_busy" at pipeline.vhd(96) File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 96
Warning (10873): Using initial value X (don't care) for net "debug_out_strobe" at pipeline.vhd(98) File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 98
Warning (10873): Using initial value X (don't care) for net "debug_active" at pipeline.vhd(102) File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 102
Info (12128): Elaborating entity "bptrace" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 464
Info (12128): Elaborating entity "idecode_mi32" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 480
Warning (10036): Verilog HDL or VHDL warning at idecode_mi32.vhd(81): object "unsupported_instr" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_mi32.vhd Line: 81
Info (12128): Elaborating entity "reg1w2r" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 548
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(77): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 77
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(78): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 78
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(79): signal "RD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 79
Warning (10030): Net "RD.data_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 52
Warning (10030): Net "RD.waddr_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 52
Warning (10030): Net "RD.we_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd Line: 52
Info (12128): Elaborating entity "alu" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 876
Info (12128): Elaborating entity "shift" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 902
Info (12128): Elaborating entity "loadalign" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1364
Info (12128): Elaborating entity "mul" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd Line: 1382
Warning (10492): VHDL Process Statement warning at mul_iter.vhd(53): signal "clk_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/mul_iter.vhd Line: 53
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd Line: 364
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram" File: C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd Line: 382
Warning (10873): Using initial value X (don't care) for net "data_out_b" at bram_true2p_1clk.vhd(33) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd Line: 33
Info (12128): Elaborating entity "sdram" for hierarchy "glue_xram:glue_xram|sdram:\G_sdram16:sdram16" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 834
Warning (10541): VHDL Signal Declaration warning at sdram.vhd(77): used implicit default value for signal "snoop_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 77
Warning (10541): VHDL Signal Declaration warning at sdram.vhd(78): used implicit default value for signal "snoop_cycle" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd Line: 78
Info (12128): Elaborating entity "sio" for hierarchy "glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 953
Info (12128): Elaborating entity "spi" for hierarchy "glue_xram:glue_xram|spi:\G_spi:0:spi_instance" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 998
Warning (10036): Verilog HDL or VHDL warning at spi.vhd(64): object "R_clk_div" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at spi.vhd(68): object "R_clk_prev" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd Line: 68
Info (12128): Elaborating entity "gpio" for hierarchy "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1139
Info (12128): Elaborating entity "timer" for hierarchy "glue_xram:glue_xram|timer:\G_timer:timer" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1197
Warning (10541): VHDL Signal Declaration warning at timer.vhd(84): used implicit default value for signal "L_fractional_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/timer.vhd Line: 84
Info (12128): Elaborating entity "vector" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1223
Warning (10036): Verilog HDL or VHDL warning at vector.vhd(84): object "S_io_bram_we" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd Line: 84
Info (12128): Elaborating entity "add_sub_emiraga" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd Line: 363
Info (12128): Elaborating entity "ieee_adder" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd Line: 39
Info (12128): Elaborating entity "ieee_adder_compare" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_compare:S01_ieee_adder_compare" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 42
Info (12128): Elaborating entity "ieee_adder_prepare_input" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputB" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 52
Info (12128): Elaborating entity "ieee_adder_bigger_exp" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_bigger_exp:S02_ieee_adder_bigger_exp" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 116
Info (12128): Elaborating entity "ieee_adder_shift_signif" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 125
Info (12128): Elaborating entity "ieee_adder_swap_signif" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_swap_signif:S02_ieee_adder_swap_signif" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 133
Info (12128): Elaborating entity "ieee_adder_opsub" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opsub:S02_ieee_adder_opsub" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 141
Info (12128): Elaborating entity "ieee_adder_opadd" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opadd:S02_ieee_adder_opadd" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at ieee.v(37): object "exponent_overflow_add" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 37
Warning (10230): Verilog HDL assignment warning at ieee.v(38): truncated value with size 32 to match size of target (9) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 38
Info (12128): Elaborating entity "ieee_adder_normalize_sub" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 208
Warning (10763): Verilog HDL warning at ieee.v(51): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 51
Warning (10270): Verilog HDL Case Statement warning at ieee.v(51): incomplete case statement has no default case item File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 51
Warning (10776): Verilog HDL warning at ieee.v(48): variable normalize5 in static task or function normalize5 may have unintended latch behavior File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 48
Warning (10241): Verilog HDL Function Declaration warning at ieee.v(48): function "normalize5" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 48
Warning (10230): Verilog HDL assignment warning at ieee.v(87): truncated value with size 32 to match size of target (8) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 87
Warning (10030): Net "normalize5" at ieee.v(48) has no driver or initial value, using a default initial value '0' File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 48
Info (12128): Elaborating entity "ieee_adder_round" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_round:S04_ieee_adder_round_sub" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 274
Warning (10230): Verilog HDL assignment warning at ieee.v(93): truncated value with size 32 to match size of target (23) File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 93
Info (12128): Elaborating entity "ieee_adder_final" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_final:S04_ieee_adder_final" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 296
Info (12128): Elaborating entity "FPmul" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd Line: 377
Info (12128): Elaborating entity "FPmul_stage1" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 161
Info (12128): Elaborating entity "UnpackFP" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd Line: 178
Info (12128): Elaborating entity "FPmul_stage2" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 175
Info (12128): Elaborating entity "FPmul_stage3" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 195
Info (12128): Elaborating entity "FPnormalize" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 128
Info (12128): Elaborating entity "FPround" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPround:I11" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 138
Info (12128): Elaborating entity "FPmul_stage4" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 215
Info (12128): Elaborating entity "PackFP" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|PackFP:I3" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd Line: 150
Info (12128): Elaborating entity "float_divide_goldschmidt" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd Line: 390
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd Line: 451
Info (12128): Elaborating entity "f32c_vector_dma" for hierarchy "glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1294
Warning (10541): VHDL Signal Declaration warning at f32c_vector_dma.vhd(75): used implicit default value for signal "suggest_cache" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at f32c_vector_dma.vhd(96): object "S_remaining" assigned a value but never read File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd Line: 96
Info (12128): Elaborating entity "compositing2_fifo" for hierarchy "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1554
Warning (10445): VHDL Subtype or Type Declaration warning at compositing2_fifo.vhd(161): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd Line: 161
Warning (10540): VHDL Signal Declaration warning at compositing2_fifo.vhd(219): used explicit default value for signal "R_timeout" because signal was never assigned a value File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd Line: 219
Info (12128): Elaborating entity "bram_true2p_2clk" for hierarchy "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd Line: 508
Info (12128): Elaborating entity "vga" for hierarchy "glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1634
Info (12128): Elaborating entity "vga2dvid" for hierarchy "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 1671
Warning (10445): VHDL Subtype or Type Declaration warning at vga2dvid.vhd(100): subtype or type has null range File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at vga2dvid.vhd(82): used explicit default value for signal "R_shift_clock_synchronizer" because signal was never assigned a value File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd Line: 82
Info (12128): Elaborating entity "TMDS_encoder" for hierarchy "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u21" File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd Line: 137
Info (12128): Elaborating entity "bram" for hierarchy "glue_xram:glue_xram|bram:\G_bram:bram" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 2270
Info (12128): Elaborating entity "acram_emu" for hierarchy "acram_emu:acram_emulation" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 222
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit" File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/acram_emu.vhd Line: 66
Warning (10873): Using initial value X (don't care) for net "data_out_b" at bram_true2p_1clk.vhd(33) File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd Line: 33
Warning (12161): Node "glue_xram:glue_xram|usbsio_dp[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 287
Warning (12161): Node "glue_xram:glue_xram|usbsio_dn[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 287
Warning (12161): Node "glue_xram:glue_xram|usbsio_diff_dp[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 286
Warning (12161): Node "glue_xram:glue_xram|sram_d[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|sram_d[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 255
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[127]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[126]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[125]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[124]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[123]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[122]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[121]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[120]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[119]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[118]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[117]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[116]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[115]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[114]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[113]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[112]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[111]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[110]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[109]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[108]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[107]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[106]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[105]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[104]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[103]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[102]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[101]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[100]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[99]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[98]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[97]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[96]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[95]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[94]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[93]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[92]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[91]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[90]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[89]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[88]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[87]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[86]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[85]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[84]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[83]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[82]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[81]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[80]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[79]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[78]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[77]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[76]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[75]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[74]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[73]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[72]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[71]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[70]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[69]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[68]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[67]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[66]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[65]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[64]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[63]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[62]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[61]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[60]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[59]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[58]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[57]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[56]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[55]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[54]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[53]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[52]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[51]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[50]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[49]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[48]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[47]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[46]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[45]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[44]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[43]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[42]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[41]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[40]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[39]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[38]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[37]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[36]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[35]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[34]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[33]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[32]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[31]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[30]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[29]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[28]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[27]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[26]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[25]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[24]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[23]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[22]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[21]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[20]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[19]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[18]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[17]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[16]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio_pullup[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 307
Warning (12161): Node "glue_xram:glue_xram|gpio[127]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[126]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[125]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[124]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[123]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[122]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[121]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[120]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[119]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[118]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[117]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[116]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[115]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[114]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[113]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[112]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[111]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[110]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[109]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[108]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[107]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[106]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[105]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[104]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[103]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[102]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[101]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[100]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[99]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[98]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[97]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[96]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[95]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[94]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[93]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[92]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[91]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[90]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[89]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[88]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[87]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[86]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[85]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[84]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[83]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[82]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[81]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[80]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[79]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[78]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[77]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[76]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[75]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[74]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[73]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[72]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[71]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[70]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[69]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[68]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[67]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[66]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[65]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[64]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[63]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[62]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[61]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[60]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[59]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[58]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[57]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[56]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[55]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[54]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[53]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[52]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[51]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[50]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[49]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[48]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[47]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[46]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[45]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[44]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[43]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[42]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[41]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[40]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[39]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[38]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[37]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|gpio[36]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 306
Warning (12161): Node "glue_xram:glue_xram|ADC_Error_out[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 312
Warning (12161): Node "glue_xram:glue_xram|ADC_Error_out[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 312
Warning (12161): Node "glue_xram:glue_xram|ADC_Error_out[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 312
Warning (12161): Node "glue_xram:glue_xram|ADC_Error_out[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 312
Warning (12161): Node "glue_xram:glue_xram|ADC_Error_out[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 312
Warning (12161): Node "glue_xram:glue_xram|ADC_Error_out[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd Line: 312
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[31]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[30]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[29]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[28]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[27]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[26]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[25]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[24]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[23]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[22]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[21]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[20]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[19]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[18]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[17]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[16]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (12161): Node "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst|gpio_pullup[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd Line: 51
Warning (276027): Inferred dual-clock RAM node "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "glue_xram:glue_xram|cache:pipeline|M_d_bram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276013): RAM logic "glue_xram:glue_xram|bram:\G_bram:bram|bram_3" is uninferred because MIF is not supported for the selected family File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 133
    Info (276013): RAM logic "glue_xram:glue_xram|bram:\G_bram:bram|bram_2" is uninferred because MIF is not supported for the selected family File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 132
    Info (276013): RAM logic "glue_xram:glue_xram|bram:\G_bram:bram|bram_1" is uninferred because MIF is not supported for the selected family File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 131
    Info (276013): RAM logic "glue_xram:glue_xram|bram:\G_bram:bram|bram_0" is uninferred because MIF is not supported for the selected family File: C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd Line: 130
    Info (276004): RAM logic "glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma|R_wdata_fifo" is uninferred due to inappropriate RAM size File: C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd Line: 116
Info (19000): Inferred 16 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|R2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|cache:pipeline|M_d_bram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 41
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 41
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|bptrace_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
Info (278001): Inferred 11 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult8" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 658
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|Add1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult6" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult5" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult4" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9u1.tdf
    Info (12023): Found entity 1: altsyncram_u9u1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_u9u1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0"
Info (12133): Instantiated megafunction "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile|altsyncram:R1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf
    Info (12023): Found entity 1: altsyncram_j6d1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_j6d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0"
Info (12133): Instantiated megafunction "glue_xram:glue_xram|cache:pipeline|altsyncram:M_d_bram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "41"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "41"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6jc1.tdf
    Info (12023): Found entity 1: altsyncram_6jc1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_6jc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_apl1.tdf
    Info (12023): Found entity 1: altsyncram_apl1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_apl1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0c1.tdf
    Info (12023): Found entity 1: altsyncram_g0c1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_g0c1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0"
Info (12133): Instantiated megafunction "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace|altsyncram:bptrace_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gad1.tdf
    Info (12023): Found entity 1: altsyncram_gad1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_gad1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_94u1.tdf
    Info (12023): Found entity 1: altsyncram_94u1 File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_94u1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult8" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult8" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "28"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6os.tdf
    Info (12023): Found entity 1: mult_6os File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/mult_6os.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 658
Info (12133): Instantiated megafunction "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 658
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1os.tdf
    Info (12023): Found entity 1: mult_1os File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/mult_1os.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|lpm_add_sub:Add1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
Info (12133): Instantiated megafunction "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier|lpm_add_sub:Add1" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (12134): Parameter "LPM_WIDTH" = "64"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kai.tdf
    Info (12023): Found entity 1: add_sub_kai File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/add_sub_kai.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult7" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "28"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult6" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult6" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "28"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult1" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "28"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "28"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1474 buffer(s)
    Info (13019): Ignored 1474 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "arduino_io[10]" and its non-tri-state driver. File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "arduino_io[11]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "gpio[32]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 64
    Warning (13040): bidirectional pin "gpio[33]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 64
    Warning (13040): bidirectional pin "gpio[34]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 64
    Warning (13040): bidirectional pin "gpio[35]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 64
    Warning (13040): bidirectional pin "dram_dq[16]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[17]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[18]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[19]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[20]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[21]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[22]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[23]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[24]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[25]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[26]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[27]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[28]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[29]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[30]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "dram_dq[31]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 71
    Warning (13040): bidirectional pin "arduino_io[0]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[1]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[2]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[3]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[4]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[5]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[6]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[7]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[8]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[9]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[12]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[13]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[14]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
    Warning (13040): bidirectional pin "arduino_io[15]" has no driver File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
Info (13086): Performing gate-level register retiming
Info (13093): Not allowed to move 211 registers
    Info (13094): Not allowed to move at least 10 registers because they are in a sequence of registers directly fed by input pins
    Info (13095): Not allowed to move at least 129 registers because they feed output pins directly
    Info (13098): Not allowed to move at least 45 registers because they are fed by registers in a different clock domain
    Info (13099): Not allowed to move at least 27 registers because they feed registers in a different clock domain
Info (13089): The Quartus Prime software applied gate-level register retiming to 3 clock domains
    Info (13092): The Quartus Prime software applied gate-level register retiming to clock "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2]": created 6 new registers, removed 0 registers, left 3592 registers untouched
    Info (13092): The Quartus Prime software applied gate-level register retiming to clock "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[0]": created 6 new registers, removed 0 registers, left 46 registers untouched
    Info (13092): The Quartus Prime software applied gate-level register retiming to clock "!clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|wire_pll1_clk[2]": created 520 new registers, removed 32 registers, left 8290 registers untouched
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "arduino_io[10]~synth" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 63
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex2[6]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex2[7]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[0]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[1]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[2]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[3]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[4]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[5]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[6]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex3[7]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[0]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[1]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[2]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[3]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[4]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[5]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[6]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex4[7]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[0]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[1]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[2]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[3]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[4]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[5]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[6]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "hex5[7]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 62
    Warning (13410): Pin "dram_dqm[2]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 73
    Warning (13410): Pin "dram_dqm[3]" is stuck at VCC File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 73
    Warning (13410): Pin "dram_cs_n" is stuck at GND File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 78
Info (286030): Timing-Driven Synthesis is running
Info (17049): 179 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v Line: 55
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[1]" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 60
    Warning (15610): No output dependent on input pin "key[2]" File: C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 60
Info (21057): Implemented 34110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 33422 logic cells
    Info (21064): Implemented 413 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 79 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 596 warnings
    Info: Peak virtual memory: 4970 megabytes
    Info: Processing ended: Tue Feb 14 14:29:22 2023
    Info: Elapsed time: 00:01:59
    Info: Total CPU time (on all processors): 00:02:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.map.smsg.


