[2025-09-18 01:42:54] START suite=qualcomm_srv trace=srv507_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv507_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3335234 heartbeat IPC: 2.998 cumulative IPC: 2.998 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6178234 cumulative IPC: 3.237 (Simulation time: 00 hr 01 min 23 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6178234 cumulative IPC: 3.237 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6178235 heartbeat IPC: 3.517 cumulative IPC: 5 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 12054924 heartbeat IPC: 1.702 cumulative IPC: 1.702 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18025567 heartbeat IPC: 1.675 cumulative IPC: 1.688 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 23847559 heartbeat IPC: 1.718 cumulative IPC: 1.698 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 29542308 heartbeat IPC: 1.756 cumulative IPC: 1.712 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 35432653 heartbeat IPC: 1.698 cumulative IPC: 1.709 (Simulation time: 00 hr 06 min 17 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 41015686 heartbeat IPC: 1.791 cumulative IPC: 1.722 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 46691766 heartbeat IPC: 1.762 cumulative IPC: 1.728 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 52368847 heartbeat IPC: 1.761 cumulative IPC: 1.732 (Simulation time: 00 hr 09 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv507_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000012 cycles: 57996123 heartbeat IPC: 1.777 cumulative IPC: 1.737 (Simulation time: 00 hr 10 min 05 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57248608 cumulative IPC: 1.747 (Simulation time: 00 hr 10 min 57 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57248608 cumulative IPC: 1.747 (Simulation time: 00 hr 10 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv507_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.747 instructions: 100000001 cycles: 57248608
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.333 Average ROB Occupancy at Mispredict: 86.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00058
BRANCH_INDIRECT: 0.00657
BRANCH_CONDITIONAL: 5.322
BRANCH_DIRECT_CALL: 0.00144
BRANCH_INDIRECT_CALL: 0.00119
BRANCH_RETURN: 0.00117


====Backend Stall Breakdown====
ROB_STALL: 806305
LQ_STALL: 0
SQ_STALL: 1223876


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 166.00172
REPLAY_LOAD: 96.83262
NON_REPLAY_LOAD: 10.931686

== Total ==
ADDR_TRANS: 192728
REPLAY_LOAD: 134791
NON_REPLAY_LOAD: 478786

== Counts ==
ADDR_TRANS: 1161
REPLAY_LOAD: 1392
NON_REPLAY_LOAD: 43798

cpu0->cpu0_STLB TOTAL        ACCESS:     946323 HIT:     903596 MISS:      42727 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     946323 HIT:     903596 MISS:      42727 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 224.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     796189 HIT:     391725 MISS:     404464 MSHR_MERGE:      78760
cpu0->cpu0_L2C LOAD         ACCESS:     443577 HIT:     273626 MISS:     169951 MSHR_MERGE:      20624
cpu0->cpu0_L2C RFO          ACCESS:      59907 HIT:       5797 MISS:      54110 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     114112 HIT:      13266 MISS:     100846 MSHR_MERGE:      58136
cpu0->cpu0_L2C WRITE        ACCESS:      82323 HIT:      81712 MISS:        611 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96270 HIT:      17324 MISS:      78946 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     100595 ISSUED:     100147 USEFUL:      21414 USELESS:       2163
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15000534 HIT:   14616081 MISS:     384453 MSHR_MERGE:     120351
cpu0->cpu0_L1I LOAD         ACCESS:   15000534 HIT:   14616081 MISS:     384453 MSHR_MERGE:     120351
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.62 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27607952 HIT:   26795359 MISS:     812593 MSHR_MERGE:     462668
cpu0->cpu0_L1D LOAD         ACCESS:   14903377 HIT:   14537420 MISS:     365957 MSHR_MERGE:     186479
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     594343 HIT:     556514 MISS:      37829 MSHR_MERGE:      23560
cpu0->cpu0_L1D WRITE        ACCESS:   12007378 HIT:   11695110 MISS:     312268 MSHR_MERGE:     252360
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102854 HIT:       6315 MISS:      96539 MSHR_MERGE:        269
cpu0->cpu0_L1D PREFETCH REQUESTED:    3442774 ISSUED:     594343 USEFUL:       2164 USELESS:       1328
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12812943 HIT:   12714299 MISS:      98644 MSHR_MERGE:      56862
cpu0->cpu0_ITLB LOAD         ACCESS:   12812943 HIT:   12714299 MISS:      98644 MSHR_MERGE:      56862
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 13.15 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24914795 HIT:   23589089 MISS:    1325706 MSHR_MERGE:     421165
cpu0->cpu0_DTLB LOAD         ACCESS:   24914795 HIT:   23589089 MISS:    1325706 MSHR_MERGE:     421165
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.08 cycles
cpu0->LLC TOTAL        ACCESS:     398982 HIT:     164852 MISS:     234130 MSHR_MERGE:      12028
cpu0->LLC LOAD         ACCESS:     149327 HIT:      41126 MISS:     108201 MSHR_MERGE:       1908
cpu0->LLC RFO          ACCESS:      54110 HIT:      14611 MISS:      39499 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      42710 HIT:       6986 MISS:      35724 MSHR_MERGE:      10120
cpu0->LLC WRITE        ACCESS:      73889 HIT:      73628 MISS:        261 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78946 HIT:      28501 MISS:      50445 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.82 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6608
  ROW_BUFFER_MISS:     215164
  AVG DBUS CONGESTED CYCLE: 6.362
Channel 0 WQ ROW_BUFFER_HIT:      10568
  ROW_BUFFER_MISS:      44748
  FULL:          0
Channel 0 REFRESHES ISSUED:       4771

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1038799        10407         7065        25608
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          224          408         2879         7870
  STLB miss resolved @ L2C                0          537         2515         5513        22158
  STLB miss resolved @ LLC                0          806         4244         5273        24517
  STLB miss resolved @ MEM                0         1251         7998        16776        46429

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27693         1902        47689         2664         1171
---------------------------------------------------------------
  STLB miss resolved @ L1D               33            9           75          617          301
  STLB miss resolved @ L2C               12           35           36          142           80
  STLB miss resolved @ LLC               61           24          161         1605          477
  STLB miss resolved @ MEM               27            7           75         1029          755
[2025-09-18 01:53:52] END   suite=qualcomm_srv trace=srv507_ap (rc=0)
