// Seed: 1505861110
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    input uwire id_5,
    output wand id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    input tri id_13,
    output supply0 id_14,
    input wire id_15,
    output wand id_16,
    output supply0 id_17,
    input tri1 id_18,
    input tri id_19,
    output wor id_20,
    input tri1 id_21,
    output supply1 id_22,
    input tri1 id_23,
    output uwire id_24,
    output supply1 id_25
);
  tri1 id_27;
  assign id_8  = id_27;
  assign id_20 = 1;
  tri1 id_28 = 1'h0;
  wire id_29;
  wire id_30;
  id_31 :
  assert property (@(posedge ~id_21) 1)
  else $display(id_29);
  wire id_32;
  module_0();
endmodule
