<stg><name>right</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="42">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="21">
<condition id="43">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="46">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="17">
<condition id="45">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="5">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="6">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="9">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="10">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="10" to="11">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="11" to="12">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="12" to="13">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="13" to="14">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="14" to="15">
<condition id="58">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="14" to="17">
<condition id="59">
<or_exp><and_exp><literal name="tmp_i_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="15" to="16">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="16" to="17">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="17" to="18">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="18" to="19">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="19" to="20">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="20" to="21">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="21" to="21">
<condition id="70">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8">
<![CDATA[
:0  %cp_V_load = load i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name="cp_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp = sext i8 %cp_V_load to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="pp_rot_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="6">
<![CDATA[
:3  %pp_rot_V_load = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="pp_rot_V_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="6">
<![CDATA[
:3  %pp_rot_V_load = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="pp_rot_V_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %tmp_s = icmp eq i2 %pp_rot_V_load, -1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_s, label %2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_2 = add i2 %pp_rot_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:1  store i2 %tmp_2, i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="pp_tile_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
:1  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="pp_tile_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
:1  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="pp_tile_V_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="36" op_0_bw="8">
<![CDATA[
:2  %tmp_1 = zext i8 %pp_tile_V_load to i36

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %r_V = shl i36 1, %tmp_1

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="36" op_0_bw="36">
<![CDATA[
:4  %avail_V_load = load i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name="avail_V_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:5  %possible_V = or i36 %avail_V_load, %r_V

]]></node>
<StgValue><ssdm name="possible_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
:6  store i36 %possible_V, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %left_V = add i8 %cp_V_load, -1

]]></node>
<StgValue><ssdm name="left_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_i = icmp eq i8 %cp_V_load, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_i, label %left_possible_mask.exit_ifconv, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8">
<![CDATA[
:0  %side_V_load = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_tr_i = sext i8 %left_V to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_40_tr_i = zext i8 %side_V_load to i9

]]></node>
<StgValue><ssdm name="tmp_40_tr_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_42_tr_i = sext i8 %cp_V_load to i9

]]></node>
<StgValue><ssdm name="tmp_42_tr_i"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="9">
<![CDATA[
:4  %r_V_5 = trunc i9 %tmp_1_i to i8

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="9">
<![CDATA[
:7  %r_V_8 = trunc i9 %tmp_2_i to i8

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_i_24 = icmp eq i8 %r_V_5, %r_V_8

]]></node>
<StgValue><ssdm name="tmp_i_24"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_i_24, label %4, label %left_possible_mask.exit_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i_i = zext i8 %left_V to i64

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pp_tile_V_addr_3 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V = load i8* %pp_tile_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pp_rot_V_addr_2 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V = load i8* %pp_tile_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %r_V_6 = add i2 %rot_V, 1

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:6  %tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_6)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_20 = zext i10 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="tiles_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="87" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="4">
<![CDATA[
:10  %tmp_30_i = zext i4 %tiles_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_30_i

]]></node>
<StgValue><ssdm name="colours_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="36" op_0_bw="4">
<![CDATA[
:12  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="36" op_0_bw="4">
<![CDATA[
:12  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %left_possible_mask.exit_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:1  %side_V_load_1 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_1"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:2  %up_V = sub i8 %cp_V_load, %side_V_load_1

]]></node>
<StgValue><ssdm name="up_V"/></StgValue>
</operation>

<operation id="95" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
left_possible_mask.exit_ifconv:3  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:4  %tmp_i_i2 = zext i8 %up_V to i64

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:5  %pp_tile_V_addr_4 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i2

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_4"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:6  %tile_V_4 = load i8* %pp_tile_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="tile_V_4"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:7  %pp_rot_V_addr_3 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i2

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_3"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="2" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:8  %rot_V_4 = load i2* %pp_rot_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="rot_V_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:6  %tile_V_4 = load i8* %pp_tile_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="tile_V_4"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="2" op_0_bw="6">
<![CDATA[
left_possible_mask.exit_ifconv:8  %rot_V_4 = load i2* %pp_rot_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="rot_V_4"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
left_possible_mask.exit_ifconv:9  %r_V_7 = xor i2 %rot_V_4, -2

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
left_possible_mask.exit_ifconv:10  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_4, i2 %r_V_7)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="10">
<![CDATA[
left_possible_mask.exit_ifconv:11  %tmp_22 = zext i10 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:12  %tiles_V_addr_3 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="tiles_V_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="4" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:13  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="4" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:13  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="4">
<![CDATA[
left_possible_mask.exit_ifconv:14  %tmp_i5 = zext i4 %tiles_V_load_2 to i64

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="4" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_possible_mask.exit_ifconv:15  %colours_V_addr_2 = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_i5

]]></node>
<StgValue><ssdm name="colours_V_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="36" op_0_bw="4">
<![CDATA[
left_possible_mask.exit_ifconv:16  %colours_V_load_1 = load i36* %colours_V_addr_2, align 8

]]></node>
<StgValue><ssdm name="colours_V_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36">
<![CDATA[
left_possible_mask.exit_ifconv:0  %agg_result_V_i = phi i36 [ %colours_V_load, %4 ], [ -1, %2 ], [ -1, %3 ]

]]></node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="36" op_0_bw="4">
<![CDATA[
left_possible_mask.exit_ifconv:16  %colours_V_load_1 = load i36* %colours_V_addr_2, align 8

]]></node>
<StgValue><ssdm name="colours_V_load_1"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
left_possible_mask.exit_ifconv:17  %agg_result_V_i1 = select i1 %tmp_26, i36 -1, i36 %colours_V_load_1

]]></node>
<StgValue><ssdm name="agg_result_V_i1"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8">
<![CDATA[
left_possible_mask.exit_ifconv:18  %ntiles_V_load = load i8* @ntiles_V, align 1

]]></node>
<StgValue><ssdm name="ntiles_V_load"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
left_possible_mask.exit_ifconv:19  %tmp1 = and i36 %agg_result_V_i, %possible_V

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
left_possible_mask.exit_ifconv:20  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:0  %p_058_0_in = phi i8 [ %pp_tile_V_load, %left_possible_mask.exit_ifconv ], [ %t_V, %5 ]

]]></node>
<StgValue><ssdm name="p_058_0_in"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  %t_V = add i8 %p_058_0_in, 1

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %tmp_3 = icmp ult i8 %t_V, %ntiles_V_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %tmp_3, label %5, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="36" op_0_bw="8">
<![CDATA[
:0  %tmp_4 = zext i8 %t_V to i36

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:1  %r_V_10 = shl i36 1, %tmp_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %tmp2 = and i36 %agg_result_V_i1, %r_V_10

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %r_V_2 = and i36 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:4  %tmp_5 = icmp eq i36 %r_V_2, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_5, label %._crit_edge, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:0  store i8 %t_V, i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:1  store i2 0, i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %p_s = xor i36 %r_V_10, -1

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %tmp_6 = and i36 %possible_V, %p_s

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
:4  store i36 %tmp_6, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
.loopexit:0  %p_0 = phi i1 [ true, %1 ], [ true, %6 ], [ false, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1">
<![CDATA[
.loopexit:1  ret i1 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
