# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sum_N_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Lab2 {C:/Lab2/sum_N.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:40:02 on Mar 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Lab2" C:/Lab2/sum_N.sv 
# -- Compiling module sum_N
# 
# Top level modules:
# 	sum_N
# End time: 01:40:02 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Lab2 {C:/Lab2/sum_N_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:40:02 on Mar 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Lab2" C:/Lab2/sum_N_tb.sv 
# -- Compiling module sum_N_tb
# 
# Top level modules:
# 	sum_N_tb
# End time: 01:40:02 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  sum_N_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" sum_N_tb 
# Start time: 01:40:02 on Mar 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sum_N_tb(fast)
# Loading work.sum_N(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Tiempo | a    | b    | y    | cout 
# -------|------|------|------|-----
#  1000 | 0000 | 0000 | 0000 | 0
#  2000 | 0000 | 0001 | 0001 | 0
#  3000 | 0000 | 0010 | 0010 | 0
#  4000 | 0000 | 0011 | 0011 | 0
#  5000 | 0000 | 0100 | 0100 | 0
#  6000 | 0000 | 0101 | 0101 | 0
#  7000 | 0000 | 0110 | 0110 | 0
#  8000 | 0000 | 0111 | 0111 | 0
#  9000 | 0000 | 1000 | 1000 | 0
# 10000 | 0000 | 1001 | 1001 | 0
# 11000 | 0000 | 1010 | 1010 | 0
# 12000 | 0000 | 1011 | 1011 | 0
# 13000 | 0000 | 1100 | 1100 | 0
# 14000 | 0000 | 1101 | 1101 | 0
# 15000 | 0000 | 1110 | 1110 | 0
# 16000 | 0000 | 1111 | 1111 | 0
# 17000 | 0001 | 0000 | 0001 | 0
# 18000 | 0001 | 0001 | 0010 | 0
# 19000 | 0001 | 0010 | 0011 | 0
# 20000 | 0001 | 0011 | 0100 | 0
# 21000 | 0001 | 0100 | 0101 | 0
# 22000 | 0001 | 0101 | 0110 | 0
# 23000 | 0001 | 0110 | 0111 | 0
# 24000 | 0001 | 0111 | 1000 | 0
# 25000 | 0001 | 1000 | 1001 | 0
# 26000 | 0001 | 1001 | 1010 | 0
# 27000 | 0001 | 1010 | 1011 | 0
# 28000 | 0001 | 1011 | 1100 | 0
# 29000 | 0001 | 1100 | 1101 | 0
# 30000 | 0001 | 1101 | 1110 | 0
# 31000 | 0001 | 1110 | 1111 | 0
# 32000 | 0001 | 1111 | 0000 | 1
# 33000 | 0010 | 0000 | 0010 | 0
# 34000 | 0010 | 0001 | 0011 | 0
# 35000 | 0010 | 0010 | 0100 | 0
# 36000 | 0010 | 0011 | 0101 | 0
# 37000 | 0010 | 0100 | 0110 | 0
# 38000 | 0010 | 0101 | 0111 | 0
# 39000 | 0010 | 0110 | 1000 | 0
# 40000 | 0010 | 0111 | 1001 | 0
# 41000 | 0010 | 1000 | 1010 | 0
# 42000 | 0010 | 1001 | 1011 | 0
# 43000 | 0010 | 1010 | 1100 | 0
# 44000 | 0010 | 1011 | 1101 | 0
# 45000 | 0010 | 1100 | 1110 | 0
# 46000 | 0010 | 1101 | 1111 | 0
# 47000 | 0010 | 1110 | 0000 | 1
# 48000 | 0010 | 1111 | 0001 | 1
# 49000 | 0011 | 0000 | 0011 | 0
# 50000 | 0011 | 0001 | 0100 | 0
# 51000 | 0011 | 0010 | 0101 | 0
# 52000 | 0011 | 0011 | 0110 | 0
# 53000 | 0011 | 0100 | 0111 | 0
# 54000 | 0011 | 0101 | 1000 | 0
# 55000 | 0011 | 0110 | 1001 | 0
# 56000 | 0011 | 0111 | 1010 | 0
# 57000 | 0011 | 1000 | 1011 | 0
# 58000 | 0011 | 1001 | 1100 | 0
# 59000 | 0011 | 1010 | 1101 | 0
# 60000 | 0011 | 1011 | 1110 | 0
# 61000 | 0011 | 1100 | 1111 | 0
# 62000 | 0011 | 1101 | 0000 | 1
# 63000 | 0011 | 1110 | 0001 | 1
# 64000 | 0011 | 1111 | 0010 | 1
# 65000 | 0100 | 0000 | 0100 | 0
# 66000 | 0100 | 0001 | 0101 | 0
# 67000 | 0100 | 0010 | 0110 | 0
# 68000 | 0100 | 0011 | 0111 | 0
# 69000 | 0100 | 0100 | 1000 | 0
# 70000 | 0100 | 0101 | 1001 | 0
# 71000 | 0100 | 0110 | 1010 | 0
# 72000 | 0100 | 0111 | 1011 | 0
# 73000 | 0100 | 1000 | 1100 | 0
# 74000 | 0100 | 1001 | 1101 | 0
# 75000 | 0100 | 1010 | 1110 | 0
# 76000 | 0100 | 1011 | 1111 | 0
# 77000 | 0100 | 1100 | 0000 | 1
# 78000 | 0100 | 1101 | 0001 | 1
# 79000 | 0100 | 1110 | 0010 | 1
# 80000 | 0100 | 1111 | 0011 | 1
# 81000 | 0101 | 0000 | 0101 | 0
# 82000 | 0101 | 0001 | 0110 | 0
# 83000 | 0101 | 0010 | 0111 | 0
# 84000 | 0101 | 0011 | 1000 | 0
# 85000 | 0101 | 0100 | 1001 | 0
# 86000 | 0101 | 0101 | 1010 | 0
# 87000 | 0101 | 0110 | 1011 | 0
# 88000 | 0101 | 0111 | 1100 | 0
# 89000 | 0101 | 1000 | 1101 | 0
# 90000 | 0101 | 1001 | 1110 | 0
# 91000 | 0101 | 1010 | 1111 | 0
# 92000 | 0101 | 1011 | 0000 | 1
# 93000 | 0101 | 1100 | 0001 | 1
# 94000 | 0101 | 1101 | 0010 | 1
# 95000 | 0101 | 1110 | 0011 | 1
# 96000 | 0101 | 1111 | 0100 | 1
# 97000 | 0110 | 0000 | 0110 | 0
# 98000 | 0110 | 0001 | 0111 | 0
# 99000 | 0110 | 0010 | 1000 | 0
# 100000 | 0110 | 0011 | 1001 | 0
# 101000 | 0110 | 0100 | 1010 | 0
# 102000 | 0110 | 0101 | 1011 | 0
# 103000 | 0110 | 0110 | 1100 | 0
# 104000 | 0110 | 0111 | 1101 | 0
# 105000 | 0110 | 1000 | 1110 | 0
# 106000 | 0110 | 1001 | 1111 | 0
# 107000 | 0110 | 1010 | 0000 | 1
# 108000 | 0110 | 1011 | 0001 | 1
# 109000 | 0110 | 1100 | 0010 | 1
# 110000 | 0110 | 1101 | 0011 | 1
# 111000 | 0110 | 1110 | 0100 | 1
# 112000 | 0110 | 1111 | 0101 | 1
# 113000 | 0111 | 0000 | 0111 | 0
# 114000 | 0111 | 0001 | 1000 | 0
# 115000 | 0111 | 0010 | 1001 | 0
# 116000 | 0111 | 0011 | 1010 | 0
# 117000 | 0111 | 0100 | 1011 | 0
# 118000 | 0111 | 0101 | 1100 | 0
# 119000 | 0111 | 0110 | 1101 | 0
# 120000 | 0111 | 0111 | 1110 | 0
# 121000 | 0111 | 1000 | 1111 | 0
# 122000 | 0111 | 1001 | 0000 | 1
# 123000 | 0111 | 1010 | 0001 | 1
# 124000 | 0111 | 1011 | 0010 | 1
# 125000 | 0111 | 1100 | 0011 | 1
# 126000 | 0111 | 1101 | 0100 | 1
# 127000 | 0111 | 1110 | 0101 | 1
# 128000 | 0111 | 1111 | 0110 | 1
# 129000 | 1000 | 0000 | 1000 | 0
# 130000 | 1000 | 0001 | 1001 | 0
# 131000 | 1000 | 0010 | 1010 | 0
# 132000 | 1000 | 0011 | 1011 | 0
# 133000 | 1000 | 0100 | 1100 | 0
# 134000 | 1000 | 0101 | 1101 | 0
# 135000 | 1000 | 0110 | 1110 | 0
# 136000 | 1000 | 0111 | 1111 | 0
# 137000 | 1000 | 1000 | 0000 | 1
# 138000 | 1000 | 1001 | 0001 | 1
# 139000 | 1000 | 1010 | 0010 | 1
# 140000 | 1000 | 1011 | 0011 | 1
# 141000 | 1000 | 1100 | 0100 | 1
# 142000 | 1000 | 1101 | 0101 | 1
# 143000 | 1000 | 1110 | 0110 | 1
# 144000 | 1000 | 1111 | 0111 | 1
# 145000 | 1001 | 0000 | 1001 | 0
# 146000 | 1001 | 0001 | 1010 | 0
# 147000 | 1001 | 0010 | 1011 | 0
# 148000 | 1001 | 0011 | 1100 | 0
# 149000 | 1001 | 0100 | 1101 | 0
# 150000 | 1001 | 0101 | 1110 | 0
# 151000 | 1001 | 0110 | 1111 | 0
# 152000 | 1001 | 0111 | 0000 | 1
# 153000 | 1001 | 1000 | 0001 | 1
# 154000 | 1001 | 1001 | 0010 | 1
# 155000 | 1001 | 1010 | 0011 | 1
# 156000 | 1001 | 1011 | 0100 | 1
# 157000 | 1001 | 1100 | 0101 | 1
# 158000 | 1001 | 1101 | 0110 | 1
# 159000 | 1001 | 1110 | 0111 | 1
# 160000 | 1001 | 1111 | 1000 | 1
# 161000 | 1010 | 0000 | 1010 | 0
# 162000 | 1010 | 0001 | 1011 | 0
# 163000 | 1010 | 0010 | 1100 | 0
# 164000 | 1010 | 0011 | 1101 | 0
# 165000 | 1010 | 0100 | 1110 | 0
# 166000 | 1010 | 0101 | 1111 | 0
# 167000 | 1010 | 0110 | 0000 | 1
# 168000 | 1010 | 0111 | 0001 | 1
# 169000 | 1010 | 1000 | 0010 | 1
# 170000 | 1010 | 1001 | 0011 | 1
# 171000 | 1010 | 1010 | 0100 | 1
# 172000 | 1010 | 1011 | 0101 | 1
# 173000 | 1010 | 1100 | 0110 | 1
# 174000 | 1010 | 1101 | 0111 | 1
# 175000 | 1010 | 1110 | 1000 | 1
# 176000 | 1010 | 1111 | 1001 | 1
# 177000 | 1011 | 0000 | 1011 | 0
# 178000 | 1011 | 0001 | 1100 | 0
# 179000 | 1011 | 0010 | 1101 | 0
# 180000 | 1011 | 0011 | 1110 | 0
# 181000 | 1011 | 0100 | 1111 | 0
# 182000 | 1011 | 0101 | 0000 | 1
# 183000 | 1011 | 0110 | 0001 | 1
# 184000 | 1011 | 0111 | 0010 | 1
# 185000 | 1011 | 1000 | 0011 | 1
# 186000 | 1011 | 1001 | 0100 | 1
# 187000 | 1011 | 1010 | 0101 | 1
# 188000 | 1011 | 1011 | 0110 | 1
# 189000 | 1011 | 1100 | 0111 | 1
# 190000 | 1011 | 1101 | 1000 | 1
# 191000 | 1011 | 1110 | 1001 | 1
# 192000 | 1011 | 1111 | 1010 | 1
# 193000 | 1100 | 0000 | 1100 | 0
# 194000 | 1100 | 0001 | 1101 | 0
# 195000 | 1100 | 0010 | 1110 | 0
# 196000 | 1100 | 0011 | 1111 | 0
# 197000 | 1100 | 0100 | 0000 | 1
# 198000 | 1100 | 0101 | 0001 | 1
# 199000 | 1100 | 0110 | 0010 | 1
# 200000 | 1100 | 0111 | 0011 | 1
# 201000 | 1100 | 1000 | 0100 | 1
# 202000 | 1100 | 1001 | 0101 | 1
# 203000 | 1100 | 1010 | 0110 | 1
# 204000 | 1100 | 1011 | 0111 | 1
# 205000 | 1100 | 1100 | 1000 | 1
# 206000 | 1100 | 1101 | 1001 | 1
# 207000 | 1100 | 1110 | 1010 | 1
# 208000 | 1100 | 1111 | 1011 | 1
# 209000 | 1101 | 0000 | 1101 | 0
# 210000 | 1101 | 0001 | 1110 | 0
# 211000 | 1101 | 0010 | 1111 | 0
# 212000 | 1101 | 0011 | 0000 | 1
# 213000 | 1101 | 0100 | 0001 | 1
# 214000 | 1101 | 0101 | 0010 | 1
# 215000 | 1101 | 0110 | 0011 | 1
# 216000 | 1101 | 0111 | 0100 | 1
# 217000 | 1101 | 1000 | 0101 | 1
# 218000 | 1101 | 1001 | 0110 | 1
# 219000 | 1101 | 1010 | 0111 | 1
# 220000 | 1101 | 1011 | 1000 | 1
# 221000 | 1101 | 1100 | 1001 | 1
# 222000 | 1101 | 1101 | 1010 | 1
# 223000 | 1101 | 1110 | 1011 | 1
# 224000 | 1101 | 1111 | 1100 | 1
# 225000 | 1110 | 0000 | 1110 | 0
# 226000 | 1110 | 0001 | 1111 | 0
# 227000 | 1110 | 0010 | 0000 | 1
# 228000 | 1110 | 0011 | 0001 | 1
# 229000 | 1110 | 0100 | 0010 | 1
# 230000 | 1110 | 0101 | 0011 | 1
# 231000 | 1110 | 0110 | 0100 | 1
# 232000 | 1110 | 0111 | 0101 | 1
# 233000 | 1110 | 1000 | 0110 | 1
# 234000 | 1110 | 1001 | 0111 | 1
# 235000 | 1110 | 1010 | 1000 | 1
# 236000 | 1110 | 1011 | 1001 | 1
# 237000 | 1110 | 1100 | 1010 | 1
# 238000 | 1110 | 1101 | 1011 | 1
# 239000 | 1110 | 1110 | 1100 | 1
# 240000 | 1110 | 1111 | 1101 | 1
# 241000 | 1111 | 0000 | 1111 | 0
# 242000 | 1111 | 0001 | 0000 | 1
# 243000 | 1111 | 0010 | 0001 | 1
# 244000 | 1111 | 0011 | 0010 | 1
# 245000 | 1111 | 0100 | 0011 | 1
# 246000 | 1111 | 0101 | 0100 | 1
# 247000 | 1111 | 0110 | 0101 | 1
# 248000 | 1111 | 0111 | 0110 | 1
# 249000 | 1111 | 1000 | 0111 | 1
# 250000 | 1111 | 1001 | 1000 | 1
# 251000 | 1111 | 1010 | 1001 | 1
# 252000 | 1111 | 1011 | 1010 | 1
# 253000 | 1111 | 1100 | 1011 | 1
# 254000 | 1111 | 1101 | 1100 | 1
# 255000 | 1111 | 1110 | 1101 | 1
# 256000 | 1111 | 1111 | 1110 | 1
# ** Note: $finish    : C:/Lab2/sum_N_tb.sv(39)
#    Time: 256 ns  Iteration: 0  Instance: /sum_N_tb
# 1
# Break in Module sum_N_tb at C:/Lab2/sum_N_tb.sv line 39
# End time: 01:43:47 on Mar 15,2025, Elapsed time: 0:03:45
# Errors: 0, Warnings: 1
