-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_cin_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    fifo_cin_V_V_empty_n : IN STD_LOGIC;
    fifo_cin_V_V_read : OUT STD_LOGIC;
    fifo_weight_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    fifo_weight_V_V_empty_n : IN STD_LOGIC;
    fifo_weight_V_V_read : OUT STD_LOGIC;
    fifo_config_in_V_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    fifo_config_in_V_V_empty_n : IN STD_LOGIC;
    fifo_config_in_V_V_read : OUT STD_LOGIC;
    fifo_cout_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    fifo_cout_V_V_full_n : IN STD_LOGIC;
    fifo_cout_V_V_write : OUT STD_LOGIC;
    fifo_config_out_V_V_din : OUT STD_LOGIC_VECTOR (191 downto 0);
    fifo_config_out_V_V_full_n : IN STD_LOGIC;
    fifo_config_out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of conv is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv34_3FFFFFFFF : STD_LOGIC_VECTOR (33 downto 0) := "1111111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_cin_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal done2_reg_236 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_config_in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal exitcond_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal fifo_cout_V_V_blk_n : STD_LOGIC;
    signal fifo_config_out_V_V_blk_n : STD_LOGIC;
    signal o_reg_201 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_reg_213 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_reg_225 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_reg_764 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_585_reg_769 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer_iter_fu_295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_iter_reg_776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal LAYER_IN_NUM_V_fu_301_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_NUM_V_reg_781 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal LAYER_OUT_NUM_V_reg_786 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_H_V_reg_791 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_W_V_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal FILTER_S2_V_reg_801 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal LAYER_IN_NUM_T_V_reg_806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state9 : BOOLEAN;
    signal LAYER_OUT_NUM_T_V_reg_811 : STD_LOGIC_VECTOR (15 downto 0);
    signal LAYER_IN_H_T_V_reg_816 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_W_T_V_reg_822 : STD_LOGIC_VECTOR (31 downto 0);
    signal FILTER_S_fu_365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal FILTER_S_reg_828 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_833 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_7_reg_838 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_588_reg_843 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_406_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_reg_848 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ret_V_5_fu_415_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_5_reg_853 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_374_fu_421_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_374_reg_858 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state11 : BOOLEAN;
    signal ret_V_27_fu_431_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_27_reg_863 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_6_fu_440_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_6_reg_868 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_375_fu_446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_375_reg_873 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_376_fu_449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_376_reg_878 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_377_fu_452_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_377_reg_883 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_63_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_phi_mux_done1_phi_fu_193_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_382_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_382_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state13_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_done2_phi_fu_240_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_10_fu_520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_10_reg_899 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_1_fu_526_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal o_3_fu_574_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_2_fu_588_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal done2_3_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_num_iter_fu_601_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_num_iter_reg_925 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal out_num_iter_fu_606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_num_iter_reg_931 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_w_iter_fu_611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_w_iter_reg_937 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_h_iter_fu_616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_h_iter_reg_943 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_385_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_386_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_386_reg_960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_387_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_387_reg_966 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_388_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_388_reg_971 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel38_fu_692_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal newSel41_fu_714_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel44_fu_736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel46_fu_750_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal done1_be_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state13 : STD_LOGIC;
    signal grp_kernel_fu_248_ap_start : STD_LOGIC;
    signal grp_kernel_fu_248_ap_done : STD_LOGIC;
    signal grp_kernel_fu_248_ap_idle : STD_LOGIC;
    signal grp_kernel_fu_248_ap_ready : STD_LOGIC;
    signal grp_kernel_fu_248_fifo_cin_V_V_read : STD_LOGIC;
    signal grp_kernel_fu_248_fifo_weight_V_V_read : STD_LOGIC;
    signal grp_kernel_fu_248_fifo_cout_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_kernel_fu_248_fifo_cout_V_V_write : STD_LOGIC;
    signal grp_kernel_fu_248_fifo_config_in_V_V_read : STD_LOGIC;
    signal grp_kernel_fu_248_fifo_config_out_V_V_din : STD_LOGIC_VECTOR (191 downto 0);
    signal grp_kernel_fu_248_fifo_config_out_V_V_write : STD_LOGIC;
    signal i_op_assign_reg_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_h_iter2_reg_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_w_iter3_reg_153 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_num_iter4_reg_165 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_num_iter5_reg_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal done1_reg_189 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_h_phi_fu_217_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_fu_248_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal rhs_V_fu_403_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal lhs_V_fu_400_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal lhs_V_2_fu_412_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal lhs_V_11_cast_fu_428_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal lhs_V_3_cast_fu_437_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_589_fu_455_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_508_fu_464_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_s_fu_459_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_379_fu_474_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_381_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_380_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_10_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_428_cast_fu_511_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_431_cast_fu_534_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal o_11_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_384_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_553_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_fu_566_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp5_fu_581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp17_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_demorgan_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_668_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond7_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel37_fu_678_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel39_fu_700_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel40_fu_707_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel42_fu_722_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel43_fu_729_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel45_fu_744_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state19_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component kernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifo_cin_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        fifo_cin_V_V_empty_n : IN STD_LOGIC;
        fifo_cin_V_V_read : OUT STD_LOGIC;
        fifo_weight_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        fifo_weight_V_V_empty_n : IN STD_LOGIC;
        fifo_weight_V_V_read : OUT STD_LOGIC;
        fifo_cout_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        fifo_cout_V_V_full_n : IN STD_LOGIC;
        fifo_cout_V_V_write : OUT STD_LOGIC;
        fifo_config_in_V_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
        fifo_config_in_V_V_empty_n : IN STD_LOGIC;
        fifo_config_in_V_V_read : OUT STD_LOGIC;
        fifo_config_out_V_V_din : OUT STD_LOGIC_VECTOR (191 downto 0);
        fifo_config_out_V_V_full_n : IN STD_LOGIC;
        fifo_config_out_V_V_write : OUT STD_LOGIC );
    end component;



begin
    grp_kernel_fu_248 : component kernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_kernel_fu_248_ap_start,
        ap_done => grp_kernel_fu_248_ap_done,
        ap_idle => grp_kernel_fu_248_ap_idle,
        ap_ready => grp_kernel_fu_248_ap_ready,
        fifo_cin_V_V_dout => fifo_cin_V_V_dout,
        fifo_cin_V_V_empty_n => fifo_cin_V_V_empty_n,
        fifo_cin_V_V_read => grp_kernel_fu_248_fifo_cin_V_V_read,
        fifo_weight_V_V_dout => fifo_weight_V_V_dout,
        fifo_weight_V_V_empty_n => fifo_weight_V_V_empty_n,
        fifo_weight_V_V_read => grp_kernel_fu_248_fifo_weight_V_V_read,
        fifo_cout_V_V_din => grp_kernel_fu_248_fifo_cout_V_V_din,
        fifo_cout_V_V_full_n => fifo_cout_V_V_full_n,
        fifo_cout_V_V_write => grp_kernel_fu_248_fifo_cout_V_V_write,
        fifo_config_in_V_V_dout => fifo_config_in_V_V_dout,
        fifo_config_in_V_V_empty_n => fifo_config_in_V_V_empty_n,
        fifo_config_in_V_V_read => grp_kernel_fu_248_fifo_config_in_V_V_read,
        fifo_config_out_V_V_din => grp_kernel_fu_248_fifo_config_out_V_V_din,
        fifo_config_out_V_V_full_n => fifo_config_out_V_V_full_n,
        fifo_config_out_V_V_write => grp_kernel_fu_248_fifo_config_out_V_V_write);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state19_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state13))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_0) and (or_cond_63_fu_499_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state13))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state13);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_0) and (or_cond_63_fu_499_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_fu_248_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_kernel_fu_248_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_kernel_fu_248_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_fu_248_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_fu_248_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    done1_reg_189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                done1_reg_189 <= done1_be_fu_758_p2;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                done1_reg_189 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    done2_reg_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_0) and (or_cond_63_fu_499_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                done2_reg_236 <= ap_const_lv1_0;
            elsif (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                done2_reg_236 <= done2_3_fu_595_p2;
            end if; 
        end if;
    end process;

    h_reg_213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_0) and (or_cond_63_fu_499_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                h_reg_213 <= ap_const_lv32_0;
            elsif (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                h_reg_213 <= h_2_fu_588_p3;
            end if; 
        end if;
    end process;

    i_op_assign_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_585_reg_769 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_op_assign_reg_130 <= ap_const_lv32_0;
            elsif (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i_op_assign_reg_130 <= layer_iter_reg_776;
            end if; 
        end if;
    end process;

    in_h_iter2_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                in_h_iter2_reg_141 <= newSel38_fu_692_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                in_h_iter2_reg_141 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_num_iter5_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                in_num_iter5_reg_177 <= newSel46_fu_750_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                in_num_iter5_reg_177 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_w_iter3_reg_153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                in_w_iter3_reg_153 <= newSel41_fu_714_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                in_w_iter3_reg_153 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    o_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_0) and (or_cond_63_fu_499_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                o_reg_201 <= ap_const_lv32_0;
            elsif (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                o_reg_201 <= o_3_fu_574_p3;
            end if; 
        end if;
    end process;

    out_num_iter4_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                out_num_iter4_reg_165 <= newSel44_fu_736_p3;
            elsif ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                out_num_iter4_reg_165 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    w_reg_225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_0) and (or_cond_63_fu_499_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                w_reg_225 <= ap_const_lv32_0;
            elsif (((ap_phi_mux_done2_phi_fu_240_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                w_reg_225 <= w_1_fu_526_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                FILTER_S2_V_reg_801 <= fifo_config_in_V_V_dout(159 downto 144);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                FILTER_S_reg_828 <= FILTER_S_fu_365_p3;
                LAYER_IN_H_T_V_reg_816 <= fifo_config_in_V_V_dout(127 downto 96);
                LAYER_IN_NUM_T_V_reg_806 <= fifo_config_in_V_V_dout(79 downto 64);
                LAYER_IN_W_T_V_reg_822 <= fifo_config_in_V_V_dout(159 downto 128);
                LAYER_OUT_NUM_T_V_reg_811 <= fifo_config_in_V_V_dout(95 downto 80);
                ret_V_7_reg_838 <= fifo_config_in_V_V_dout(79 downto 67);
                tmp_588_reg_843 <= fifo_config_in_V_V_dout(6 downto 6);
                tmp_reg_833 <= fifo_config_in_V_V_dout(2 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                LAYER_IN_H_V_reg_791 <= fifo_config_in_V_V_dout(95 downto 64);
                LAYER_IN_NUM_V_reg_781 <= LAYER_IN_NUM_V_fu_301_p1;
                LAYER_IN_W_V_reg_796 <= fifo_config_in_V_V_dout(127 downto 96);
                LAYER_OUT_NUM_V_reg_786 <= fifo_config_in_V_V_dout(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_done2_phi_fu_240_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                h_10_reg_899 <= h_10_fu_520_p2;
                tmp_382_reg_892 <= tmp_382_fu_515_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                in_h_iter_reg_943 <= in_h_iter_fu_616_p2;
                in_num_iter_reg_925 <= in_num_iter_fu_601_p2;
                in_w_iter_reg_937 <= in_w_iter_fu_611_p2;
                out_num_iter_reg_931 <= out_num_iter_fu_606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                layer_iter_reg_776 <= layer_iter_fu_295_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_Result_s_reg_764 <= fifo_config_in_V_V_dout(191 downto 160);
                tmp_585_reg_769 <= fifo_config_in_V_V_dout(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                ret_V_27_reg_863 <= ret_V_27_fu_431_p2;
                ret_V_6_reg_868 <= ret_V_6_fu_440_p2;
                    tmp_374_reg_858(2 downto 1) <= tmp_374_fu_421_p3(2 downto 1);
                    tmp_375_reg_873(12 downto 0) <= tmp_375_fu_446_p1(12 downto 0);
                    tmp_376_reg_878(15 downto 0) <= tmp_376_fu_449_p1(15 downto 0);
                    tmp_377_reg_883(15 downto 0) <= tmp_377_fu_452_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                ret_V_5_reg_853 <= ret_V_5_fu_415_p2;
                ret_V_reg_848 <= ret_V_fu_406_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                tmp_385_reg_949 <= tmp_385_fu_621_p2;
                tmp_386_reg_960 <= tmp_386_fu_625_p2;
                tmp_387_reg_966 <= tmp_387_fu_629_p2;
                tmp_388_reg_971 <= tmp_388_fu_633_p2;
            end if;
        end if;
    end process;
    tmp_374_reg_858(0) <= '0';
    tmp_375_reg_873(31 downto 13) <= "0000000000000000000";
    tmp_376_reg_878(31 downto 16) <= "0000000000000000";
    tmp_377_reg_883(31 downto 16) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, exitcond_fu_290_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_585_reg_769, or_cond_63_fu_499_p2, ap_CS_fsm_state12, ap_phi_mux_done1_phi_fu_193_p4, ap_phi_mux_done2_phi_fu_240_p4, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_CS_fsm_state19, ap_block_state19_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((tmp_585_reg_769 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_585_reg_769 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not((((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond_fu_290_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif ((not((((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (exitcond_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if ((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((ap_phi_mux_done1_phi_fu_193_p4 = ap_const_lv1_0) and (or_cond_63_fu_499_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_phi_mux_done2_phi_fu_240_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_phi_mux_done2_phi_fu_240_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_boolean_0 = ap_block_state19_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    FILTER_S_fu_365_p3 <= 
        FILTER_S2_V_reg_801 when (grp_fu_262_p3(0) = '1') else 
        ap_const_lv16_1;
    LAYER_IN_NUM_V_fu_301_p1 <= fifo_config_in_V_V_dout(32 - 1 downto 0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state15 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(14);
    ap_CS_fsm_state17 <= ap_CS_fsm(15);
    ap_CS_fsm_state18 <= ap_CS_fsm(16);
    ap_CS_fsm_state19 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, ap_enable_reg_pp0_iter1, done2_reg_236)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((done2_reg_236 = ap_const_lv1_0) and (fifo_cout_V_V_full_n = ap_const_logic_0)) or ((done2_reg_236 = ap_const_lv1_0) and (fifo_cin_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, ap_enable_reg_pp0_iter1, done2_reg_236)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((done2_reg_236 = ap_const_lv1_0) and (fifo_cout_V_V_full_n = ap_const_logic_0)) or ((done2_reg_236 = ap_const_lv1_0) and (fifo_cin_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, ap_enable_reg_pp0_iter1, done2_reg_236)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((done2_reg_236 = ap_const_lv1_0) and (fifo_cout_V_V_full_n = ap_const_logic_0)) or ((done2_reg_236 = ap_const_lv1_0) and (fifo_cin_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, fifo_config_in_V_V_empty_n)
    begin
                ap_block_state1 <= ((fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state11_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state11 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state13_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp0_stage0_iter1_assign_proc : process(fifo_cin_V_V_empty_n, fifo_cout_V_V_full_n, done2_reg_236)
    begin
                ap_block_state14_pp0_stage0_iter1 <= (((done2_reg_236 = ap_const_lv1_0) and (fifo_cout_V_V_full_n = ap_const_logic_0)) or ((done2_reg_236 = ap_const_lv1_0) and (fifo_cin_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state19_on_subcall_done_assign_proc : process(tmp_585_reg_769, grp_kernel_fu_248_ap_done)
    begin
                ap_block_state19_on_subcall_done <= ((grp_kernel_fu_248_ap_done = ap_const_logic_0) and (tmp_585_reg_769 = ap_const_lv1_1));
    end process;


    ap_block_state6_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, exitcond_fu_290_p2)
    begin
                ap_block_state6 <= (((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state7_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state7 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state8 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n)
    begin
                ap_block_state9 <= ((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state13_assign_proc : process(ap_phi_mux_done2_phi_fu_240_p4)
    begin
        if ((ap_phi_mux_done2_phi_fu_240_p4 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state19, ap_block_state19_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state19_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_done1_phi_fu_193_p4 <= done1_reg_189;

    ap_phi_mux_done2_phi_fu_240_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done2_reg_236, done2_3_fu_595_p2)
    begin
        if (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_done2_phi_fu_240_p4 <= done2_3_fu_595_p2;
        else 
            ap_phi_mux_done2_phi_fu_240_p4 <= done2_reg_236;
        end if; 
    end process;


    ap_phi_mux_h_phi_fu_217_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done2_reg_236, h_reg_213, h_2_fu_588_p3)
    begin
        if (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_h_phi_fu_217_p4 <= h_2_fu_588_p3;
        else 
            ap_phi_mux_h_phi_fu_217_p4 <= h_reg_213;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19, ap_block_state19_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state19_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    done1_be_fu_758_p2 <= (or_cond8_fu_686_p2 xor ap_const_lv1_1);
    done2_3_fu_595_p2 <= (tmp_384_fu_548_p2 and sel_tmp_fu_561_p2);
    exitcond_fu_290_p2 <= "1" when (i_op_assign_reg_130 = p_Result_s_reg_764) else "0";

    fifo_cin_V_V_blk_n_assign_proc : process(fifo_cin_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done2_reg_236)
    begin
        if (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_cin_V_V_blk_n <= fifo_cin_V_V_empty_n;
        else 
            fifo_cin_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_cin_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, done2_reg_236, tmp_585_reg_769, ap_block_pp0_stage0_11001, grp_kernel_fu_248_fifo_cin_V_V_read, ap_CS_fsm_state19)
    begin
        if (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_cin_V_V_read <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_585_reg_769 = ap_const_lv1_1))) then 
            fifo_cin_V_V_read <= grp_kernel_fu_248_fifo_cin_V_V_read;
        else 
            fifo_cin_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_config_in_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, exitcond_fu_290_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            fifo_config_in_V_V_blk_n <= fifo_config_in_V_V_empty_n;
        else 
            fifo_config_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_config_in_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, exitcond_fu_290_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_585_reg_769, grp_kernel_fu_248_fifo_config_in_V_V_read, ap_CS_fsm_state19)
    begin
        if ((((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (exitcond_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            fifo_config_in_V_V_read <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_585_reg_769 = ap_const_lv1_1))) then 
            fifo_config_in_V_V_read <= grp_kernel_fu_248_fifo_config_in_V_V_read;
        else 
            fifo_config_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_config_out_V_V_blk_n_assign_proc : process(fifo_config_out_V_V_full_n, ap_CS_fsm_state6, exitcond_fu_290_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            fifo_config_out_V_V_blk_n <= fifo_config_out_V_V_full_n;
        else 
            fifo_config_out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_config_out_V_V_din_assign_proc : process(fifo_config_in_V_V_dout, fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state6, exitcond_fu_290_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_585_reg_769, grp_kernel_fu_248_fifo_config_out_V_V_din, ap_CS_fsm_state19)
    begin
        if (((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (exitcond_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            fifo_config_out_V_V_din <= fifo_config_in_V_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_585_reg_769 = ap_const_lv1_1))) then 
            fifo_config_out_V_V_din <= grp_kernel_fu_248_fifo_config_out_V_V_din;
        else 
            fifo_config_out_V_V_din <= grp_kernel_fu_248_fifo_config_out_V_V_din;
        end if; 
    end process;


    fifo_config_out_V_V_write_assign_proc : process(fifo_config_in_V_V_empty_n, fifo_config_out_V_V_full_n, ap_CS_fsm_state6, exitcond_fu_290_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_585_reg_769, grp_kernel_fu_248_fifo_config_out_V_V_write, ap_CS_fsm_state19)
    begin
        if (((not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((fifo_config_out_V_V_full_n = ap_const_logic_0) or (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_out_V_V_full_n = ap_const_logic_0)) or ((exitcond_fu_290_p2 = ap_const_lv1_0) and (fifo_config_in_V_V_empty_n = ap_const_logic_0)))) and (exitcond_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            fifo_config_out_V_V_write <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_585_reg_769 = ap_const_lv1_1))) then 
            fifo_config_out_V_V_write <= grp_kernel_fu_248_fifo_config_out_V_V_write;
        else 
            fifo_config_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_cout_V_V_blk_n_assign_proc : process(fifo_cout_V_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, done2_reg_236)
    begin
        if (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_cout_V_V_blk_n <= fifo_cout_V_V_full_n;
        else 
            fifo_cout_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_cout_V_V_din_assign_proc : process(fifo_cin_V_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, done2_reg_236, tmp_585_reg_769, grp_kernel_fu_248_fifo_cout_V_V_din, ap_CS_fsm_state19, ap_block_pp0_stage0_01001)
    begin
        if (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_cout_V_V_din <= fifo_cin_V_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_585_reg_769 = ap_const_lv1_1))) then 
            fifo_cout_V_V_din <= grp_kernel_fu_248_fifo_cout_V_V_din;
        else 
            fifo_cout_V_V_din <= grp_kernel_fu_248_fifo_cout_V_V_din;
        end if; 
    end process;


    fifo_cout_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, done2_reg_236, tmp_585_reg_769, ap_block_pp0_stage0_11001, grp_kernel_fu_248_fifo_cout_V_V_write, ap_CS_fsm_state19)
    begin
        if (((done2_reg_236 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_cout_V_V_write <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_585_reg_769 = ap_const_lv1_1))) then 
            fifo_cout_V_V_write <= grp_kernel_fu_248_fifo_cout_V_V_write;
        else 
            fifo_cout_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_weight_V_V_read_assign_proc : process(tmp_585_reg_769, grp_kernel_fu_248_fifo_weight_V_V_read, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_585_reg_769 = ap_const_lv1_1))) then 
            fifo_weight_V_V_read <= grp_kernel_fu_248_fifo_weight_V_V_read;
        else 
            fifo_weight_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_262_p3 <= fifo_config_in_V_V_dout(2 downto 2);
    grp_kernel_fu_248_ap_start <= grp_kernel_fu_248_ap_start_reg;
    h_10_fu_520_p2 <= std_logic_vector(unsigned(ap_phi_mux_h_phi_fu_217_p4) + unsigned(ap_const_lv32_1));
    h_2_fu_588_p3 <= 
        sel_tmp5_fu_581_p3 when (tmp_382_reg_892(0) = '1') else 
        h_reg_213;
    in_h_iter_fu_616_p2 <= std_logic_vector(unsigned(in_h_iter2_reg_141) + unsigned(LAYER_IN_H_T_V_reg_816));
    in_num_iter_fu_601_p2 <= std_logic_vector(unsigned(in_num_iter5_reg_177) + unsigned(tmp_376_reg_878));
    in_w_iter_fu_611_p2 <= std_logic_vector(unsigned(in_w_iter3_reg_153) + unsigned(LAYER_IN_W_T_V_reg_822));
    layer_iter_fu_295_p2 <= std_logic_vector(unsigned(i_op_assign_reg_130) + unsigned(ap_const_lv32_1));
    lhs_V_11_cast_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_reg_848),34));
    lhs_V_2_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_H_T_V_reg_816),33));
    lhs_V_3_cast_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_5_reg_853),34));
    lhs_V_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_W_T_V_reg_822),33));
    newSel37_fu_678_p3 <= 
        in_h_iter2_reg_141 when (or_cond_fu_662_p2(0) = '1') else 
        newSel_fu_668_p3;
    newSel38_fu_692_p3 <= 
        newSel37_fu_678_p3 when (or_cond8_fu_686_p2(0) = '1') else 
        ap_const_lv32_0;
    newSel39_fu_700_p3 <= 
        in_w_iter_reg_937 when (sel_tmp23_fu_657_p2(0) = '1') else 
        in_w_iter3_reg_153;
    newSel40_fu_707_p3 <= 
        in_w_iter3_reg_153 when (tmp_385_reg_949(0) = '1') else 
        ap_const_lv32_0;
    newSel41_fu_714_p3 <= 
        newSel39_fu_700_p3 when (or_cond_fu_662_p2(0) = '1') else 
        newSel40_fu_707_p3;
    newSel42_fu_722_p3 <= 
        ap_const_lv32_0 when (sel_tmp23_fu_657_p2(0) = '1') else 
        out_num_iter_reg_931;
    newSel43_fu_729_p3 <= 
        out_num_iter4_reg_165 when (tmp_385_reg_949(0) = '1') else 
        ap_const_lv32_0;
    newSel44_fu_736_p3 <= 
        newSel42_fu_722_p3 when (or_cond_fu_662_p2(0) = '1') else 
        newSel43_fu_729_p3;
    newSel45_fu_744_p3 <= 
        in_num_iter_reg_925 when (tmp_385_reg_949(0) = '1') else 
        ap_const_lv32_0;
    newSel46_fu_750_p3 <= 
        ap_const_lv32_0 when (or_cond_fu_662_p2(0) = '1') else 
        newSel45_fu_744_p3;
    newSel_fu_668_p3 <= 
        in_h_iter2_reg_141 when (tmp_385_reg_949(0) = '1') else 
        in_h_iter_reg_943;
    o_11_fu_542_p2 <= std_logic_vector(unsigned(o_reg_201) + unsigned(ap_const_lv32_1));
    o_3_fu_574_p3 <= 
        sel_tmp1_fu_566_p3 when (tmp_382_reg_892(0) = '1') else 
        o_reg_201;
    or_cond4_fu_494_p2 <= (tmp_588_reg_843 and tmp_381_fu_488_p2);
    or_cond7_fu_674_p2 <= (tmp_388_reg_971 or tmp_385_reg_949);
    or_cond8_fu_686_p2 <= (or_cond_fu_662_p2 or or_cond7_fu_674_p2);
    or_cond_63_fu_499_p2 <= (tmp_380_fu_482_p2 or or_cond4_fu_494_p2);
    or_cond_fu_662_p2 <= (sel_tmp23_fu_657_p2 or sel_tmp18_fu_642_p2);
    out_num_iter_fu_606_p2 <= std_logic_vector(unsigned(out_num_iter4_reg_165) + unsigned(tmp_377_reg_883));
    p_s_fu_553_p3 <= 
        ap_const_lv32_0 when (tmp_384_fu_548_p2(0) = '1') else 
        o_11_fu_542_p2;
    ret_V_27_fu_431_p2 <= std_logic_vector(signed(ap_const_lv34_3FFFFFFFF) + signed(lhs_V_11_cast_fu_428_p1));
    ret_V_5_fu_415_p2 <= std_logic_vector(unsigned(rhs_V_fu_403_p1) + unsigned(lhs_V_2_fu_412_p1));
    ret_V_6_fu_440_p2 <= std_logic_vector(signed(ap_const_lv34_3FFFFFFFF) + signed(lhs_V_3_cast_fu_437_p1));
    ret_V_fu_406_p2 <= std_logic_vector(unsigned(rhs_V_fu_403_p1) + unsigned(lhs_V_fu_400_p1));
    rhs_V_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(FILTER_S_reg_828),33));
    sel_tmp17_fu_637_p2 <= (tmp_385_reg_949 xor ap_const_lv1_1);
    sel_tmp18_fu_642_p2 <= (tmp_386_reg_960 and sel_tmp17_fu_637_p2);
    sel_tmp1_fu_566_p3 <= 
        p_s_fu_553_p3 when (sel_tmp_fu_561_p2(0) = '1') else 
        o_reg_201;
    sel_tmp22_demorgan_fu_647_p2 <= (tmp_386_reg_960 or tmp_385_reg_949);
    sel_tmp22_fu_651_p2 <= (sel_tmp22_demorgan_fu_647_p2 xor ap_const_lv1_1);
    sel_tmp23_fu_657_p2 <= (tmp_387_reg_966 and sel_tmp22_fu_651_p2);
    sel_tmp5_fu_581_p3 <= 
        ap_const_lv32_0 when (sel_tmp_fu_561_p2(0) = '1') else 
        h_10_reg_899;
    sel_tmp_fu_561_p2 <= (tmp_383_fu_537_p2 and tmp_382_reg_892);
    tmp_374_fu_421_p3 <= (tmp_reg_833 & ap_const_lv1_0);
    tmp_375_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_7_reg_838),32));
    tmp_376_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_NUM_T_V_reg_806),32));
    tmp_377_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_OUT_NUM_T_V_reg_811),32));
    tmp_379_fu_474_p3 <= (tmp_508_fu_464_p4 & tmp_s_fu_459_p2);
    tmp_380_fu_482_p2 <= "1" when (tmp_379_fu_474_p3 = ap_const_lv32_0) else "0";
    tmp_381_fu_488_p2 <= "1" when (out_num_iter4_reg_165 = ap_const_lv32_0) else "0";
    tmp_382_fu_515_p2 <= "1" when (tmp_428_cast_fu_511_p1 = ret_V_27_reg_863) else "0";
    tmp_383_fu_537_p2 <= "1" when (tmp_431_cast_fu_534_p1 = ret_V_6_reg_868) else "0";
    tmp_384_fu_548_p2 <= "1" when (o_11_fu_542_p2 = tmp_375_reg_873) else "0";
    tmp_385_fu_621_p2 <= "1" when (unsigned(in_num_iter_reg_925) < unsigned(LAYER_IN_NUM_V_reg_781)) else "0";
    tmp_386_fu_625_p2 <= "1" when (unsigned(out_num_iter_reg_931) < unsigned(LAYER_OUT_NUM_V_reg_786)) else "0";
    tmp_387_fu_629_p2 <= "1" when (unsigned(in_w_iter_reg_937) < unsigned(LAYER_IN_W_V_reg_796)) else "0";
    tmp_388_fu_633_p2 <= "1" when (unsigned(in_h_iter_reg_943) < unsigned(LAYER_IN_H_V_reg_791)) else "0";
        tmp_428_cast_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_10_fu_505_p2),34));

        tmp_431_cast_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(h_10_reg_899),34));

    tmp_508_fu_464_p4 <= out_num_iter4_reg_165(31 downto 3);
    tmp_589_fu_455_p1 <= out_num_iter4_reg_165(3 - 1 downto 0);
    tmp_s_fu_459_p2 <= (tmp_589_fu_455_p1 or tmp_374_reg_858);
    w_10_fu_505_p2 <= std_logic_vector(unsigned(w_reg_225) + unsigned(ap_const_lv32_1));
    w_1_fu_526_p3 <= 
        ap_const_lv32_0 when (tmp_382_fu_515_p2(0) = '1') else 
        w_10_fu_505_p2;
end behav;
