// Seed: 1265254320
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output supply1 id_10;
  output wire id_9;
  inout wire id_8;
  assign module_1.id_1 = 0;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = id_6 !=? id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_9 = 32'd36
) (
    input tri1 id_0,
    output wand id_1,
    input uwire _id_2,
    output tri0 id_3,
    input wand id_4,
    output supply1 id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    input supply1 _id_9,
    output tri id_10
);
  assign id_10 = id_4;
  assign id_10 = -1;
  wire [id_2 : id_9] id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_3 = -1;
endmodule
