--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Games\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml topModule.twx topModule.ncd -o topModule.twr topModule.pcf
-ucf vgaUcf.ucf

Design file:              topModule.ncd
Physical constraint file: topModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24504 paths analyzed, 752 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.453ns.
--------------------------------------------------------------------------------

Paths for end point check (SLICE_X68Y81.CE), 4963 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.778 - 0.829)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y91.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X66Y76.A1      net (fanout=11)       1.518   newp1POSX<2>
    SLICE_X66Y76.A       Tilo                  0.124   Mmux_GND_6_o_X_6_o_Mux_94_o_172
                                                       Msub_n0621_Madd_xor<5>11
    SLICE_X70Y91.D1      net (fanout=55)       1.769   n0621<5>
    SLICE_X70Y91.BMUX    Topdb                 0.658   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_15
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_13_f7
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X68Y84.A1      net (fanout=2)        1.040   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X68Y84.A       Tilo                  0.124   n0636<4>
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_10_f8_SW0
    SLICE_X68Y81.D1      net (fanout=2)        0.965   N95
    SLICE_X68Y81.D       Tilo                  0.124   check
                                                       n0621<11>6_SW1
    SLICE_X68Y82.A1      net (fanout=1)        0.815   N120
    SLICE_X68Y82.A       Tilo                  0.124   colCounter1<1>
                                                       n0621<11>7
    SLICE_X69Y81.B2      net (fanout=2)        0.807   GND_6_o_X_6_o_Mux_94_o
    SLICE_X69Y81.B       Tilo                  0.124   _n1065
                                                       _n1130_inv1
    SLICE_X68Y81.CE      net (fanout=1)        0.379   _n1130_inv
    SLICE_X68Y81.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.367ns (2.074ns logic, 7.293ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.778 - 0.829)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y91.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X66Y76.A1      net (fanout=11)       1.518   newp1POSX<2>
    SLICE_X66Y76.A       Tilo                  0.124   Mmux_GND_6_o_X_6_o_Mux_94_o_172
                                                       Msub_n0621_Madd_xor<5>11
    SLICE_X70Y91.C1      net (fanout=55)       1.750   n0621<5>
    SLICE_X70Y91.BMUX    Topcb                 0.664   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_142
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_13_f7
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X68Y84.A1      net (fanout=2)        1.040   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X68Y84.A       Tilo                  0.124   n0636<4>
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_10_f8_SW0
    SLICE_X68Y81.D1      net (fanout=2)        0.965   N95
    SLICE_X68Y81.D       Tilo                  0.124   check
                                                       n0621<11>6_SW1
    SLICE_X68Y82.A1      net (fanout=1)        0.815   N120
    SLICE_X68Y82.A       Tilo                  0.124   colCounter1<1>
                                                       n0621<11>7
    SLICE_X69Y81.B2      net (fanout=2)        0.807   GND_6_o_X_6_o_Mux_94_o
    SLICE_X69Y81.B       Tilo                  0.124   _n1065
                                                       _n1130_inv1
    SLICE_X68Y81.CE      net (fanout=1)        0.379   _n1130_inv
    SLICE_X68Y81.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.354ns (2.080ns logic, 7.274ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM6 (RAM)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (0.778 - 0.954)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM6 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y18.DOBDO10 Trcko_DOB             2.454   mm/Mram_RAM6
                                                       mm/Mram_RAM6
    SLICE_X70Y91.A4      net (fanout=3)        1.428   ramDataOCheck<29>
    SLICE_X70Y91.BMUX    Topab                 0.621   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_132
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_12_f7_0
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X68Y84.A1      net (fanout=2)        1.040   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X68Y84.A       Tilo                  0.124   n0636<4>
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_10_f8_SW0
    SLICE_X68Y81.D1      net (fanout=2)        0.965   N95
    SLICE_X68Y81.D       Tilo                  0.124   check
                                                       n0621<11>6_SW1
    SLICE_X68Y82.A1      net (fanout=1)        0.815   N120
    SLICE_X68Y82.A       Tilo                  0.124   colCounter1<1>
                                                       n0621<11>7
    SLICE_X69Y81.B2      net (fanout=2)        0.807   GND_6_o_X_6_o_Mux_94_o
    SLICE_X69Y81.B       Tilo                  0.124   _n1065
                                                       _n1130_inv1
    SLICE_X68Y81.CE      net (fanout=1)        0.379   _n1130_inv
    SLICE_X68Y81.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (3.776ns logic, 5.434ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point checkP2 (SLICE_X72Y80.CE), 4315 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp2POSX_4 (FF)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.272ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.159 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp2POSX_4 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y88.CQ      Tcko                  0.456   newp2POSX<5>
                                                       newp2POSX_4
    SLICE_X72Y75.C4      net (fanout=63)       1.615   newp2POSX<4>
    SLICE_X72Y75.C       Tilo                  0.124   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_172
                                                       Madd_n0636_xor<5>11
    SLICE_X73Y90.D1      net (fanout=55)       1.983   n0636<5>
    SLICE_X73Y90.BMUX    Topdb                 0.658   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_15
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_13_f7
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
    SLICE_X74Y83.A1      net (fanout=2)        1.065   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
    SLICE_X74Y83.A       Tilo                  0.124   N99
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_10_f8_SW1
    SLICE_X73Y78.C1      net (fanout=2)        1.129   N99
    SLICE_X73Y78.C       Tilo                  0.124   n0636<11>5
                                                       n0636<11>6_SW0
    SLICE_X73Y80.C4      net (fanout=1)        0.574   N122
    SLICE_X73Y80.C       Tilo                  0.124   _n1149_inv
                                                       n0636<11>7
    SLICE_X73Y80.D4      net (fanout=2)        0.446   newp2POSX[11]_X_6_o_Mux_119_o
    SLICE_X73Y80.D       Tilo                  0.124   _n1149_inv
                                                       _n1149_inv1
    SLICE_X72Y80.CE      net (fanout=1)        0.521   _n1149_inv
    SLICE_X72Y80.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.939ns logic, 7.333ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp2POSX_4 (FF)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.226ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.159 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp2POSX_4 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y88.CQ      Tcko                  0.456   newp2POSX<5>
                                                       newp2POSX_4
    SLICE_X72Y75.C4      net (fanout=63)       1.615   newp2POSX<4>
    SLICE_X72Y75.C       Tilo                  0.124   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_172
                                                       Madd_n0636_xor<5>11
    SLICE_X73Y90.A2      net (fanout=55)       1.968   n0636<5>
    SLICE_X73Y90.BMUX    Topab                 0.627   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_132
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_12_f7_0
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
    SLICE_X74Y83.A1      net (fanout=2)        1.065   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
    SLICE_X74Y83.A       Tilo                  0.124   N99
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_10_f8_SW1
    SLICE_X73Y78.C1      net (fanout=2)        1.129   N99
    SLICE_X73Y78.C       Tilo                  0.124   n0636<11>5
                                                       n0636<11>6_SW0
    SLICE_X73Y80.C4      net (fanout=1)        0.574   N122
    SLICE_X73Y80.C       Tilo                  0.124   _n1149_inv
                                                       n0636<11>7
    SLICE_X73Y80.D4      net (fanout=2)        0.446   newp2POSX[11]_X_6_o_Mux_119_o
    SLICE_X73Y80.D       Tilo                  0.124   _n1149_inv
                                                       _n1149_inv1
    SLICE_X72Y80.CE      net (fanout=1)        0.521   _n1149_inv
    SLICE_X72Y80.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      9.226ns (1.908ns logic, 7.318ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp2POSX_4 (FF)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.220ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.159 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp2POSX_4 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y88.CQ      Tcko                  0.456   newp2POSX<5>
                                                       newp2POSX_4
    SLICE_X72Y75.C4      net (fanout=63)       1.615   newp2POSX<4>
    SLICE_X72Y75.C       Tilo                  0.124   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_172
                                                       Madd_n0636_xor<5>11
    SLICE_X73Y90.B2      net (fanout=55)       1.967   n0636<5>
    SLICE_X73Y90.BMUX    Topbb                 0.622   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_141
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_12_f7_0
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
    SLICE_X74Y83.A1      net (fanout=2)        1.065   Mmux_newp2POSX[11]_X_6_o_Mux_119_o_11_f8
    SLICE_X74Y83.A       Tilo                  0.124   N99
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_119_o_10_f8_SW1
    SLICE_X73Y78.C1      net (fanout=2)        1.129   N99
    SLICE_X73Y78.C       Tilo                  0.124   n0636<11>5
                                                       n0636<11>6_SW0
    SLICE_X73Y80.C4      net (fanout=1)        0.574   N122
    SLICE_X73Y80.C       Tilo                  0.124   _n1149_inv
                                                       n0636<11>7
    SLICE_X73Y80.D4      net (fanout=2)        0.446   newp2POSX[11]_X_6_o_Mux_119_o
    SLICE_X73Y80.D       Tilo                  0.124   _n1149_inv
                                                       _n1149_inv1
    SLICE_X72Y80.CE      net (fanout=1)        0.521   _n1149_inv
    SLICE_X72Y80.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      9.220ns (1.903ns logic, 7.317ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point colCounter1_0 (SLICE_X68Y82.B3), 1994 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          colCounter1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.780 - 0.829)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to colCounter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y91.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X67Y85.B1      net (fanout=11)       1.412   newp1POSX<2>
    SLICE_X67Y85.B       Tilo                  0.124   n0620<4>
                                                       Madd_n0620_xor<4>11
    SLICE_X71Y64.A1      net (fanout=55)       2.300   n0620<4>
    SLICE_X71Y64.BMUX    Topab                 0.627   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f81
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_148
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_13_f7_3
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f8_0
    SLICE_X68Y76.B2      net (fanout=1)        1.369   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f81
    SLICE_X68Y76.B       Tilo                  0.124   n0620<11>3
                                                       n0620<11>3
    SLICE_X69Y81.A2      net (fanout=1)        1.484   n0620<11>3
    SLICE_X69Y81.A       Tilo                  0.124   _n1065
                                                       n0620<11>7
    SLICE_X68Y82.B3      net (fanout=2)        0.650   newp1POSX[11]_X_6_o_Mux_92_o
    SLICE_X68Y82.CLK     Tas                   0.093   colCounter1<1>
                                                       Mmux__n096711
                                                       colCounter1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.898ns (1.683ns logic, 7.215ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          colCounter1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.895ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.780 - 0.829)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to colCounter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y91.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X67Y85.B1      net (fanout=11)       1.412   newp1POSX<2>
    SLICE_X67Y85.B       Tilo                  0.124   n0620<4>
                                                       Madd_n0620_xor<4>11
    SLICE_X71Y64.B1      net (fanout=55)       2.302   n0620<4>
    SLICE_X71Y64.BMUX    Topbb                 0.622   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f81
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_155
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_13_f7_3
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f8_0
    SLICE_X68Y76.B2      net (fanout=1)        1.369   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f81
    SLICE_X68Y76.B       Tilo                  0.124   n0620<11>3
                                                       n0620<11>3
    SLICE_X69Y81.A2      net (fanout=1)        1.484   n0620<11>3
    SLICE_X69Y81.A       Tilo                  0.124   _n1065
                                                       n0620<11>7
    SLICE_X68Y82.B3      net (fanout=2)        0.650   newp1POSX[11]_X_6_o_Mux_92_o
    SLICE_X68Y82.CLK     Tas                   0.093   colCounter1<1>
                                                       Mmux__n096711
                                                       colCounter1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.895ns (1.678ns logic, 7.217ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM4 (RAM)
  Destination:          colCounter1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.780 - 0.947)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM4 to colCounter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO25 Trcko_DOB             2.454   mm/Mram_RAM4
                                                       mm/Mram_RAM4
    SLICE_X71Y64.C3      net (fanout=3)        1.512   ramDataOCheck<86>
    SLICE_X71Y64.BMUX    Topcb                 0.665   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f81
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_156
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_14_f7_0
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f8_0
    SLICE_X68Y76.B2      net (fanout=1)        1.369   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f81
    SLICE_X68Y76.B       Tilo                  0.124   n0620<11>3
                                                       n0620<11>3
    SLICE_X69Y81.A2      net (fanout=1)        1.484   n0620<11>3
    SLICE_X69Y81.A       Tilo                  0.124   _n1065
                                                       n0620<11>7
    SLICE_X68Y82.B3      net (fanout=2)        0.650   newp1POSX[11]_X_6_o_Mux_92_o
    SLICE_X68Y82.CLK     Tas                   0.093   colCounter1<1>
                                                       Mmux__n096711
                                                       colCounter1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.475ns (3.460ns logic, 5.015ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point finish1_1 (SLICE_X66Y98.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               finishNext1_1 (FF)
  Destination:          finish1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: finishNext1_1 to finish1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y98.DQ      Tcko                  0.141   finishNext1<1>
                                                       finishNext1_1
    SLICE_X66Y98.BX      net (fanout=1)        0.112   finishNext1<1>
    SLICE_X66Y98.CLK     Tckdi       (-Th)     0.053   _n1000_inv
                                                       finish1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (0.088ns logic, 0.112ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point finish2_1 (SLICE_X70Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               finishNext2_1 (FF)
  Destination:          finish2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: finishNext2_1 to finish2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y99.DQ      Tcko                  0.164   finishNext2<1>
                                                       finishNext2_1
    SLICE_X70Y99.BX      net (fanout=1)        0.112   finishNext2<1>
    SLICE_X70Y99.CLK     Tckdi       (-Th)     0.052   finishNext2<1>
                                                       finish2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.112ns logic, 0.112ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point enableRead (SLICE_X78Y121.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_1s_10 (FF)
  Destination:          enableRead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_1s_10 to enableRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y121.CQ     Tcko                  0.141   cnt_1s<11>
                                                       cnt_1s_10
    SLICE_X78Y121.B6     net (fanout=2)        0.065   cnt_1s<10>
    SLICE_X78Y121.B      Tilo                  0.045   enableRead
                                                       GND_6_o_GND_6_o_equal_153_o<27>3
    SLICE_X78Y121.C6     net (fanout=2)        0.065   GND_6_o_GND_6_o_equal_153_o<27>2
    SLICE_X78Y121.CLK    Tah         (-Th)     0.076   enableRead
                                                       GND_6_o_GND_6_o_equal_153_o<27>6
                                                       enableRead
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.110ns logic, 0.130ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_1s_8 (FF)
  Destination:          enableRead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_1s_8 to enableRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y121.AQ     Tcko                  0.141   cnt_1s<11>
                                                       cnt_1s_8
    SLICE_X78Y121.B5     net (fanout=2)        0.102   cnt_1s<8>
    SLICE_X78Y121.B      Tilo                  0.045   enableRead
                                                       GND_6_o_GND_6_o_equal_153_o<27>3
    SLICE_X78Y121.C6     net (fanout=2)        0.065   GND_6_o_GND_6_o_equal_153_o<27>2
    SLICE_X78Y121.CLK    Tah         (-Th)     0.076   enableRead
                                                       GND_6_o_GND_6_o_equal_153_o<27>6
                                                       enableRead
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.110ns logic, 0.167ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_1s_7 (FF)
  Destination:          enableRead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.074 - 0.062)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_1s_7 to enableRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y120.DQ     Tcko                  0.141   cnt_1s<7>
                                                       cnt_1s_7
    SLICE_X78Y121.B4     net (fanout=2)        0.204   cnt_1s<7>
    SLICE_X78Y121.B      Tilo                  0.045   enableRead
                                                       GND_6_o_GND_6_o_equal_153_o<27>3
    SLICE_X78Y121.C6     net (fanout=2)        0.065   GND_6_o_GND_6_o_equal_153_o<27>2
    SLICE_X78Y121.CLK    Tah         (-Th)     0.076   enableRead
                                                       GND_6_o_GND_6_o_equal_153_o<27>6
                                                       enableRead
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.110ns logic, 0.269ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: mm/Mram_RAM1/CLKARDCLKL
  Logical resource: mm/Mram_RAM1/CLKARDCLKL
  Location pin: RAMB36_X2Y14.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: mm/Mram_RAM1/CLKARDCLKU
  Logical resource: mm/Mram_RAM1/CLKARDCLKU
  Location pin: RAMB36_X2Y14.CLKARDCLKU
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: mm/Mram_RAM1/CLKBWRCLKL
  Logical resource: mm/Mram_RAM1/CLKBWRCLKL
  Location pin: RAMB36_X2Y14.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.453|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24504 paths, 0 nets, and 3612 connections

Design statistics:
   Minimum period:   9.453ns{1}   (Maximum frequency: 105.787MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 25 15:06:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



