-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
-- Date        : Sat Jun 26 08:22:32 2021
-- Host        : dtvc25-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
-- Command     : write_vhdl -force -mode funcsim
--               /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ip/design_1_Risc_32_bit_fpga_0_0/design_1_Risc_32_bit_fpga_0_0_sim_netlist.vhdl
-- Design      : design_1_Risc_32_bit_fpga_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_ALU is
  port (
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_ALU_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_ALU_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_ALU_out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_ALU_out_reg[2]\ : out STD_LOGIC;
    \mem_ALU_out_reg[3]\ : out STD_LOGIC;
    \mem_ALU_out_reg[4]\ : out STD_LOGIC;
    \mem_ALU_out_reg[5]\ : out STD_LOGIC;
    \mem_ALU_out_reg[6]\ : out STD_LOGIC;
    \mem_ALU_out_reg[7]\ : out STD_LOGIC;
    \mem_ALU_out_reg[8]\ : out STD_LOGIC;
    \mem_ALU_out_reg[9]\ : out STD_LOGIC;
    \mem_ALU_out_reg[10]\ : out STD_LOGIC;
    \mem_ALU_out_reg[11]\ : out STD_LOGIC;
    \mem_ALU_out_reg[12]\ : out STD_LOGIC;
    \mem_ALU_out_reg[13]\ : out STD_LOGIC;
    \mem_ALU_out_reg[14]\ : out STD_LOGIC;
    \mem_ALU_out_reg[15]\ : out STD_LOGIC;
    \mem_ALU_out_reg[16]\ : out STD_LOGIC;
    \mem_ALU_out_reg[17]\ : out STD_LOGIC;
    \mem_ALU_out_reg[18]\ : out STD_LOGIC;
    \mem_ALU_out_reg[19]\ : out STD_LOGIC;
    \mem_ALU_out_reg[20]\ : out STD_LOGIC;
    \mem_ALU_out_reg[21]\ : out STD_LOGIC;
    \mem_ALU_out_reg[22]\ : out STD_LOGIC;
    \mem_ALU_out_reg[23]\ : out STD_LOGIC;
    \mem_ALU_out_reg[24]\ : out STD_LOGIC;
    \mem_ALU_out_reg[25]\ : out STD_LOGIC;
    \mem_ALU_out_reg[26]\ : out STD_LOGIC;
    \mem_ALU_out_reg[27]\ : out STD_LOGIC;
    \mem_ALU_out_reg[28]\ : out STD_LOGIC;
    \mem_ALU_out_reg[29]\ : out STD_LOGIC;
    \mem_ALU_out_reg[30]\ : out STD_LOGIC;
    \mem_ALU_out_reg[31]\ : out STD_LOGIC;
    ALU_DataA : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_ASel_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_ASel_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_ASel_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_ASel_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_ASel_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_ASel_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_ASel_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_ALU : entity is "ALU";
end design_1_Risc_32_bit_fpga_0_0_ALU;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_ALU is
  signal \alu_result0__187_carry__0_n_0\ : STD_LOGIC;
  signal \alu_result0__187_carry__0_n_1\ : STD_LOGIC;
  signal \alu_result0__187_carry__0_n_2\ : STD_LOGIC;
  signal \alu_result0__187_carry__0_n_3\ : STD_LOGIC;
  signal \alu_result0__187_carry__1_n_0\ : STD_LOGIC;
  signal \alu_result0__187_carry__1_n_1\ : STD_LOGIC;
  signal \alu_result0__187_carry__1_n_2\ : STD_LOGIC;
  signal \alu_result0__187_carry__1_n_3\ : STD_LOGIC;
  signal \alu_result0__187_carry__2_n_1\ : STD_LOGIC;
  signal \alu_result0__187_carry__2_n_2\ : STD_LOGIC;
  signal \alu_result0__187_carry__2_n_3\ : STD_LOGIC;
  signal \alu_result0__187_carry_n_0\ : STD_LOGIC;
  signal \alu_result0__187_carry_n_1\ : STD_LOGIC;
  signal \alu_result0__187_carry_n_2\ : STD_LOGIC;
  signal \alu_result0__187_carry_n_3\ : STD_LOGIC;
  signal \alu_result0__203_carry__0_n_0\ : STD_LOGIC;
  signal \alu_result0__203_carry__0_n_1\ : STD_LOGIC;
  signal \alu_result0__203_carry__0_n_2\ : STD_LOGIC;
  signal \alu_result0__203_carry__0_n_3\ : STD_LOGIC;
  signal \alu_result0__203_carry__1_n_0\ : STD_LOGIC;
  signal \alu_result0__203_carry__1_n_1\ : STD_LOGIC;
  signal \alu_result0__203_carry__1_n_2\ : STD_LOGIC;
  signal \alu_result0__203_carry__1_n_3\ : STD_LOGIC;
  signal \alu_result0__203_carry__2_n_1\ : STD_LOGIC;
  signal \alu_result0__203_carry__2_n_2\ : STD_LOGIC;
  signal \alu_result0__203_carry__2_n_3\ : STD_LOGIC;
  signal \alu_result0__203_carry_n_0\ : STD_LOGIC;
  signal \alu_result0__203_carry_n_1\ : STD_LOGIC;
  signal \alu_result0__203_carry_n_2\ : STD_LOGIC;
  signal \alu_result0__203_carry_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry__0_n_0\ : STD_LOGIC;
  signal \alu_result0__93_carry__0_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry__0_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry__0_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry__1_n_0\ : STD_LOGIC;
  signal \alu_result0__93_carry__1_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry__1_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry__1_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry__2_n_0\ : STD_LOGIC;
  signal \alu_result0__93_carry__2_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry__2_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry__2_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry__3_n_0\ : STD_LOGIC;
  signal \alu_result0__93_carry__3_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry__3_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry__3_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry__4_n_0\ : STD_LOGIC;
  signal \alu_result0__93_carry__4_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry__4_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry__4_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry__5_n_0\ : STD_LOGIC;
  signal \alu_result0__93_carry__5_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry__5_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry__5_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry__6_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry__6_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry__6_n_3\ : STD_LOGIC;
  signal \alu_result0__93_carry_n_0\ : STD_LOGIC;
  signal \alu_result0__93_carry_n_1\ : STD_LOGIC;
  signal \alu_result0__93_carry_n_2\ : STD_LOGIC;
  signal \alu_result0__93_carry_n_3\ : STD_LOGIC;
  signal \alu_result0_carry__0_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__0_n_1\ : STD_LOGIC;
  signal \alu_result0_carry__0_n_2\ : STD_LOGIC;
  signal \alu_result0_carry__0_n_3\ : STD_LOGIC;
  signal \alu_result0_carry__1_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__1_n_1\ : STD_LOGIC;
  signal \alu_result0_carry__1_n_2\ : STD_LOGIC;
  signal \alu_result0_carry__1_n_3\ : STD_LOGIC;
  signal \alu_result0_carry__2_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_n_1\ : STD_LOGIC;
  signal \alu_result0_carry__2_n_2\ : STD_LOGIC;
  signal \alu_result0_carry__2_n_3\ : STD_LOGIC;
  signal \alu_result0_carry__3_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_n_1\ : STD_LOGIC;
  signal \alu_result0_carry__3_n_2\ : STD_LOGIC;
  signal \alu_result0_carry__3_n_3\ : STD_LOGIC;
  signal \alu_result0_carry__4_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__4_n_1\ : STD_LOGIC;
  signal \alu_result0_carry__4_n_2\ : STD_LOGIC;
  signal \alu_result0_carry__4_n_3\ : STD_LOGIC;
  signal \alu_result0_carry__5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__5_n_1\ : STD_LOGIC;
  signal \alu_result0_carry__5_n_2\ : STD_LOGIC;
  signal \alu_result0_carry__5_n_3\ : STD_LOGIC;
  signal \alu_result0_carry__6_n_1\ : STD_LOGIC;
  signal \alu_result0_carry__6_n_2\ : STD_LOGIC;
  signal \alu_result0_carry__6_n_3\ : STD_LOGIC;
  signal alu_result0_carry_n_0 : STD_LOGIC;
  signal alu_result0_carry_n_1 : STD_LOGIC;
  signal alu_result0_carry_n_2 : STD_LOGIC;
  signal alu_result0_carry_n_3 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_alu_result0__187_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__187_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__187_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__187_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__203_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__203_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__203_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__203_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_result0__93_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alu_result0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_ALU_out[10]_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mem_ALU_out[11]_i_9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mem_ALU_out[12]_i_8\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mem_ALU_out[13]_i_9\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mem_ALU_out[14]_i_8\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mem_ALU_out[15]_i_9\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mem_ALU_out[16]_i_8\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mem_ALU_out[17]_i_9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mem_ALU_out[18]_i_8\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_10\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mem_ALU_out[20]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mem_ALU_out[21]_i_7\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mem_ALU_out[22]_i_7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mem_ALU_out[23]_i_7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mem_ALU_out[24]_i_7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mem_ALU_out[25]_i_7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mem_ALU_out[26]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_ALU_out[27]_i_9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_ALU_out[28]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_ALU_out[29]_i_10\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_ALU_out[2]_i_8\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mem_ALU_out[30]_i_9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mem_ALU_out[31]_i_11\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mem_ALU_out[3]_i_10\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mem_ALU_out[4]_i_9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mem_ALU_out[5]_i_9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mem_ALU_out[6]_i_8\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mem_ALU_out[7]_i_9\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mem_ALU_out[8]_i_8\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mem_ALU_out[9]_i_9\ : label is "soft_lutpair3";
begin
\alu_result0__187_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_result0__187_carry_n_0\,
      CO(2) => \alu_result0__187_carry_n_1\,
      CO(1) => \alu_result0__187_carry_n_2\,
      CO(0) => \alu_result0__187_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__187_carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_DataB_reg[6]\(3 downto 0)
    );
\alu_result0__187_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__187_carry_n_0\,
      CO(3) => \alu_result0__187_carry__0_n_0\,
      CO(2) => \alu_result0__187_carry__0_n_1\,
      CO(1) => \alu_result0__187_carry__0_n_2\,
      CO(0) => \alu_result0__187_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ex_DataB_reg[14]\(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__187_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_DataB_reg[14]_0\(3 downto 0)
    );
\alu_result0__187_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__187_carry__0_n_0\,
      CO(3) => \alu_result0__187_carry__1_n_0\,
      CO(2) => \alu_result0__187_carry__1_n_1\,
      CO(1) => \alu_result0__187_carry__1_n_2\,
      CO(0) => \alu_result0__187_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ex_inst_reg[31]\(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__187_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_inst_reg[31]_0\(3 downto 0)
    );
\alu_result0__187_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__187_carry__1_n_0\,
      CO(3) => \mem_ALU_out_reg[0]\(0),
      CO(2) => \alu_result0__187_carry__2_n_1\,
      CO(1) => \alu_result0__187_carry__2_n_2\,
      CO(0) => \alu_result0__187_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ex_inst_reg[31]_1\(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__187_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_inst_reg[31]_2\(3 downto 0)
    );
\alu_result0__203_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_result0__203_carry_n_0\,
      CO(2) => \alu_result0__203_carry_n_1\,
      CO(1) => \alu_result0__203_carry_n_2\,
      CO(0) => \alu_result0__203_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ex_DataB_reg[6]_0\(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__203_carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_DataB_reg[6]_1\(3 downto 0)
    );
\alu_result0__203_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__203_carry_n_0\,
      CO(3) => \alu_result0__203_carry__0_n_0\,
      CO(2) => \alu_result0__203_carry__0_n_1\,
      CO(1) => \alu_result0__203_carry__0_n_2\,
      CO(0) => \alu_result0__203_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ex_DataB_reg[14]_1\(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__203_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_DataB_reg[14]_2\(3 downto 0)
    );
\alu_result0__203_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__203_carry__0_n_0\,
      CO(3) => \alu_result0__203_carry__1_n_0\,
      CO(2) => \alu_result0__203_carry__1_n_1\,
      CO(1) => \alu_result0__203_carry__1_n_2\,
      CO(0) => \alu_result0__203_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ex_inst_reg[31]_3\(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__203_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_inst_reg[31]_4\(3 downto 0)
    );
\alu_result0__203_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__203_carry__1_n_0\,
      CO(3) => \mem_ALU_out_reg[0]_0\(0),
      CO(2) => \alu_result0__203_carry__2_n_1\,
      CO(1) => \alu_result0__203_carry__2_n_2\,
      CO(0) => \alu_result0__203_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ex_inst_reg[31]_5\(3 downto 0),
      O(3 downto 0) => \NLW_alu_result0__203_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ex_inst_reg[31]_6\(3 downto 0)
    );
\alu_result0__93_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_result0__93_carry_n_0\,
      CO(2) => \alu_result0__93_carry_n_1\,
      CO(1) => \alu_result0__93_carry_n_2\,
      CO(0) => \alu_result0__93_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => ALU_DataA(3 downto 0),
      O(3 downto 2) => data1(3 downto 2),
      O(1 downto 0) => \mem_ALU_out_reg[1]\(1 downto 0),
      S(3 downto 0) => \ex_pc_reg[3]\(3 downto 0)
    );
\alu_result0__93_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__93_carry_n_0\,
      CO(3) => \alu_result0__93_carry__0_n_0\,
      CO(2) => \alu_result0__93_carry__0_n_1\,
      CO(1) => \alu_result0__93_carry__0_n_2\,
      CO(0) => \alu_result0__93_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(7 downto 4),
      O(3 downto 0) => data1(7 downto 4),
      S(3 downto 0) => \ex_pc_reg[7]\(3 downto 0)
    );
\alu_result0__93_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__93_carry__0_n_0\,
      CO(3) => \alu_result0__93_carry__1_n_0\,
      CO(2) => \alu_result0__93_carry__1_n_1\,
      CO(1) => \alu_result0__93_carry__1_n_2\,
      CO(0) => \alu_result0__93_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(11 downto 8),
      O(3 downto 0) => data1(11 downto 8),
      S(3 downto 0) => \ex_pc_reg[11]\(3 downto 0)
    );
\alu_result0__93_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__93_carry__1_n_0\,
      CO(3) => \alu_result0__93_carry__2_n_0\,
      CO(2) => \alu_result0__93_carry__2_n_1\,
      CO(1) => \alu_result0__93_carry__2_n_2\,
      CO(0) => \alu_result0__93_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(15 downto 12),
      O(3 downto 0) => data1(15 downto 12),
      S(3 downto 0) => \ex_pc_reg[15]\(3 downto 0)
    );
\alu_result0__93_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__93_carry__2_n_0\,
      CO(3) => \alu_result0__93_carry__3_n_0\,
      CO(2) => \alu_result0__93_carry__3_n_1\,
      CO(1) => \alu_result0__93_carry__3_n_2\,
      CO(0) => \alu_result0__93_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(19 downto 16),
      O(3 downto 0) => data1(19 downto 16),
      S(3 downto 0) => \ex_pc_reg[19]\(3 downto 0)
    );
\alu_result0__93_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__93_carry__3_n_0\,
      CO(3) => \alu_result0__93_carry__4_n_0\,
      CO(2) => \alu_result0__93_carry__4_n_1\,
      CO(1) => \alu_result0__93_carry__4_n_2\,
      CO(0) => \alu_result0__93_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(23 downto 20),
      O(3 downto 0) => data1(23 downto 20),
      S(3 downto 0) => \ex_pc_reg[23]\(3 downto 0)
    );
\alu_result0__93_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__93_carry__4_n_0\,
      CO(3) => \alu_result0__93_carry__5_n_0\,
      CO(2) => \alu_result0__93_carry__5_n_1\,
      CO(1) => \alu_result0__93_carry__5_n_2\,
      CO(0) => \alu_result0__93_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(27 downto 24),
      O(3 downto 0) => data1(27 downto 24),
      S(3 downto 0) => \ex_pc_reg[27]\(3 downto 0)
    );
\alu_result0__93_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0__93_carry__5_n_0\,
      CO(3) => \NLW_alu_result0__93_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \alu_result0__93_carry__6_n_1\,
      CO(1) => \alu_result0__93_carry__6_n_2\,
      CO(0) => \alu_result0__93_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ALU_DataA(30 downto 28),
      O(3 downto 0) => data1(31 downto 28),
      S(3 downto 0) => \ex_pc_reg[31]\(3 downto 0)
    );
alu_result0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => alu_result0_carry_n_0,
      CO(2) => alu_result0_carry_n_1,
      CO(1) => alu_result0_carry_n_2,
      CO(0) => alu_result0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(3 downto 0),
      O(3 downto 2) => data0(3 downto 2),
      O(1 downto 0) => O(1 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\alu_result0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => alu_result0_carry_n_0,
      CO(3) => \alu_result0_carry__0_n_0\,
      CO(2) => \alu_result0_carry__0_n_1\,
      CO(1) => \alu_result0_carry__0_n_2\,
      CO(0) => \alu_result0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(7 downto 4),
      O(3 downto 0) => data0(7 downto 4),
      S(3 downto 0) => ex_ASel_reg(3 downto 0)
    );
\alu_result0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0_carry__0_n_0\,
      CO(3) => \alu_result0_carry__1_n_0\,
      CO(2) => \alu_result0_carry__1_n_1\,
      CO(1) => \alu_result0_carry__1_n_2\,
      CO(0) => \alu_result0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(11 downto 8),
      O(3 downto 0) => data0(11 downto 8),
      S(3 downto 0) => ex_ASel_reg_0(3 downto 0)
    );
\alu_result0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0_carry__1_n_0\,
      CO(3) => \alu_result0_carry__2_n_0\,
      CO(2) => \alu_result0_carry__2_n_1\,
      CO(1) => \alu_result0_carry__2_n_2\,
      CO(0) => \alu_result0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(15 downto 12),
      O(3 downto 0) => data0(15 downto 12),
      S(3 downto 0) => ex_ASel_reg_1(3 downto 0)
    );
\alu_result0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0_carry__2_n_0\,
      CO(3) => \alu_result0_carry__3_n_0\,
      CO(2) => \alu_result0_carry__3_n_1\,
      CO(1) => \alu_result0_carry__3_n_2\,
      CO(0) => \alu_result0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(19 downto 16),
      O(3 downto 0) => data0(19 downto 16),
      S(3 downto 0) => ex_ASel_reg_2(3 downto 0)
    );
\alu_result0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0_carry__3_n_0\,
      CO(3) => \alu_result0_carry__4_n_0\,
      CO(2) => \alu_result0_carry__4_n_1\,
      CO(1) => \alu_result0_carry__4_n_2\,
      CO(0) => \alu_result0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(23 downto 20),
      O(3 downto 0) => data0(23 downto 20),
      S(3 downto 0) => ex_ASel_reg_3(3 downto 0)
    );
\alu_result0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0_carry__4_n_0\,
      CO(3) => \alu_result0_carry__5_n_0\,
      CO(2) => \alu_result0_carry__5_n_1\,
      CO(1) => \alu_result0_carry__5_n_2\,
      CO(0) => \alu_result0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ALU_DataA(27 downto 24),
      O(3 downto 0) => data0(27 downto 24),
      S(3 downto 0) => ex_ASel_reg_4(3 downto 0)
    );
\alu_result0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_result0_carry__5_n_0\,
      CO(3) => \NLW_alu_result0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \alu_result0_carry__6_n_1\,
      CO(1) => \alu_result0_carry__6_n_2\,
      CO(0) => \alu_result0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ALU_DataA(30 downto 28),
      O(3 downto 0) => data0(31 downto 28),
      S(3 downto 0) => ex_ASel_reg_5(3 downto 0)
    );
\mem_ALU_out[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(10),
      O => \mem_ALU_out_reg[10]\
    );
\mem_ALU_out[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(11),
      O => \mem_ALU_out_reg[11]\
    );
\mem_ALU_out[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(12),
      O => \mem_ALU_out_reg[12]\
    );
\mem_ALU_out[13]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(13),
      O => \mem_ALU_out_reg[13]\
    );
\mem_ALU_out[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(14),
      O => \mem_ALU_out_reg[14]\
    );
\mem_ALU_out[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(15),
      O => \mem_ALU_out_reg[15]\
    );
\mem_ALU_out[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(16),
      O => \mem_ALU_out_reg[16]\
    );
\mem_ALU_out[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(17),
      O => \mem_ALU_out_reg[17]\
    );
\mem_ALU_out[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(18),
      O => \mem_ALU_out_reg[18]\
    );
\mem_ALU_out[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(19),
      O => \mem_ALU_out_reg[19]\
    );
\mem_ALU_out[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(20),
      O => \mem_ALU_out_reg[20]\
    );
\mem_ALU_out[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(21),
      O => \mem_ALU_out_reg[21]\
    );
\mem_ALU_out[22]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(22),
      O => \mem_ALU_out_reg[22]\
    );
\mem_ALU_out[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(23),
      O => \mem_ALU_out_reg[23]\
    );
\mem_ALU_out[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(24),
      O => \mem_ALU_out_reg[24]\
    );
\mem_ALU_out[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(25),
      O => \mem_ALU_out_reg[25]\
    );
\mem_ALU_out[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(26),
      O => \mem_ALU_out_reg[26]\
    );
\mem_ALU_out[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(27),
      O => \mem_ALU_out_reg[27]\
    );
\mem_ALU_out[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(28),
      O => \mem_ALU_out_reg[28]\
    );
\mem_ALU_out[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(29),
      O => \mem_ALU_out_reg[29]\
    );
\mem_ALU_out[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(2),
      O => \mem_ALU_out_reg[2]\
    );
\mem_ALU_out[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(30),
      O => \mem_ALU_out_reg[30]\
    );
\mem_ALU_out[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(31),
      O => \mem_ALU_out_reg[31]\
    );
\mem_ALU_out[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(3),
      O => \mem_ALU_out_reg[3]\
    );
\mem_ALU_out[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(4),
      O => \mem_ALU_out_reg[4]\
    );
\mem_ALU_out[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(5),
      O => \mem_ALU_out_reg[5]\
    );
\mem_ALU_out[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(6),
      O => \mem_ALU_out_reg[6]\
    );
\mem_ALU_out[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(7),
      O => \mem_ALU_out_reg[7]\
    );
\mem_ALU_out[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(8),
      O => \mem_ALU_out_reg[8]\
    );
\mem_ALU_out[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \ex_ALUSel_reg[0]\(0),
      I2 => data0(9),
      O => \mem_ALU_out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Control_Unit is
  port (
    id_PCSel : out STD_LOGIC;
    id_BrUn : out STD_LOGIC;
    id_ASel : out STD_LOGIC;
    id_BSel : out STD_LOGIC;
    id_MemRW : out STD_LOGIC;
    id_RegWEn : out STD_LOGIC;
    id_rs2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ex_DataB_reg[31]\ : out STD_LOGIC;
    \ex_DataB_reg[31]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ex_ImmSel_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pc_curr_reg[0]\ : out STD_LOGIC;
    \pc_curr_reg[0]_0\ : out STD_LOGIC;
    \ex_DataB_reg[10]\ : out STD_LOGIC;
    \ex_DataB_reg[10]_0\ : out STD_LOGIC;
    \ex_WBSel_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_ALUSel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_inst_reg[6]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \id_inst_reg[14]\ : in STD_LOGIC;
    \id_inst_reg[3]\ : in STD_LOGIC;
    \id_inst_reg[4]\ : in STD_LOGIC;
    \id_inst_reg[6]_0\ : in STD_LOGIC;
    \id_inst_reg[5]\ : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \wb_rd_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wb_RegWEn : in STD_LOGIC;
    \id_inst_reg[23]\ : in STD_LOGIC;
    \id_inst_reg[23]_0\ : in STD_LOGIC;
    \wb_WBData_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \id_inst_reg[23]_1\ : in STD_LOGIC;
    \id_inst_reg[23]_2\ : in STD_LOGIC;
    \id_inst_reg[23]_3\ : in STD_LOGIC;
    \id_inst_reg[23]_4\ : in STD_LOGIC;
    \id_inst_reg[23]_5\ : in STD_LOGIC;
    \id_inst_reg[23]_6\ : in STD_LOGIC;
    \id_inst_reg[23]_7\ : in STD_LOGIC;
    \id_inst_reg[23]_8\ : in STD_LOGIC;
    \id_inst_reg[23]_9\ : in STD_LOGIC;
    \id_inst_reg[23]_10\ : in STD_LOGIC;
    \id_inst_reg[23]_11\ : in STD_LOGIC;
    \id_inst_reg[23]_12\ : in STD_LOGIC;
    \id_inst_reg[23]_13\ : in STD_LOGIC;
    \id_inst_reg[23]_14\ : in STD_LOGIC;
    \id_inst_reg[23]_15\ : in STD_LOGIC;
    \id_inst_reg[23]_16\ : in STD_LOGIC;
    \id_inst_reg[23]_17\ : in STD_LOGIC;
    \id_inst_reg[23]_18\ : in STD_LOGIC;
    \id_inst_reg[23]_19\ : in STD_LOGIC;
    \id_inst_reg[23]_20\ : in STD_LOGIC;
    \id_inst_reg[23]_21\ : in STD_LOGIC;
    \id_inst_reg[23]_22\ : in STD_LOGIC;
    \id_inst_reg[23]_23\ : in STD_LOGIC;
    \id_inst_reg[23]_24\ : in STD_LOGIC;
    \id_inst_reg[23]_25\ : in STD_LOGIC;
    \id_inst_reg[23]_26\ : in STD_LOGIC;
    \id_inst_reg[23]_27\ : in STD_LOGIC;
    \id_inst_reg[23]_28\ : in STD_LOGIC;
    \id_inst_reg[23]_29\ : in STD_LOGIC;
    \id_inst_reg[23]_30\ : in STD_LOGIC;
    \id_inst_reg[23]_31\ : in STD_LOGIC;
    \id_inst_reg[23]_32\ : in STD_LOGIC;
    \id_inst_reg[23]_33\ : in STD_LOGIC;
    \id_inst_reg[23]_34\ : in STD_LOGIC;
    \id_inst_reg[23]_35\ : in STD_LOGIC;
    \id_inst_reg[23]_36\ : in STD_LOGIC;
    \id_inst_reg[23]_37\ : in STD_LOGIC;
    \id_inst_reg[23]_38\ : in STD_LOGIC;
    \id_inst_reg[23]_39\ : in STD_LOGIC;
    \id_inst_reg[23]_40\ : in STD_LOGIC;
    \id_inst_reg[23]_41\ : in STD_LOGIC;
    \id_inst_reg[23]_42\ : in STD_LOGIC;
    \id_inst_reg[23]_43\ : in STD_LOGIC;
    \id_inst_reg[23]_44\ : in STD_LOGIC;
    \id_inst_reg[23]_45\ : in STD_LOGIC;
    \id_inst_reg[23]_46\ : in STD_LOGIC;
    \id_inst_reg[23]_47\ : in STD_LOGIC;
    \id_inst_reg[23]_48\ : in STD_LOGIC;
    \id_inst_reg[23]_49\ : in STD_LOGIC;
    \id_inst_reg[23]_50\ : in STD_LOGIC;
    \id_inst_reg[23]_51\ : in STD_LOGIC;
    \id_inst_reg[23]_52\ : in STD_LOGIC;
    \id_inst_reg[23]_53\ : in STD_LOGIC;
    \id_inst_reg[23]_54\ : in STD_LOGIC;
    \id_inst_reg[23]_55\ : in STD_LOGIC;
    \id_inst_reg[23]_56\ : in STD_LOGIC;
    \id_inst_reg[23]_57\ : in STD_LOGIC;
    \id_inst_reg[23]_58\ : in STD_LOGIC;
    \id_inst_reg[23]_59\ : in STD_LOGIC;
    \id_inst_reg[23]_60\ : in STD_LOGIC;
    \id_inst_reg[23]_61\ : in STD_LOGIC;
    \id_inst_reg[23]_62\ : in STD_LOGIC;
    ex_rd : in STD_LOGIC_VECTOR ( 0 to 0 );
    \id_inst_reg[23]_63\ : in STD_LOGIC;
    ex_MemRW : in STD_LOGIC;
    \ex_rd_reg[1]\ : in STD_LOGIC;
    \id_inst_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \id_inst_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \id_inst_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_inst_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Control_Unit : entity is "Control_Unit";
end design_1_Risc_32_bit_fpga_0_0_Control_Unit;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Control_Unit is
  signal \ex_DataB[31]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_5_n_0\ : STD_LOGIC;
  signal \^ex_datab_reg[31]\ : STD_LOGIC;
  signal \^ex_datab_reg[31]_0\ : STD_LOGIC;
  signal \^ex_immsel_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^id_rs2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ALUSel_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUSel_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUSel_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUSel_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of ASel_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of BSel_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of BrUn_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ImmSel_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ImmSel_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ImmSel_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of MemRW_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of PCSel_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of RegWEn_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WBSel_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \WBSel_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ex_rs2[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pc_next[31]_INST_0_i_2\ : label is "soft_lutpair15";
begin
  \ex_DataB_reg[31]\ <= \^ex_datab_reg[31]\;
  \ex_DataB_reg[31]_0\ <= \^ex_datab_reg[31]_0\;
  \ex_ImmSel_reg[2]\(2 downto 0) <= \^ex_immsel_reg[2]\(2 downto 0);
  id_rs2(4 downto 0) <= \^id_rs2\(4 downto 0);
\ALUSel_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[14]_0\(0),
      G => \id_inst_reg[4]_0\(0),
      GE => '1',
      Q => \ex_ALUSel_reg[3]\(0)
    );
\ALUSel_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[14]_0\(1),
      G => \id_inst_reg[4]_0\(0),
      GE => '1',
      Q => \ex_ALUSel_reg[3]\(1)
    );
\ALUSel_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[14]_0\(2),
      G => \id_inst_reg[4]_0\(0),
      GE => '1',
      Q => \ex_ALUSel_reg[3]\(2)
    );
\ALUSel_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[14]_0\(3),
      G => \id_inst_reg[4]_0\(0),
      GE => '1',
      Q => \ex_ALUSel_reg[3]\(3)
    );
ASel_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[3]\,
      G => E(0),
      GE => '1',
      Q => id_ASel
    );
BSel_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[4]\,
      G => E(0),
      GE => '1',
      Q => id_BSel
    );
BrUn_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => Q(2),
      G => \id_inst_reg[14]\,
      GE => '1',
      Q => id_BrUn
    );
\ImmSel_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[2]\(0),
      G => E(0),
      GE => '1',
      Q => \^ex_immsel_reg[2]\(0)
    );
\ImmSel_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[2]\(1),
      G => E(0),
      GE => '1',
      Q => \^ex_immsel_reg[2]\(1)
    );
\ImmSel_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[2]\(2),
      G => E(0),
      GE => '1',
      Q => \^ex_immsel_reg[2]\(2)
    );
MemRW_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[6]_0\,
      G => E(0),
      GE => '1',
      Q => id_MemRW
    );
PCSel_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[6]\,
      G => E(0),
      GE => '1',
      Q => id_PCSel
    );
RegWEn_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \id_inst_reg[5]\,
      G => E(0),
      GE => '1',
      Q => id_RegWEn
    );
\WBSel_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => Q(0),
      G => \id_inst_reg[5]_0\(0),
      GE => '1',
      Q => \ex_WBSel_reg[1]\(0)
    );
\WBSel_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => Q(1),
      G => \id_inst_reg[5]_0\(0),
      GE => '1',
      Q => \ex_WBSel_reg[1]\(1)
    );
\ex_DataB[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_0\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(0),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(0)
    );
\ex_DataB[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_19\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_20\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(10),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(10)
    );
\ex_DataB[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_21\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_22\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(11),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(11)
    );
\ex_DataB[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_23\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_24\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(12),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(12)
    );
\ex_DataB[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_25\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_26\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(13),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(13)
    );
\ex_DataB[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_27\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_28\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(14),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(14)
    );
\ex_DataB[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_29\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_30\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(15),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(15)
    );
\ex_DataB[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_31\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_32\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(16),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(16)
    );
\ex_DataB[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_33\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_34\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(17),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(17)
    );
\ex_DataB[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_35\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_36\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(18),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(18)
    );
\ex_DataB[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_37\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_38\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(19),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(19)
    );
\ex_DataB[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_1\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_2\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(1),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(1)
    );
\ex_DataB[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_39\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_40\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(20),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(20)
    );
\ex_DataB[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_41\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_42\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(21),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(21)
    );
\ex_DataB[21]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(4),
      O => \ex_DataB_reg[10]_0\
    );
\ex_DataB[21]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(3),
      O => \ex_DataB_reg[10]\
    );
\ex_DataB[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_43\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_44\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(22),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(22)
    );
\ex_DataB[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_45\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_46\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(23),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(23)
    );
\ex_DataB[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_47\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_48\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(24),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(24)
    );
\ex_DataB[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_49\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_50\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(25),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(25)
    );
\ex_DataB[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_51\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_52\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(26),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(26)
    );
\ex_DataB[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_53\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_54\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(27),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(27)
    );
\ex_DataB[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_55\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_56\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(28),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(28)
    );
\ex_DataB[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_57\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_58\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(29),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(29)
    );
\ex_DataB[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_3\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_4\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(2),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(2)
    );
\ex_DataB[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_59\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_60\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(30),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(30)
    );
\ex_DataB[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_61\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_62\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(31),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(31)
    );
\ex_DataB[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^id_rs2\(0),
      I1 => \wb_rd_reg[4]\(0),
      I2 => \wb_rd_reg[4]\(2),
      I3 => \^id_rs2\(2),
      I4 => \wb_rd_reg[4]\(1),
      I5 => \^id_rs2\(1),
      O => \ex_DataB[31]_i_10_n_0\
    );
\ex_DataB[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(3),
      O => \^ex_datab_reg[31]\
    );
\ex_DataB[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(4),
      O => \^ex_datab_reg[31]_0\
    );
\ex_DataB[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090000090"
    )
        port map (
      I0 => \^id_rs2\(4),
      I1 => \wb_rd_reg[4]\(4),
      I2 => \ex_DataB[31]_i_10_n_0\,
      I3 => \wb_rd_reg[4]\(3),
      I4 => \^id_rs2\(3),
      I5 => wb_RegWEn,
      O => \ex_DataB[31]_i_4_n_0\
    );
\ex_DataB[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \^id_rs2\(2),
      I1 => \^id_rs2\(4),
      I2 => \^ex_datab_reg[31]\,
      I3 => \^ex_datab_reg[31]_0\,
      I4 => \^id_rs2\(3),
      I5 => rst_n,
      O => \ex_DataB[31]_i_5_n_0\
    );
\ex_DataB[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_5\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_6\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(3),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(3)
    );
\ex_DataB[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_7\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_8\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(4),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(4)
    );
\ex_DataB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_9\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_10\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(5),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(5)
    );
\ex_DataB[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_11\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_12\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(6),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(6)
    );
\ex_DataB[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_13\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_14\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(7),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(7)
    );
\ex_DataB[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_15\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_16\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(8),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(8)
    );
\ex_DataB[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[23]_17\,
      I1 => \^id_rs2\(4),
      I2 => \id_inst_reg[23]_18\,
      I3 => \ex_DataB[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(9),
      I5 => \ex_DataB[31]_i_5_n_0\,
      O => D(9)
    );
\ex_rs2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(3),
      O => \^id_rs2\(0)
    );
\ex_rs2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(4),
      O => \^id_rs2\(1)
    );
\ex_rs2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(5),
      O => \^id_rs2\(2)
    );
\ex_rs2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(6),
      O => \^id_rs2\(3)
    );
\ex_rs2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8600"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(7),
      O => \^id_rs2\(4)
    );
\pc_next[31]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FFFF71"
    )
        port map (
      I0 => \^ex_immsel_reg[2]\(1),
      I1 => \^ex_immsel_reg[2]\(0),
      I2 => \^ex_immsel_reg[2]\(2),
      I3 => Q(3),
      I4 => ex_rd(0),
      O => \pc_curr_reg[0]\
    );
\pc_next[31]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \id_inst_reg[23]_63\,
      I1 => ex_MemRW,
      I2 => \ex_rd_reg[1]\,
      I3 => \^ex_immsel_reg[2]\(0),
      I4 => \^ex_immsel_reg[2]\(1),
      I5 => \^ex_immsel_reg[2]\(2),
      O => \pc_curr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Imm_Gen is
  port (
    ex_imm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_ALU_out_reg[20]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_ImmSel_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ex_rd : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Imm_Gen : entity is "Imm_Gen";
end design_1_Risc_32_bit_fpga_0_0_Imm_Gen;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Imm_Gen is
begin
\alu_result0_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => \ex_ImmSel_reg[2]\(0),
      I2 => ex_rd(0),
      I3 => \ex_ImmSel_reg[2]\(1),
      I4 => Q(1),
      I5 => \ex_ImmSel_reg[2]\(2),
      O => ex_imm(0)
    );
\mem_ALU_out[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \ex_ImmSel_reg[2]\(2),
      I1 => \ex_ImmSel_reg[2]\(0),
      I2 => \ex_ImmSel_reg[2]\(1),
      O => \mem_ALU_out_reg[20]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Reg_EX_MEM is
  port (
    mem_MemRW : out STD_LOGIC;
    mem_RegWEn : out STD_LOGIC;
    mem_ALU_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wb_WBData_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_WBData_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    ex_MemRW : in STD_LOGIC;
    clk : in STD_LOGIC;
    ex_RegWEn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_rd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ex_WBSel_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_pc_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Reg_EX_MEM : entity is "Reg_EX_MEM";
end design_1_Risc_32_bit_fpga_0_0_Reg_EX_MEM;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Reg_EX_MEM is
begin
\mem_ALU_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => mem_ALU_out(0),
      R => p_0_in
    );
\mem_ALU_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => mem_ALU_out(10),
      R => p_0_in
    );
\mem_ALU_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => mem_ALU_out(11),
      R => p_0_in
    );
\mem_ALU_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => mem_ALU_out(12),
      R => p_0_in
    );
\mem_ALU_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => mem_ALU_out(13),
      R => p_0_in
    );
\mem_ALU_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => mem_ALU_out(14),
      R => p_0_in
    );
\mem_ALU_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => mem_ALU_out(15),
      R => p_0_in
    );
\mem_ALU_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => mem_ALU_out(16),
      R => p_0_in
    );
\mem_ALU_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => mem_ALU_out(17),
      R => p_0_in
    );
\mem_ALU_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => mem_ALU_out(18),
      R => p_0_in
    );
\mem_ALU_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => mem_ALU_out(19),
      R => p_0_in
    );
\mem_ALU_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => mem_ALU_out(1),
      R => p_0_in
    );
\mem_ALU_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => mem_ALU_out(20),
      R => p_0_in
    );
\mem_ALU_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => mem_ALU_out(21),
      R => p_0_in
    );
\mem_ALU_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => mem_ALU_out(22),
      R => p_0_in
    );
\mem_ALU_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => mem_ALU_out(23),
      R => p_0_in
    );
\mem_ALU_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => mem_ALU_out(24),
      R => p_0_in
    );
\mem_ALU_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => mem_ALU_out(25),
      R => p_0_in
    );
\mem_ALU_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => mem_ALU_out(26),
      R => p_0_in
    );
\mem_ALU_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => mem_ALU_out(27),
      R => p_0_in
    );
\mem_ALU_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => mem_ALU_out(28),
      R => p_0_in
    );
\mem_ALU_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => mem_ALU_out(29),
      R => p_0_in
    );
\mem_ALU_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => mem_ALU_out(2),
      R => p_0_in
    );
\mem_ALU_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => mem_ALU_out(30),
      R => p_0_in
    );
\mem_ALU_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => mem_ALU_out(31),
      R => p_0_in
    );
\mem_ALU_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => mem_ALU_out(3),
      R => p_0_in
    );
\mem_ALU_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => mem_ALU_out(4),
      R => p_0_in
    );
\mem_ALU_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => mem_ALU_out(5),
      R => p_0_in
    );
\mem_ALU_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => mem_ALU_out(6),
      R => p_0_in
    );
\mem_ALU_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => mem_ALU_out(7),
      R => p_0_in
    );
\mem_ALU_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => mem_ALU_out(8),
      R => p_0_in
    );
\mem_ALU_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => mem_ALU_out(9),
      R => p_0_in
    );
mem_MemRW_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ex_MemRW,
      Q => mem_MemRW,
      R => p_0_in
    );
mem_RegWEn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ex_RegWEn,
      Q => mem_RegWEn,
      R => p_0_in
    );
\mem_WBSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_WBSel_reg[1]\(0),
      Q => \wb_WBData_reg[31]\(0),
      R => p_0_in
    );
\mem_WBSel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_WBSel_reg[1]\(1),
      Q => \wb_WBData_reg[31]\(1),
      R => p_0_in
    );
\mem_pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(0),
      Q => \wb_WBData_reg[31]_0\(0),
      R => p_0_in
    );
\mem_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(10),
      Q => \wb_WBData_reg[31]_0\(10),
      R => p_0_in
    );
\mem_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(11),
      Q => \wb_WBData_reg[31]_0\(11),
      R => p_0_in
    );
\mem_pc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(12),
      Q => \wb_WBData_reg[31]_0\(12),
      R => p_0_in
    );
\mem_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(13),
      Q => \wb_WBData_reg[31]_0\(13),
      R => p_0_in
    );
\mem_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(14),
      Q => \wb_WBData_reg[31]_0\(14),
      R => p_0_in
    );
\mem_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(15),
      Q => \wb_WBData_reg[31]_0\(15),
      R => p_0_in
    );
\mem_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(16),
      Q => \wb_WBData_reg[31]_0\(16),
      R => p_0_in
    );
\mem_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(17),
      Q => \wb_WBData_reg[31]_0\(17),
      R => p_0_in
    );
\mem_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(18),
      Q => \wb_WBData_reg[31]_0\(18),
      R => p_0_in
    );
\mem_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(19),
      Q => \wb_WBData_reg[31]_0\(19),
      R => p_0_in
    );
\mem_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(1),
      Q => \wb_WBData_reg[31]_0\(1),
      R => p_0_in
    );
\mem_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(20),
      Q => \wb_WBData_reg[31]_0\(20),
      R => p_0_in
    );
\mem_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(21),
      Q => \wb_WBData_reg[31]_0\(21),
      R => p_0_in
    );
\mem_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(22),
      Q => \wb_WBData_reg[31]_0\(22),
      R => p_0_in
    );
\mem_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(23),
      Q => \wb_WBData_reg[31]_0\(23),
      R => p_0_in
    );
\mem_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(24),
      Q => \wb_WBData_reg[31]_0\(24),
      R => p_0_in
    );
\mem_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(25),
      Q => \wb_WBData_reg[31]_0\(25),
      R => p_0_in
    );
\mem_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(26),
      Q => \wb_WBData_reg[31]_0\(26),
      R => p_0_in
    );
\mem_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(27),
      Q => \wb_WBData_reg[31]_0\(27),
      R => p_0_in
    );
\mem_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(28),
      Q => \wb_WBData_reg[31]_0\(28),
      R => p_0_in
    );
\mem_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(29),
      Q => \wb_WBData_reg[31]_0\(29),
      R => p_0_in
    );
\mem_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(2),
      Q => \wb_WBData_reg[31]_0\(2),
      R => p_0_in
    );
\mem_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(30),
      Q => \wb_WBData_reg[31]_0\(30),
      R => p_0_in
    );
\mem_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(31),
      Q => \wb_WBData_reg[31]_0\(31),
      R => p_0_in
    );
\mem_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(3),
      Q => \wb_WBData_reg[31]_0\(3),
      R => p_0_in
    );
\mem_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(4),
      Q => \wb_WBData_reg[31]_0\(4),
      R => p_0_in
    );
\mem_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(5),
      Q => \wb_WBData_reg[31]_0\(5),
      R => p_0_in
    );
\mem_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(6),
      Q => \wb_WBData_reg[31]_0\(6),
      R => p_0_in
    );
\mem_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(7),
      Q => \wb_WBData_reg[31]_0\(7),
      R => p_0_in
    );
\mem_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(8),
      Q => \wb_WBData_reg[31]_0\(8),
      R => p_0_in
    );
\mem_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ex_pc_reg[31]\(9),
      Q => \wb_WBData_reg[31]_0\(9),
      R => p_0_in
    );
\mem_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ex_rd(0),
      Q => Q(0),
      R => p_0_in
    );
\mem_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ex_rd(1),
      Q => Q(1),
      R => p_0_in
    );
\mem_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ex_rd(2),
      Q => Q(2),
      R => p_0_in
    );
\mem_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ex_rd(3),
      Q => Q(3),
      R => p_0_in
    );
\mem_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ex_rd(4),
      Q => Q(4),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Reg_ID_EX is
  port (
    ex_BrUn : out STD_LOGIC;
    ex_ASel : out STD_LOGIC;
    ex_MemRW : out STD_LOGIC;
    ex_RegWEn : out STD_LOGIC;
    \mem_ALU_out_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_rd : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mem_ALU_out_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ALU_DataB : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ALU_DataA : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \mem_ALU_out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_ALU_out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[30]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \mem_pc_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_ALU_out_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[30]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_ALU_out_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_ALU_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_ALU_out_reg[0]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pc_curr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[30]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[3]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[0]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pc_curr_reg_0_sp_1 : out STD_LOGIC;
    \pc_curr_reg[3]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_curr_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_ALU_out_reg[20]_1\ : out STD_LOGIC;
    \mem_ALU_out_reg[20]_2\ : out STD_LOGIC;
    \mem_ALU_out_reg[20]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_WBSel_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    id_BrUn : in STD_LOGIC;
    clk : in STD_LOGIC;
    id_ASel : in STD_LOGIC;
    id_BSel : in STD_LOGIC;
    id_MemRW : in STD_LOGIC;
    id_RegWEn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ex_ASel_reg_0 : in STD_LOGIC;
    ex_ASel_reg_1 : in STD_LOGIC;
    ex_ASel_reg_2 : in STD_LOGIC;
    ex_ASel_reg_3 : in STD_LOGIC;
    ex_ASel_reg_4 : in STD_LOGIC;
    pc_curr_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    id_PCSel : in STD_LOGIC;
    \wb_WBData_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ForwardASel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_inst_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ForwardBSel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_inst_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_pc_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_ALUSel_reg[0]_0\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_1\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_2\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_3\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_4\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_5\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_6\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_7\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_8\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_9\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_10\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_11\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_12\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_13\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_14\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_15\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_16\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_17\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_18\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_19\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_20\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_21\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_22\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_23\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_24\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_25\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_26\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_27\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_28\ : in STD_LOGIC;
    \ex_ALUSel_reg[0]_29\ : in STD_LOGIC;
    ex_imm : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_ImmSel_reg[2]_0\ : in STD_LOGIC;
    ex_ForwardDataB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \wb_rd_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \id_inst_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \id_inst_reg[24]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \id_inst_reg[19]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wb_WBData_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \id_pc_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \id_inst_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_inst_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Reg_ID_EX : entity is "Reg_ID_EX";
end design_1_Risc_32_bit_fpga_0_0_Reg_ID_EX;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Reg_ID_EX is
  signal \^alu_dataa\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^alu_datab\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Execute_Unit_i/ALU_DataA__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \Execute_Unit_i/ALU_DataB__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \Execute_Unit_i/ALU_Unit/alu_result0__355\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \Execute_Unit_i/ALU_Unit/data2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \alu_result0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_13_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_14_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_15_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_16_n_0\ : STD_LOGIC;
  signal alu_result0_carry_i_16_n_0 : STD_LOGIC;
  signal alu_result0_carry_i_17_n_0 : STD_LOGIC;
  signal alu_result0_carry_i_18_n_0 : STD_LOGIC;
  signal alu_result0_carry_i_19_n_0 : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 30 downto 12 );
  signal ex_ALUSel : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^ex_asel\ : STD_LOGIC;
  signal ex_BSel : STD_LOGIC;
  signal ex_DataA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ex_rd\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ex_rs1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ex_rs2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \mem_ALU_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[10]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[13]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[16]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_13_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[17]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[18]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_13_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_14_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_15_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_16_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_17_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_18_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_19_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_20_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_21_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_22_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[19]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[1]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[20]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[20]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[20]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[20]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[21]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[21]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[21]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[21]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[21]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[22]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[22]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[22]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[22]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[23]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[23]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[23]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[24]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[24]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[24]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[24]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[25]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[25]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[25]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[25]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[26]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[26]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[26]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[26]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[26]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_13_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_14_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_15_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[27]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[28]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[28]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[28]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[28]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[28]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_13_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[29]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[2]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[2]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_13_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_14_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_15_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_16_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_17_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_18_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_19_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[30]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[31]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[31]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[31]_i_13_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[31]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[31]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[31]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[6]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[8]_i_9_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_10_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_11_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_12_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \mem_ALU_out[9]_i_8_n_0\ : STD_LOGIC;
  signal \^mem_alu_out_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mem_alu_out_reg[20]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mem_alu_out_reg[20]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_ALU_out_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_ALU_out_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \^mem_alu_out_reg[30]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^mem_alu_out_reg[31]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mem_alu_out_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_ALU_out_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \^mem_pc_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pc_curr[0]_i_10_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_11_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_12_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_13_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_14_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_15_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_16_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_17_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_7_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_8_n_0\ : STD_LOGIC;
  signal \pc_curr[0]_i_9_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_10_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_11_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_12_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_13_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_14_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_15_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_7_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_8_n_0\ : STD_LOGIC;
  signal \pc_curr[12]_i_9_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_10_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_11_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_12_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_13_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_14_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_15_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_7_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_8_n_0\ : STD_LOGIC;
  signal \pc_curr[16]_i_9_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_7_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_8_n_0\ : STD_LOGIC;
  signal \pc_curr[20]_i_9_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_7_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_8_n_0\ : STD_LOGIC;
  signal \pc_curr[24]_i_9_n_0\ : STD_LOGIC;
  signal \pc_curr[28]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[28]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[28]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[28]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[28]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_10_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_11_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_12_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_7_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_8_n_0\ : STD_LOGIC;
  signal \pc_curr[4]_i_9_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_10_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_11_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_12_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_13_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_14_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_15_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_2_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_3_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_4_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_5_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_6_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_7_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_8_n_0\ : STD_LOGIC;
  signal \pc_curr[8]_i_9_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \pc_curr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pc_curr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pc_curr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pc_curr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pc_curr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pc_curr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pc_curr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pc_curr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pc_curr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pc_curr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal pc_curr_reg_0_sn_1 : STD_LOGIC;
  signal \NLW_pc_curr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of alu_result0_carry_i_14 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[31]_INST_0_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mem_ALU_out[0]_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mem_ALU_out[0]_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mem_ALU_out[10]_i_11\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mem_ALU_out[10]_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mem_ALU_out[10]_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mem_ALU_out[10]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mem_ALU_out[11]_i_12\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mem_ALU_out[11]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mem_ALU_out[11]_i_8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mem_ALU_out[12]_i_11\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mem_ALU_out[12]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mem_ALU_out[12]_i_6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mem_ALU_out[13]_i_12\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mem_ALU_out[13]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mem_ALU_out[14]_i_11\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mem_ALU_out[14]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mem_ALU_out[14]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mem_ALU_out[15]_i_11\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_ALU_out[15]_i_12\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mem_ALU_out[15]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mem_ALU_out[16]_i_10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mem_ALU_out[16]_i_11\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mem_ALU_out[16]_i_12\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_ALU_out[16]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mem_ALU_out[17]_i_11\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mem_ALU_out[17]_i_12\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mem_ALU_out[17]_i_13\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mem_ALU_out[17]_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mem_ALU_out[18]_i_10\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mem_ALU_out[18]_i_11\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mem_ALU_out[18]_i_12\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mem_ALU_out[18]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mem_ALU_out[18]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_11\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_13\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_14\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_15\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_16\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_17\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_18\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_19\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_20\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_21\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_22\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mem_ALU_out[19]_i_6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mem_ALU_out[1]_i_10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mem_ALU_out[1]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mem_ALU_out[1]_i_6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mem_ALU_out[20]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mem_ALU_out[22]_i_8\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mem_ALU_out[24]_i_10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mem_ALU_out[24]_i_8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mem_ALU_out[25]_i_11\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mem_ALU_out[26]_i_10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mem_ALU_out[26]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mem_ALU_out[27]_i_13\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mem_ALU_out[27]_i_14\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mem_ALU_out[28]_i_10\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mem_ALU_out[28]_i_5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mem_ALU_out[28]_i_6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mem_ALU_out[29]_i_13\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_ALU_out[29]_i_7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mem_ALU_out[2]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mem_ALU_out[2]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_ALU_out[30]_i_16\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mem_ALU_out[30]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mem_ALU_out[31]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mem_ALU_out[31]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mem_ALU_out[3]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mem_ALU_out[3]_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mem_ALU_out[4]_i_7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mem_ALU_out[5]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mem_ALU_out[6]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mem_ALU_out[6]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mem_ALU_out[7]_i_11\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mem_ALU_out[7]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mem_ALU_out[7]_i_8\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mem_ALU_out[8]_i_11\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_ALU_out[8]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mem_ALU_out[8]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mem_ALU_out[8]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mem_ALU_out[9]_i_12\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mem_ALU_out[9]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mem_ALU_out[9]_i_8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pc_curr[0]_i_14\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pc_curr[12]_i_11\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pc_curr[12]_i_14\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pc_curr[16]_i_11\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pc_curr[16]_i_14\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pc_curr[24]_i_9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pc_curr[28]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pc_curr[4]_i_10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pc_curr[8]_i_11\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pc_curr[8]_i_14\ : label is "soft_lutpair26";
begin
  ALU_DataA(30 downto 0) <= \^alu_dataa\(30 downto 0);
  ALU_DataB(30 downto 0) <= \^alu_datab\(30 downto 0);
  D(31 downto 0) <= \^d\(31 downto 0);
  ex_ASel <= \^ex_asel\;
  ex_rd(4 downto 0) <= \^ex_rd\(4 downto 0);
  \mem_ALU_out_reg[1]\(0) <= \^mem_alu_out_reg[1]\(0);
  \mem_ALU_out_reg[20]\(3 downto 0) <= \^mem_alu_out_reg[20]\(3 downto 0);
  \mem_ALU_out_reg[20]_0\(1 downto 0) <= \^mem_alu_out_reg[20]_0\(1 downto 0);
  \mem_ALU_out_reg[30]\(29 downto 0) <= \^mem_alu_out_reg[30]\(29 downto 0);
  \mem_ALU_out_reg[31]\(2 downto 0) <= \^mem_alu_out_reg[31]\(2 downto 0);
  \mem_ALU_out_reg[31]_0\(31 downto 0) <= \^mem_alu_out_reg[31]_0\(31 downto 0);
  \mem_pc_reg[31]\(31 downto 0) <= \^mem_pc_reg[31]\(31 downto 0);
  pc_curr_reg_0_sp_1 <= pc_curr_reg_0_sn_1;
PCSel_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(29),
      I1 => \^mem_alu_out_reg[31]_0\(30),
      I2 => ex_DataA(31),
      I3 => \^mem_alu_out_reg[31]_0\(31),
      O => \pc_curr_reg[3]_3\(2)
    );
PCSel_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(26),
      I1 => \^mem_alu_out_reg[31]_0\(27),
      I2 => \^mem_alu_out_reg[31]_0\(29),
      I3 => \^mem_alu_out_reg[30]\(28),
      I4 => \^mem_alu_out_reg[31]_0\(28),
      I5 => \^mem_alu_out_reg[30]\(27),
      O => \pc_curr_reg[3]_3\(1)
    );
PCSel_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(23),
      I1 => \^mem_alu_out_reg[31]_0\(24),
      I2 => \^mem_alu_out_reg[31]_0\(26),
      I3 => \^mem_alu_out_reg[30]\(25),
      I4 => \^mem_alu_out_reg[31]_0\(25),
      I5 => \^mem_alu_out_reg[30]\(24),
      O => \pc_curr_reg[3]_3\(0)
    );
PCSel_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(20),
      I1 => \^mem_alu_out_reg[31]_0\(21),
      I2 => \^mem_alu_out_reg[31]_0\(23),
      I3 => \^mem_alu_out_reg[30]\(22),
      I4 => \^mem_alu_out_reg[31]_0\(22),
      I5 => \^mem_alu_out_reg[30]\(21),
      O => \pc_curr_reg[3]_0\(3)
    );
PCSel_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(17),
      I1 => \^mem_alu_out_reg[31]_0\(18),
      I2 => \^mem_alu_out_reg[31]_0\(20),
      I3 => \^mem_alu_out_reg[30]\(19),
      I4 => \^mem_alu_out_reg[31]_0\(19),
      I5 => \^mem_alu_out_reg[30]\(18),
      O => \pc_curr_reg[3]_0\(2)
    );
PCSel_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(14),
      I1 => \^mem_alu_out_reg[31]_0\(15),
      I2 => \^mem_alu_out_reg[31]_0\(17),
      I3 => \^mem_alu_out_reg[30]\(16),
      I4 => \^mem_alu_out_reg[31]_0\(16),
      I5 => \^mem_alu_out_reg[30]\(15),
      O => \pc_curr_reg[3]_0\(1)
    );
PCSel_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(11),
      I1 => \^mem_alu_out_reg[31]_0\(12),
      I2 => \^mem_alu_out_reg[31]_0\(14),
      I3 => \^mem_alu_out_reg[30]\(13),
      I4 => \^mem_alu_out_reg[31]_0\(13),
      I5 => \^mem_alu_out_reg[30]\(12),
      O => \pc_curr_reg[3]_0\(0)
    );
PCSel_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(20),
      I1 => \^mem_alu_out_reg[31]_0\(21),
      I2 => \^mem_alu_out_reg[31]_0\(23),
      I3 => \^mem_alu_out_reg[30]\(22),
      I4 => \^mem_alu_out_reg[31]_0\(22),
      I5 => \^mem_alu_out_reg[30]\(21),
      O => \pc_curr_reg[3]_2\(3)
    );
PCSel_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(17),
      I1 => \^mem_alu_out_reg[31]_0\(18),
      I2 => \^mem_alu_out_reg[31]_0\(20),
      I3 => \^mem_alu_out_reg[30]\(19),
      I4 => \^mem_alu_out_reg[31]_0\(19),
      I5 => \^mem_alu_out_reg[30]\(18),
      O => \pc_curr_reg[3]_2\(2)
    );
PCSel_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(14),
      I1 => \^mem_alu_out_reg[31]_0\(15),
      I2 => \^mem_alu_out_reg[31]_0\(17),
      I3 => \^mem_alu_out_reg[30]\(16),
      I4 => \^mem_alu_out_reg[31]_0\(16),
      I5 => \^mem_alu_out_reg[30]\(15),
      O => \pc_curr_reg[3]_2\(1)
    );
PCSel_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(11),
      I1 => \^mem_alu_out_reg[31]_0\(12),
      I2 => \^mem_alu_out_reg[31]_0\(14),
      I3 => \^mem_alu_out_reg[30]\(13),
      I4 => \^mem_alu_out_reg[31]_0\(13),
      I5 => \^mem_alu_out_reg[30]\(12),
      O => \pc_curr_reg[3]_2\(0)
    );
PCSel_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(8),
      I1 => \^mem_alu_out_reg[31]_0\(9),
      I2 => \^mem_alu_out_reg[31]_0\(11),
      I3 => \^mem_alu_out_reg[30]\(10),
      I4 => \^mem_alu_out_reg[31]_0\(10),
      I5 => \^mem_alu_out_reg[30]\(9),
      O => \pc_curr_reg[3]_1\(3)
    );
PCSel_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(5),
      I1 => \^mem_alu_out_reg[31]_0\(6),
      I2 => \^mem_alu_out_reg[31]_0\(8),
      I3 => \^mem_alu_out_reg[30]\(7),
      I4 => \^mem_alu_out_reg[31]_0\(7),
      I5 => \^mem_alu_out_reg[30]\(6),
      O => \pc_curr_reg[3]_1\(2)
    );
PCSel_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(2),
      I1 => \^mem_alu_out_reg[31]_0\(3),
      I2 => \^mem_alu_out_reg[31]_0\(5),
      I3 => \^mem_alu_out_reg[30]\(4),
      I4 => \^mem_alu_out_reg[31]_0\(4),
      I5 => \^mem_alu_out_reg[30]\(3),
      O => \pc_curr_reg[3]_1\(1)
    );
PCSel_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ex_DataA(0),
      I1 => \^mem_alu_out_reg[31]_0\(0),
      I2 => \^mem_alu_out_reg[31]_0\(2),
      I3 => \^mem_alu_out_reg[30]\(1),
      I4 => \^mem_alu_out_reg[31]_0\(1),
      I5 => \^mem_alu_out_reg[30]\(0),
      O => \pc_curr_reg[3]_1\(0)
    );
PCSel_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(8),
      I1 => \^mem_alu_out_reg[31]_0\(9),
      I2 => \^mem_alu_out_reg[31]_0\(11),
      I3 => \^mem_alu_out_reg[30]\(10),
      I4 => \^mem_alu_out_reg[31]_0\(10),
      I5 => \^mem_alu_out_reg[30]\(9),
      O => S(3)
    );
PCSel_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(5),
      I1 => \^mem_alu_out_reg[31]_0\(6),
      I2 => \^mem_alu_out_reg[31]_0\(8),
      I3 => \^mem_alu_out_reg[30]\(7),
      I4 => \^mem_alu_out_reg[31]_0\(7),
      I5 => \^mem_alu_out_reg[30]\(6),
      O => S(2)
    );
PCSel_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(2),
      I1 => \^mem_alu_out_reg[31]_0\(3),
      I2 => \^mem_alu_out_reg[31]_0\(5),
      I3 => \^mem_alu_out_reg[30]\(4),
      I4 => \^mem_alu_out_reg[31]_0\(4),
      I5 => \^mem_alu_out_reg[30]\(3),
      O => S(1)
    );
PCSel_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ex_DataA(0),
      I1 => \^mem_alu_out_reg[31]_0\(0),
      I2 => \^mem_alu_out_reg[31]_0\(2),
      I3 => \^mem_alu_out_reg[30]\(1),
      I4 => \^mem_alu_out_reg[31]_0\(1),
      I5 => \^mem_alu_out_reg[30]\(0),
      O => S(0)
    );
PCSel_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(29),
      I1 => \^mem_alu_out_reg[31]_0\(30),
      I2 => ex_DataA(31),
      I3 => \^mem_alu_out_reg[31]_0\(31),
      O => \pc_curr_reg[3]\(2)
    );
PCSel_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(26),
      I1 => \^mem_alu_out_reg[31]_0\(27),
      I2 => \^mem_alu_out_reg[31]_0\(29),
      I3 => \^mem_alu_out_reg[30]\(28),
      I4 => \^mem_alu_out_reg[31]_0\(28),
      I5 => \^mem_alu_out_reg[30]\(27),
      O => \pc_curr_reg[3]\(1)
    );
PCSel_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^mem_alu_out_reg[30]\(23),
      I1 => \^mem_alu_out_reg[31]_0\(24),
      I2 => \^mem_alu_out_reg[31]_0\(26),
      I3 => \^mem_alu_out_reg[30]\(25),
      I4 => \^mem_alu_out_reg[31]_0\(25),
      I5 => \^mem_alu_out_reg[30]\(24),
      O => \pc_curr_reg[3]\(0)
    );
\alu_result0__187_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(14),
      I1 => \^alu_dataa\(14),
      I2 => \^alu_dataa\(15),
      I3 => \^alu_datab\(15),
      O => \mem_ALU_out_reg[0]_12\(3)
    );
\alu_result0__187_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(12),
      I1 => \^alu_dataa\(12),
      I2 => \^alu_dataa\(13),
      I3 => \^alu_datab\(13),
      O => \mem_ALU_out_reg[0]_12\(2)
    );
\alu_result0__187_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(10),
      I1 => \^alu_dataa\(10),
      I2 => \^alu_dataa\(11),
      I3 => \^alu_datab\(11),
      O => \mem_ALU_out_reg[0]_12\(1)
    );
\alu_result0__187_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(8),
      I1 => \^alu_dataa\(8),
      I2 => \^alu_dataa\(9),
      I3 => \^alu_datab\(9),
      O => \mem_ALU_out_reg[0]_12\(0)
    );
\alu_result0__187_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(14),
      I1 => \^alu_dataa\(14),
      I2 => ex_ASel_reg_2,
      O => \mem_ALU_out_reg[0]_4\(3)
    );
\alu_result0__187_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(12),
      I1 => \^alu_dataa\(12),
      I2 => ex_ASel_reg_1,
      O => \mem_ALU_out_reg[0]_4\(2)
    );
\alu_result0__187_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(10),
      I1 => \^alu_dataa\(10),
      I2 => ex_ASel_reg_0,
      O => \mem_ALU_out_reg[0]_4\(1)
    );
\alu_result0__187_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(8),
      I1 => \^alu_dataa\(8),
      I2 => \^alu_datab\(9),
      I3 => \^alu_dataa\(9),
      O => \mem_ALU_out_reg[0]_4\(0)
    );
\alu_result0__187_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(22),
      I1 => \^alu_dataa\(22),
      I2 => \^alu_dataa\(23),
      I3 => \^alu_datab\(23),
      O => \mem_ALU_out_reg[0]_13\(3)
    );
\alu_result0__187_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(20),
      I1 => \^alu_dataa\(20),
      I2 => \^alu_dataa\(21),
      I3 => \^alu_datab\(21),
      O => \mem_ALU_out_reg[0]_13\(2)
    );
\alu_result0__187_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(18),
      I1 => \^alu_dataa\(18),
      I2 => \^alu_dataa\(19),
      I3 => \^alu_datab\(19),
      O => \mem_ALU_out_reg[0]_13\(1)
    );
\alu_result0__187_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(16),
      I1 => \^alu_dataa\(16),
      I2 => \^alu_dataa\(17),
      I3 => \^alu_datab\(17),
      O => \mem_ALU_out_reg[0]_13\(0)
    );
\alu_result0__187_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(22),
      I1 => \^alu_dataa\(22),
      I2 => \^alu_datab\(23),
      I3 => \^alu_dataa\(23),
      O => \mem_ALU_out_reg[0]_5\(3)
    );
\alu_result0__187_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(20),
      I1 => \^alu_dataa\(20),
      I2 => \^alu_datab\(21),
      I3 => \^alu_dataa\(21),
      O => \mem_ALU_out_reg[0]_5\(2)
    );
\alu_result0__187_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(18),
      I1 => \^alu_dataa\(18),
      I2 => ex_ASel_reg_4,
      O => \mem_ALU_out_reg[0]_5\(1)
    );
\alu_result0__187_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(16),
      I1 => \^alu_dataa\(16),
      I2 => ex_ASel_reg_3,
      O => \mem_ALU_out_reg[0]_5\(0)
    );
\alu_result0__187_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(30),
      I1 => \^alu_dataa\(30),
      I2 => \Execute_Unit_i/ALU_DataB__0\(31),
      I3 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out_reg[0]_11\(3)
    );
\alu_result0__187_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(28),
      I1 => \^alu_dataa\(28),
      I2 => \^alu_dataa\(29),
      I3 => \^alu_datab\(29),
      O => \mem_ALU_out_reg[0]_11\(2)
    );
\alu_result0__187_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(26),
      I1 => \^alu_dataa\(26),
      I2 => \^alu_dataa\(27),
      I3 => \^alu_datab\(27),
      O => \mem_ALU_out_reg[0]_11\(1)
    );
\alu_result0__187_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(24),
      I1 => \^alu_dataa\(24),
      I2 => \^alu_dataa\(25),
      I3 => \^alu_datab\(25),
      O => \mem_ALU_out_reg[0]_11\(0)
    );
\alu_result0__187_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(30),
      I1 => \^alu_dataa\(30),
      I2 => \Execute_Unit_i/ALU_DataB__0\(31),
      I3 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out_reg[0]_6\(3)
    );
\alu_result0__187_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(28),
      I1 => \^alu_dataa\(28),
      I2 => \^alu_datab\(29),
      I3 => \^alu_dataa\(29),
      O => \mem_ALU_out_reg[0]_6\(2)
    );
\alu_result0__187_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(26),
      I1 => \^alu_dataa\(26),
      I2 => \^alu_datab\(27),
      I3 => \^alu_dataa\(27),
      O => \mem_ALU_out_reg[0]_6\(1)
    );
\alu_result0__187_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(24),
      I1 => \^alu_dataa\(24),
      I2 => \^alu_datab\(25),
      I3 => \^alu_dataa\(25),
      O => \mem_ALU_out_reg[0]_6\(0)
    );
\alu_result0__187_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(6),
      I1 => \^alu_dataa\(6),
      I2 => \^alu_dataa\(7),
      I3 => \^alu_datab\(7),
      O => DI(3)
    );
\alu_result0__187_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(4),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(5),
      I3 => \^alu_datab\(5),
      O => DI(2)
    );
\alu_result0__187_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^alu_dataa\(2),
      I2 => \^alu_dataa\(3),
      I3 => \^alu_datab\(3),
      O => DI(1)
    );
\alu_result0__187_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(0),
      I1 => \^alu_dataa\(0),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_datab\(1),
      O => DI(0)
    );
\alu_result0__187_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(6),
      I1 => \^alu_dataa\(6),
      I2 => \^alu_datab\(7),
      I3 => \^alu_dataa\(7),
      O => \mem_ALU_out_reg[0]_3\(3)
    );
\alu_result0__187_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(4),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_datab\(5),
      I3 => \^alu_dataa\(5),
      O => \mem_ALU_out_reg[0]_3\(2)
    );
\alu_result0__187_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^alu_dataa\(2),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(3),
      O => \mem_ALU_out_reg[0]_3\(1)
    );
\alu_result0__187_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(0),
      I1 => \^alu_dataa\(0),
      I2 => \^alu_datab\(1),
      I3 => \^alu_dataa\(1),
      O => \mem_ALU_out_reg[0]_3\(0)
    );
\alu_result0__203_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(14),
      I1 => \^alu_dataa\(14),
      I2 => \^alu_dataa\(15),
      I3 => \^alu_datab\(15),
      O => \mem_ALU_out_reg[0]_8\(3)
    );
\alu_result0__203_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(12),
      I1 => \^alu_dataa\(12),
      I2 => \^alu_dataa\(13),
      I3 => \^alu_datab\(13),
      O => \mem_ALU_out_reg[0]_8\(2)
    );
\alu_result0__203_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(10),
      I1 => \^alu_dataa\(10),
      I2 => \^alu_dataa\(11),
      I3 => \^alu_datab\(11),
      O => \mem_ALU_out_reg[0]_8\(1)
    );
\alu_result0__203_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(8),
      I1 => \^alu_dataa\(8),
      I2 => \^alu_dataa\(9),
      I3 => \^alu_datab\(9),
      O => \mem_ALU_out_reg[0]_8\(0)
    );
\alu_result0__203_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(14),
      I1 => \^alu_dataa\(14),
      I2 => ex_ASel_reg_2,
      O => \mem_ALU_out_reg[0]_0\(3)
    );
\alu_result0__203_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(12),
      I1 => \^alu_dataa\(12),
      I2 => ex_ASel_reg_1,
      O => \mem_ALU_out_reg[0]_0\(2)
    );
\alu_result0__203_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(10),
      I1 => \^alu_dataa\(10),
      I2 => ex_ASel_reg_0,
      O => \mem_ALU_out_reg[0]_0\(1)
    );
\alu_result0__203_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(8),
      I1 => \^alu_dataa\(8),
      I2 => \^alu_datab\(9),
      I3 => \^alu_dataa\(9),
      O => \mem_ALU_out_reg[0]_0\(0)
    );
\alu_result0__203_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(22),
      I1 => \^alu_dataa\(22),
      I2 => \^alu_dataa\(23),
      I3 => \^alu_datab\(23),
      O => \mem_ALU_out_reg[0]_9\(3)
    );
\alu_result0__203_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(20),
      I1 => \^alu_dataa\(20),
      I2 => \^alu_dataa\(21),
      I3 => \^alu_datab\(21),
      O => \mem_ALU_out_reg[0]_9\(2)
    );
\alu_result0__203_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(18),
      I1 => \^alu_dataa\(18),
      I2 => \^alu_dataa\(19),
      I3 => \^alu_datab\(19),
      O => \mem_ALU_out_reg[0]_9\(1)
    );
\alu_result0__203_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(16),
      I1 => \^alu_dataa\(16),
      I2 => \^alu_dataa\(17),
      I3 => \^alu_datab\(17),
      O => \mem_ALU_out_reg[0]_9\(0)
    );
\alu_result0__203_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(22),
      I1 => \^alu_dataa\(22),
      I2 => \^alu_datab\(23),
      I3 => \^alu_dataa\(23),
      O => \mem_ALU_out_reg[0]_1\(3)
    );
\alu_result0__203_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(20),
      I1 => \^alu_dataa\(20),
      I2 => \^alu_datab\(21),
      I3 => \^alu_dataa\(21),
      O => \mem_ALU_out_reg[0]_1\(2)
    );
\alu_result0__203_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(18),
      I1 => \^alu_dataa\(18),
      I2 => ex_ASel_reg_4,
      O => \mem_ALU_out_reg[0]_1\(1)
    );
\alu_result0__203_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^alu_datab\(16),
      I1 => \^alu_dataa\(16),
      I2 => ex_ASel_reg_3,
      O => \mem_ALU_out_reg[0]_1\(0)
    );
\alu_result0__203_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(30),
      I1 => \^alu_dataa\(30),
      I2 => \Execute_Unit_i/ALU_DataA__0\(31),
      I3 => \Execute_Unit_i/ALU_DataB__0\(31),
      O => \mem_ALU_out_reg[0]_10\(3)
    );
\alu_result0__203_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(28),
      I1 => \^alu_dataa\(28),
      I2 => \^alu_dataa\(29),
      I3 => \^alu_datab\(29),
      O => \mem_ALU_out_reg[0]_10\(2)
    );
\alu_result0__203_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(26),
      I1 => \^alu_dataa\(26),
      I2 => \^alu_dataa\(27),
      I3 => \^alu_datab\(27),
      O => \mem_ALU_out_reg[0]_10\(1)
    );
\alu_result0__203_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(24),
      I1 => \^alu_dataa\(24),
      I2 => \^alu_dataa\(25),
      I3 => \^alu_datab\(25),
      O => \mem_ALU_out_reg[0]_10\(0)
    );
\alu_result0__203_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(30),
      I1 => \^alu_dataa\(30),
      I2 => \Execute_Unit_i/ALU_DataB__0\(31),
      I3 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out_reg[0]_2\(3)
    );
\alu_result0__203_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(28),
      I1 => \^alu_dataa\(28),
      I2 => \^alu_datab\(29),
      I3 => \^alu_dataa\(29),
      O => \mem_ALU_out_reg[0]_2\(2)
    );
\alu_result0__203_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(26),
      I1 => \^alu_dataa\(26),
      I2 => \^alu_datab\(27),
      I3 => \^alu_dataa\(27),
      O => \mem_ALU_out_reg[0]_2\(1)
    );
\alu_result0__203_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(24),
      I1 => \^alu_dataa\(24),
      I2 => \^alu_datab\(25),
      I3 => \^alu_dataa\(25),
      O => \mem_ALU_out_reg[0]_2\(0)
    );
\alu_result0__203_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(6),
      I1 => \^alu_dataa\(6),
      I2 => \^alu_dataa\(7),
      I3 => \^alu_datab\(7),
      O => \mem_ALU_out_reg[0]_7\(3)
    );
\alu_result0__203_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(4),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(5),
      I3 => \^alu_datab\(5),
      O => \mem_ALU_out_reg[0]_7\(2)
    );
\alu_result0__203_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^alu_dataa\(2),
      I2 => \^alu_dataa\(3),
      I3 => \^alu_datab\(3),
      O => \mem_ALU_out_reg[0]_7\(1)
    );
\alu_result0__203_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^alu_datab\(0),
      I1 => \^alu_dataa\(0),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_datab\(1),
      O => \mem_ALU_out_reg[0]_7\(0)
    );
\alu_result0__203_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(6),
      I1 => \^alu_dataa\(6),
      I2 => \^alu_datab\(7),
      I3 => \^alu_dataa\(7),
      O => \mem_ALU_out_reg[0]\(3)
    );
\alu_result0__203_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(4),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_datab\(5),
      I3 => \^alu_dataa\(5),
      O => \mem_ALU_out_reg[0]\(2)
    );
\alu_result0__203_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^alu_dataa\(2),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(3),
      O => \mem_ALU_out_reg[0]\(1)
    );
\alu_result0__203_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^alu_datab\(0),
      I1 => \^alu_dataa\(0),
      I2 => \^alu_datab\(1),
      I3 => \^alu_dataa\(1),
      O => \mem_ALU_out_reg[0]\(0)
    );
\alu_result0__93_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(7),
      I1 => \^mem_alu_out_reg[30]\(6),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(7),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(7),
      O => \mem_ALU_out_reg[7]\(3)
    );
\alu_result0__93_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(6),
      I1 => \^mem_alu_out_reg[30]\(5),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(6),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(6),
      O => \mem_ALU_out_reg[7]\(2)
    );
\alu_result0__93_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(5),
      I1 => \^mem_alu_out_reg[30]\(4),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(5),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(5),
      O => \mem_ALU_out_reg[7]\(1)
    );
\alu_result0__93_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(4),
      I1 => \^mem_alu_out_reg[30]\(3),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(4),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out_reg[7]\(0)
    );
\alu_result0__93_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(11),
      I1 => \^mem_alu_out_reg[30]\(10),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(11),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(11),
      O => \mem_ALU_out_reg[11]\(3)
    );
\alu_result0__93_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(10),
      I1 => \^mem_alu_out_reg[30]\(9),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(10),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(10),
      O => \mem_ALU_out_reg[11]\(2)
    );
\alu_result0__93_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(9),
      I1 => \^mem_alu_out_reg[30]\(8),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(9),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(9),
      O => \mem_ALU_out_reg[11]\(1)
    );
\alu_result0__93_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(8),
      I1 => \^mem_alu_out_reg[30]\(7),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(8),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(8),
      O => \mem_ALU_out_reg[11]\(0)
    );
\alu_result0__93_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(15),
      I1 => \^mem_alu_out_reg[30]\(14),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(15),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(15),
      O => \mem_ALU_out_reg[15]\(3)
    );
\alu_result0__93_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(14),
      I1 => \^mem_alu_out_reg[30]\(13),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(14),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(14),
      O => \mem_ALU_out_reg[15]\(2)
    );
\alu_result0__93_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(13),
      I1 => \^mem_alu_out_reg[30]\(12),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(13),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(13),
      O => \mem_ALU_out_reg[15]\(1)
    );
\alu_result0__93_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(12),
      I1 => \^mem_alu_out_reg[30]\(11),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(12),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(12),
      O => \mem_ALU_out_reg[15]\(0)
    );
\alu_result0__93_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(19),
      I1 => \^mem_alu_out_reg[30]\(18),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(19),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(19),
      O => \mem_ALU_out_reg[19]\(3)
    );
\alu_result0__93_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(18),
      I1 => \^mem_alu_out_reg[30]\(17),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(18),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(18),
      O => \mem_ALU_out_reg[19]\(2)
    );
\alu_result0__93_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(17),
      I1 => \^mem_alu_out_reg[30]\(16),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(17),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(17),
      O => \mem_ALU_out_reg[19]\(1)
    );
\alu_result0__93_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(16),
      I1 => \^mem_alu_out_reg[30]\(15),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(16),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(16),
      O => \mem_ALU_out_reg[19]\(0)
    );
\alu_result0__93_carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(23),
      I1 => \^mem_alu_out_reg[30]\(22),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(23),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(23),
      O => \mem_ALU_out_reg[23]\(3)
    );
\alu_result0__93_carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(22),
      I1 => \^mem_alu_out_reg[30]\(21),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(22),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(22),
      O => \mem_ALU_out_reg[23]\(2)
    );
\alu_result0__93_carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(21),
      I1 => \^mem_alu_out_reg[30]\(20),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(21),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(21),
      O => \mem_ALU_out_reg[23]\(1)
    );
\alu_result0__93_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(20),
      I1 => \^mem_alu_out_reg[30]\(19),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(20),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(20),
      O => \mem_ALU_out_reg[23]\(0)
    );
\alu_result0__93_carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(27),
      I1 => \^mem_alu_out_reg[30]\(26),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(27),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(27),
      O => \mem_ALU_out_reg[30]_0\(3)
    );
\alu_result0__93_carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(26),
      I1 => \^mem_alu_out_reg[30]\(25),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(26),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(26),
      O => \mem_ALU_out_reg[30]_0\(2)
    );
\alu_result0__93_carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(25),
      I1 => \^mem_alu_out_reg[30]\(24),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(25),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(25),
      O => \mem_ALU_out_reg[30]_0\(1)
    );
\alu_result0__93_carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(24),
      I1 => \^mem_alu_out_reg[30]\(23),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(24),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(24),
      O => \mem_ALU_out_reg[30]_0\(0)
    );
\alu_result0__93_carry__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(31),
      I1 => ex_DataA(31),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(31),
      I4 => \^ex_asel\,
      I5 => \Execute_Unit_i/ALU_DataB__0\(31),
      O => \mem_ALU_out_reg[30]_1\(3)
    );
\alu_result0__93_carry__6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(30),
      I1 => \^mem_alu_out_reg[30]\(29),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(30),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(30),
      O => \mem_ALU_out_reg[30]_1\(2)
    );
\alu_result0__93_carry__6_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(29),
      I1 => \^mem_alu_out_reg[30]\(28),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(29),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(29),
      O => \mem_ALU_out_reg[30]_1\(1)
    );
\alu_result0__93_carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(28),
      I1 => \^mem_alu_out_reg[30]\(27),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(28),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(28),
      O => \mem_ALU_out_reg[30]_1\(0)
    );
\alu_result0__93_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(3),
      I1 => \^mem_alu_out_reg[30]\(2),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(3),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(3),
      O => \mem_ALU_out_reg[1]_0\(3)
    );
\alu_result0__93_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(2),
      I1 => \^mem_alu_out_reg[30]\(1),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(2),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(2),
      O => \mem_ALU_out_reg[1]_0\(2)
    );
\alu_result0__93_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFC0C555503F3"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(1),
      I1 => \^mem_alu_out_reg[30]\(0),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(1),
      I4 => \^ex_asel\,
      I5 => \^alu_datab\(1),
      O => \mem_ALU_out_reg[1]_0\(1)
    );
\alu_result0__93_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_datab\(0),
      O => \mem_ALU_out_reg[1]_0\(0)
    );
\alu_result0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(7),
      I1 => \^mem_alu_out_reg[30]\(6),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(7),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(7)
    );
\alu_result0_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00E2E2E2E2"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]_0\(6),
      I1 => ForwardBSel(0),
      I2 => \wb_WBData_reg[31]\(6),
      I3 => data4(26),
      I4 => \^mem_alu_out_reg[31]\(2),
      I5 => ex_BSel,
      O => \^alu_datab\(6)
    );
\alu_result0_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00E2E2E2E2"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]_0\(5),
      I1 => ForwardBSel(0),
      I2 => \wb_WBData_reg[31]\(5),
      I3 => data4(25),
      I4 => \^mem_alu_out_reg[31]\(2),
      I5 => ex_BSel,
      O => \^alu_datab\(5)
    );
\alu_result0_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__0_i_13_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(4),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(4),
      I4 => ex_BSel,
      O => \^alu_datab\(4)
    );
\alu_result0_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFABFBFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(2),
      I1 => data4(24),
      I2 => \^mem_alu_out_reg[31]\(0),
      I3 => \^ex_rd\(4),
      I4 => \^mem_alu_out_reg[31]\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__0_i_13_n_0\
    );
\alu_result0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(6),
      I1 => \^mem_alu_out_reg[30]\(5),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(6),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(6)
    );
\alu_result0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(5),
      I1 => \^mem_alu_out_reg[30]\(4),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(5),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(5)
    );
\alu_result0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(4),
      I1 => \^mem_alu_out_reg[30]\(3),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(4),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(4)
    );
\alu_result0_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00E2E2E2E2"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]_0\(7),
      I1 => ForwardBSel(0),
      I2 => \wb_WBData_reg[31]\(7),
      I3 => data4(27),
      I4 => \^mem_alu_out_reg[31]\(2),
      I5 => ex_BSel,
      O => \^alu_datab\(7)
    );
\alu_result0_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(11),
      I1 => \^mem_alu_out_reg[30]\(10),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(11),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(11)
    );
\alu_result0_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00E2E2E2E2"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]_0\(10),
      I1 => ForwardBSel(0),
      I2 => \wb_WBData_reg[31]\(10),
      I3 => data4(30),
      I4 => \^mem_alu_out_reg[31]\(2),
      I5 => ex_BSel,
      O => \^alu_datab\(10)
    );
\alu_result0_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00E2E2E2E2"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]_0\(9),
      I1 => ForwardBSel(0),
      I2 => \wb_WBData_reg[31]\(9),
      I3 => data4(29),
      I4 => \^mem_alu_out_reg[31]\(2),
      I5 => ex_BSel,
      O => \^alu_datab\(9)
    );
\alu_result0_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00E2E2E2E2"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]_0\(8),
      I1 => ForwardBSel(0),
      I2 => \wb_WBData_reg[31]\(8),
      I3 => data4(28),
      I4 => \^mem_alu_out_reg[31]\(2),
      I5 => ex_BSel,
      O => \^alu_datab\(8)
    );
\alu_result0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(10),
      I1 => \^mem_alu_out_reg[30]\(9),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(10),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(10)
    );
\alu_result0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(9),
      I1 => \^mem_alu_out_reg[30]\(8),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(9),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(9)
    );
\alu_result0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(8),
      I1 => \^mem_alu_out_reg[30]\(7),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(8),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(8)
    );
\alu_result0_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => ex_imm(0),
      I1 => \^mem_alu_out_reg[31]_0\(11),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(11),
      I4 => ex_BSel,
      O => \^alu_datab\(11)
    );
\alu_result0_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(15),
      I1 => \^mem_alu_out_reg[30]\(14),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(15),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(15)
    );
\alu_result0_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__2_i_14_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(14),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(14),
      I4 => ex_BSel,
      O => \^alu_datab\(14)
    );
\alu_result0_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__2_i_15_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(13),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(13),
      I4 => ex_BSel,
      O => \^alu_datab\(13)
    );
\alu_result0_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__2_i_16_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(12),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(12),
      I4 => ex_BSel,
      O => \^alu_datab\(12)
    );
\alu_result0_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => \^mem_alu_out_reg[20]\(0),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__2_i_13_n_0\
    );
\alu_result0_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => data4(14),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__2_i_14_n_0\
    );
\alu_result0_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => data4(13),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__2_i_15_n_0\
    );
\alu_result0_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => data4(12),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__2_i_16_n_0\
    );
\alu_result0_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(14),
      I1 => \^mem_alu_out_reg[30]\(13),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(14),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(14)
    );
\alu_result0_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(13),
      I1 => \^mem_alu_out_reg[30]\(12),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(13),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(13)
    );
\alu_result0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(12),
      I1 => \^mem_alu_out_reg[30]\(11),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(12),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(12)
    );
\alu_result0_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__2_i_13_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(15),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(15),
      I4 => ex_BSel,
      O => \^alu_datab\(15)
    );
\alu_result0_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(19),
      I1 => \^mem_alu_out_reg[30]\(18),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(19),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(19)
    );
\alu_result0_carry__3_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__3_i_14_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(18),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(18),
      I4 => ex_BSel,
      O => \^alu_datab\(18)
    );
\alu_result0_carry__3_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__3_i_15_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(17),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(17),
      I4 => ex_BSel,
      O => \^alu_datab\(17)
    );
\alu_result0_carry__3_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__3_i_16_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(16),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(16),
      I4 => ex_BSel,
      O => \^alu_datab\(16)
    );
\alu_result0_carry__3_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => ex_rs1(4),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__3_i_13_n_0\
    );
\alu_result0_carry__3_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => \^mem_alu_out_reg[20]\(3),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__3_i_14_n_0\
    );
\alu_result0_carry__3_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => \^mem_alu_out_reg[20]\(2),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__3_i_15_n_0\
    );
\alu_result0_carry__3_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B0F7BFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(0),
      I1 => \^mem_alu_out_reg[20]\(1),
      I2 => \^mem_alu_out_reg[31]\(2),
      I3 => \^mem_alu_out_reg[31]\(1),
      I4 => \^mem_alu_out_reg[20]_0\(1),
      I5 => ex_BSel,
      O => \alu_result0_carry__3_i_16_n_0\
    );
\alu_result0_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(18),
      I1 => \^mem_alu_out_reg[30]\(17),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(18),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(18)
    );
\alu_result0_carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(17),
      I1 => \^mem_alu_out_reg[30]\(16),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(17),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(17)
    );
\alu_result0_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(16),
      I1 => \^mem_alu_out_reg[30]\(15),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(16),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(16)
    );
\alu_result0_carry__3_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => \alu_result0_carry__3_i_13_n_0\,
      I1 => \^mem_alu_out_reg[31]_0\(19),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(19),
      I4 => ex_BSel,
      O => \^alu_datab\(19)
    );
\alu_result0_carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(23),
      I1 => \^mem_alu_out_reg[30]\(22),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(23),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(23)
    );
\alu_result0_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(22),
      I1 => \^mem_alu_out_reg[30]\(21),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(22),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(22)
    );
\alu_result0_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(21),
      I1 => \^mem_alu_out_reg[30]\(20),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(21),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(21)
    );
\alu_result0_carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(20),
      I1 => \^mem_alu_out_reg[30]\(19),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(20),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(20)
    );
\alu_result0_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(27),
      I1 => \^mem_alu_out_reg[30]\(26),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(27),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(27)
    );
\alu_result0_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(26),
      I1 => \^mem_alu_out_reg[30]\(25),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(26),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(26)
    );
\alu_result0_carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(25),
      I1 => \^mem_alu_out_reg[30]\(24),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(25),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(25)
    );
\alu_result0_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(24),
      I1 => \^mem_alu_out_reg[30]\(23),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(24),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(24)
    );
\alu_result0_carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(30),
      I1 => \^mem_alu_out_reg[30]\(29),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(30),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(30)
    );
\alu_result0_carry__6_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(28),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(8),
      I5 => ex_BSel,
      O => \^alu_datab\(28)
    );
\alu_result0_carry__6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(29),
      I1 => \^mem_alu_out_reg[30]\(28),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(29),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(29)
    );
\alu_result0_carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(28),
      I1 => \^mem_alu_out_reg[30]\(27),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(28),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(28)
    );
\alu_result0_carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => \^ex_asel\,
      I1 => \wb_WBData_reg[31]\(31),
      I2 => ForwardASel(0),
      I3 => ex_DataA(31),
      I4 => \^mem_pc_reg[31]\(31),
      I5 => \Execute_Unit_i/ALU_DataB__0\(31),
      O => \mem_ALU_out_reg[30]_2\(0)
    );
\alu_result0_carry__6_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(30),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(10),
      I5 => ex_BSel,
      O => \^alu_datab\(30)
    );
\alu_result0_carry__6_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(29),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(9),
      I5 => ex_BSel,
      O => \^alu_datab\(29)
    );
alu_result0_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(3),
      I1 => \^mem_alu_out_reg[30]\(2),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(3),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(3)
    );
alu_result0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => alu_result0_carry_i_16_n_0,
      I1 => \^mem_alu_out_reg[31]_0\(3),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(3),
      I4 => ex_BSel,
      O => \^alu_datab\(3)
    );
alu_result0_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => alu_result0_carry_i_17_n_0,
      I1 => \^mem_alu_out_reg[31]_0\(2),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(2),
      I4 => ex_BSel,
      O => \^alu_datab\(2)
    );
alu_result0_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => alu_result0_carry_i_18_n_0,
      I1 => \^mem_alu_out_reg[31]_0\(1),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(1),
      I4 => ex_BSel,
      O => \^alu_datab\(1)
    );
alu_result0_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FD5D"
    )
        port map (
      I0 => alu_result0_carry_i_19_n_0,
      I1 => \^mem_alu_out_reg[31]_0\(0),
      I2 => ForwardBSel(0),
      I3 => \wb_WBData_reg[31]\(0),
      I4 => ex_BSel,
      O => \^alu_datab\(0)
    );
alu_result0_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ex_rs1(4),
      I1 => \wb_rd_reg[4]\(0),
      O => \mem_ALU_out_reg[20]_1\
    );
alu_result0_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFABFBFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(2),
      I1 => data4(23),
      I2 => \^mem_alu_out_reg[31]\(0),
      I3 => \^ex_rd\(3),
      I4 => \^mem_alu_out_reg[31]\(1),
      I5 => ex_BSel,
      O => alu_result0_carry_i_16_n_0
    );
alu_result0_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFABFBFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(2),
      I1 => data4(22),
      I2 => \^mem_alu_out_reg[31]\(0),
      I3 => \^ex_rd\(2),
      I4 => \^mem_alu_out_reg[31]\(1),
      I5 => ex_BSel,
      O => alu_result0_carry_i_17_n_0
    );
alu_result0_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFABFBFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(2),
      I1 => data4(21),
      I2 => \^mem_alu_out_reg[31]\(0),
      I3 => \^ex_rd\(1),
      I4 => \^mem_alu_out_reg[31]\(1),
      I5 => ex_BSel,
      O => alu_result0_carry_i_18_n_0
    );
alu_result0_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(2),
      I1 => \^mem_alu_out_reg[31]\(1),
      I2 => \^ex_rd\(0),
      I3 => \^mem_alu_out_reg[31]\(0),
      I4 => \^mem_alu_out_reg[20]_0\(0),
      I5 => ex_BSel,
      O => alu_result0_carry_i_19_n_0
    );
alu_result0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(2),
      I1 => \^mem_alu_out_reg[30]\(1),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(2),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(2)
    );
alu_result0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(1),
      I1 => \^mem_alu_out_reg[30]\(0),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(1),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(1)
    );
alu_result0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(0),
      I1 => ex_DataA(0),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(0),
      I4 => \^ex_asel\,
      O => \^alu_dataa\(0)
    );
\ex_ALUSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[14]\(0),
      Q => \^mem_alu_out_reg[1]\(0),
      R => p_0_in
    );
\ex_ALUSel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[14]\(1),
      Q => ex_ALUSel(1),
      R => p_0_in
    );
\ex_ALUSel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[14]\(2),
      Q => ex_ALUSel(2),
      R => p_0_in
    );
\ex_ALUSel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[14]\(3),
      Q => ex_ALUSel(3),
      R => p_0_in
    );
ex_ASel_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => id_ASel,
      Q => \^ex_asel\,
      R => p_0_in
    );
ex_BSel_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => id_BSel,
      Q => ex_BSel,
      R => p_0_in
    );
ex_BrUn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => id_BrUn,
      Q => ex_BrUn,
      R => p_0_in
    );
\ex_DataA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(0),
      Q => ex_DataA(0),
      R => p_0_in
    );
\ex_DataA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(10),
      Q => \^mem_alu_out_reg[30]\(9),
      R => p_0_in
    );
\ex_DataA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(11),
      Q => \^mem_alu_out_reg[30]\(10),
      R => p_0_in
    );
\ex_DataA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(12),
      Q => \^mem_alu_out_reg[30]\(11),
      R => p_0_in
    );
\ex_DataA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(13),
      Q => \^mem_alu_out_reg[30]\(12),
      R => p_0_in
    );
\ex_DataA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(14),
      Q => \^mem_alu_out_reg[30]\(13),
      R => p_0_in
    );
\ex_DataA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(15),
      Q => \^mem_alu_out_reg[30]\(14),
      R => p_0_in
    );
\ex_DataA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(16),
      Q => \^mem_alu_out_reg[30]\(15),
      R => p_0_in
    );
\ex_DataA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(17),
      Q => \^mem_alu_out_reg[30]\(16),
      R => p_0_in
    );
\ex_DataA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(18),
      Q => \^mem_alu_out_reg[30]\(17),
      R => p_0_in
    );
\ex_DataA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(19),
      Q => \^mem_alu_out_reg[30]\(18),
      R => p_0_in
    );
\ex_DataA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(1),
      Q => \^mem_alu_out_reg[30]\(0),
      R => p_0_in
    );
\ex_DataA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(20),
      Q => \^mem_alu_out_reg[30]\(19),
      R => p_0_in
    );
\ex_DataA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(21),
      Q => \^mem_alu_out_reg[30]\(20),
      R => p_0_in
    );
\ex_DataA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(22),
      Q => \^mem_alu_out_reg[30]\(21),
      R => p_0_in
    );
\ex_DataA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(23),
      Q => \^mem_alu_out_reg[30]\(22),
      R => p_0_in
    );
\ex_DataA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(24),
      Q => \^mem_alu_out_reg[30]\(23),
      R => p_0_in
    );
\ex_DataA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(25),
      Q => \^mem_alu_out_reg[30]\(24),
      R => p_0_in
    );
\ex_DataA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(26),
      Q => \^mem_alu_out_reg[30]\(25),
      R => p_0_in
    );
\ex_DataA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(27),
      Q => \^mem_alu_out_reg[30]\(26),
      R => p_0_in
    );
\ex_DataA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(28),
      Q => \^mem_alu_out_reg[30]\(27),
      R => p_0_in
    );
\ex_DataA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(29),
      Q => \^mem_alu_out_reg[30]\(28),
      R => p_0_in
    );
\ex_DataA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(2),
      Q => \^mem_alu_out_reg[30]\(1),
      R => p_0_in
    );
\ex_DataA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(30),
      Q => \^mem_alu_out_reg[30]\(29),
      R => p_0_in
    );
\ex_DataA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(31),
      Q => ex_DataA(31),
      R => p_0_in
    );
\ex_DataA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(3),
      Q => \^mem_alu_out_reg[30]\(2),
      R => p_0_in
    );
\ex_DataA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(4),
      Q => \^mem_alu_out_reg[30]\(3),
      R => p_0_in
    );
\ex_DataA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(5),
      Q => \^mem_alu_out_reg[30]\(4),
      R => p_0_in
    );
\ex_DataA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(6),
      Q => \^mem_alu_out_reg[30]\(5),
      R => p_0_in
    );
\ex_DataA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(7),
      Q => \^mem_alu_out_reg[30]\(6),
      R => p_0_in
    );
\ex_DataA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(8),
      Q => \^mem_alu_out_reg[30]\(7),
      R => p_0_in
    );
\ex_DataA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[19]\(9),
      Q => \^mem_alu_out_reg[30]\(8),
      R => p_0_in
    );
\ex_DataB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(0),
      Q => \^mem_alu_out_reg[31]_0\(0),
      R => p_0_in
    );
\ex_DataB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(10),
      Q => \^mem_alu_out_reg[31]_0\(10),
      R => p_0_in
    );
\ex_DataB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(11),
      Q => \^mem_alu_out_reg[31]_0\(11),
      R => p_0_in
    );
\ex_DataB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(12),
      Q => \^mem_alu_out_reg[31]_0\(12),
      R => p_0_in
    );
\ex_DataB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(13),
      Q => \^mem_alu_out_reg[31]_0\(13),
      R => p_0_in
    );
\ex_DataB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(14),
      Q => \^mem_alu_out_reg[31]_0\(14),
      R => p_0_in
    );
\ex_DataB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(15),
      Q => \^mem_alu_out_reg[31]_0\(15),
      R => p_0_in
    );
\ex_DataB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(16),
      Q => \^mem_alu_out_reg[31]_0\(16),
      R => p_0_in
    );
\ex_DataB_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(17),
      Q => \^mem_alu_out_reg[31]_0\(17),
      R => p_0_in
    );
\ex_DataB_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(18),
      Q => \^mem_alu_out_reg[31]_0\(18),
      R => p_0_in
    );
\ex_DataB_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(19),
      Q => \^mem_alu_out_reg[31]_0\(19),
      R => p_0_in
    );
\ex_DataB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(1),
      Q => \^mem_alu_out_reg[31]_0\(1),
      R => p_0_in
    );
\ex_DataB_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(20),
      Q => \^mem_alu_out_reg[31]_0\(20),
      R => p_0_in
    );
\ex_DataB_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(21),
      Q => \^mem_alu_out_reg[31]_0\(21),
      R => p_0_in
    );
\ex_DataB_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(22),
      Q => \^mem_alu_out_reg[31]_0\(22),
      R => p_0_in
    );
\ex_DataB_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(23),
      Q => \^mem_alu_out_reg[31]_0\(23),
      R => p_0_in
    );
\ex_DataB_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(24),
      Q => \^mem_alu_out_reg[31]_0\(24),
      R => p_0_in
    );
\ex_DataB_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(25),
      Q => \^mem_alu_out_reg[31]_0\(25),
      R => p_0_in
    );
\ex_DataB_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(26),
      Q => \^mem_alu_out_reg[31]_0\(26),
      R => p_0_in
    );
\ex_DataB_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(27),
      Q => \^mem_alu_out_reg[31]_0\(27),
      R => p_0_in
    );
\ex_DataB_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(28),
      Q => \^mem_alu_out_reg[31]_0\(28),
      R => p_0_in
    );
\ex_DataB_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(29),
      Q => \^mem_alu_out_reg[31]_0\(29),
      R => p_0_in
    );
\ex_DataB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(2),
      Q => \^mem_alu_out_reg[31]_0\(2),
      R => p_0_in
    );
\ex_DataB_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(30),
      Q => \^mem_alu_out_reg[31]_0\(30),
      R => p_0_in
    );
\ex_DataB_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(31),
      Q => \^mem_alu_out_reg[31]_0\(31),
      R => p_0_in
    );
\ex_DataB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(3),
      Q => \^mem_alu_out_reg[31]_0\(3),
      R => p_0_in
    );
\ex_DataB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(4),
      Q => \^mem_alu_out_reg[31]_0\(4),
      R => p_0_in
    );
\ex_DataB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(5),
      Q => \^mem_alu_out_reg[31]_0\(5),
      R => p_0_in
    );
\ex_DataB_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(6),
      Q => \^mem_alu_out_reg[31]_0\(6),
      R => p_0_in
    );
\ex_DataB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(7),
      Q => \^mem_alu_out_reg[31]_0\(7),
      R => p_0_in
    );
\ex_DataB_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(8),
      Q => \^mem_alu_out_reg[31]_0\(8),
      R => p_0_in
    );
\ex_DataB_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wb_WBData_reg[31]_0\(9),
      Q => \^mem_alu_out_reg[31]_0\(9),
      R => p_0_in
    );
\ex_ForwardDataB[31]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ex_rs2(4),
      I1 => \wb_rd_reg[4]\(0),
      O => \mem_ALU_out_reg[20]_2\
    );
\ex_ImmSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[2]\(0),
      Q => \^mem_alu_out_reg[31]\(0),
      R => p_0_in
    );
\ex_ImmSel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[2]\(1),
      Q => \^mem_alu_out_reg[31]\(1),
      R => p_0_in
    );
\ex_ImmSel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[2]\(2),
      Q => \^mem_alu_out_reg[31]\(2),
      R => p_0_in
    );
ex_MemRW_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => id_MemRW,
      Q => ex_MemRW,
      R => p_0_in
    );
ex_RegWEn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => id_RegWEn,
      Q => ex_RegWEn,
      R => p_0_in
    );
\ex_WBSel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[6]\(0),
      Q => \mem_WBSel_reg[1]\(0),
      R => p_0_in
    );
\ex_WBSel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[6]\(1),
      Q => \mem_WBSel_reg[1]\(1),
      R => p_0_in
    );
\ex_inst_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(5),
      Q => data4(12),
      R => p_0_in
    );
\ex_inst_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(6),
      Q => data4(13),
      R => p_0_in
    );
\ex_inst_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(7),
      Q => data4(14),
      R => p_0_in
    );
\ex_inst_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(13),
      Q => \^mem_alu_out_reg[20]_0\(0),
      R => p_0_in
    );
\ex_inst_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(14),
      Q => data4(21),
      R => p_0_in
    );
\ex_inst_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(15),
      Q => data4(22),
      R => p_0_in
    );
\ex_inst_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(16),
      Q => data4(23),
      R => p_0_in
    );
\ex_inst_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(17),
      Q => data4(24),
      R => p_0_in
    );
\ex_inst_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(18),
      Q => data4(25),
      R => p_0_in
    );
\ex_inst_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(19),
      Q => data4(26),
      R => p_0_in
    );
\ex_inst_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(20),
      Q => data4(27),
      R => p_0_in
    );
\ex_inst_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(21),
      Q => data4(28),
      R => p_0_in
    );
\ex_inst_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(22),
      Q => data4(29),
      R => p_0_in
    );
\ex_inst_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(23),
      Q => data4(30),
      R => p_0_in
    );
\ex_inst_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(24),
      Q => \^mem_alu_out_reg[20]_0\(1),
      R => p_0_in
    );
\ex_pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(0),
      Q => \^mem_pc_reg[31]\(0),
      R => p_0_in
    );
\ex_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(10),
      Q => \^mem_pc_reg[31]\(10),
      R => p_0_in
    );
\ex_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(11),
      Q => \^mem_pc_reg[31]\(11),
      R => p_0_in
    );
\ex_pc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(12),
      Q => \^mem_pc_reg[31]\(12),
      R => p_0_in
    );
\ex_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(13),
      Q => \^mem_pc_reg[31]\(13),
      R => p_0_in
    );
\ex_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(14),
      Q => \^mem_pc_reg[31]\(14),
      R => p_0_in
    );
\ex_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(15),
      Q => \^mem_pc_reg[31]\(15),
      R => p_0_in
    );
\ex_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(16),
      Q => \^mem_pc_reg[31]\(16),
      R => p_0_in
    );
\ex_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(17),
      Q => \^mem_pc_reg[31]\(17),
      R => p_0_in
    );
\ex_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(18),
      Q => \^mem_pc_reg[31]\(18),
      R => p_0_in
    );
\ex_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(19),
      Q => \^mem_pc_reg[31]\(19),
      R => p_0_in
    );
\ex_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(1),
      Q => \^mem_pc_reg[31]\(1),
      R => p_0_in
    );
\ex_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(20),
      Q => \^mem_pc_reg[31]\(20),
      R => p_0_in
    );
\ex_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(21),
      Q => \^mem_pc_reg[31]\(21),
      R => p_0_in
    );
\ex_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(22),
      Q => \^mem_pc_reg[31]\(22),
      R => p_0_in
    );
\ex_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(23),
      Q => \^mem_pc_reg[31]\(23),
      R => p_0_in
    );
\ex_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(24),
      Q => \^mem_pc_reg[31]\(24),
      R => p_0_in
    );
\ex_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(25),
      Q => \^mem_pc_reg[31]\(25),
      R => p_0_in
    );
\ex_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(26),
      Q => \^mem_pc_reg[31]\(26),
      R => p_0_in
    );
\ex_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(27),
      Q => \^mem_pc_reg[31]\(27),
      R => p_0_in
    );
\ex_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(28),
      Q => \^mem_pc_reg[31]\(28),
      R => p_0_in
    );
\ex_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(29),
      Q => \^mem_pc_reg[31]\(29),
      R => p_0_in
    );
\ex_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(2),
      Q => \^mem_pc_reg[31]\(2),
      R => p_0_in
    );
\ex_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(30),
      Q => \^mem_pc_reg[31]\(30),
      R => p_0_in
    );
\ex_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(31),
      Q => \^mem_pc_reg[31]\(31),
      R => p_0_in
    );
\ex_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(3),
      Q => \^mem_pc_reg[31]\(3),
      R => p_0_in
    );
\ex_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(4),
      Q => \^mem_pc_reg[31]\(4),
      R => p_0_in
    );
\ex_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(5),
      Q => \^mem_pc_reg[31]\(5),
      R => p_0_in
    );
\ex_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(6),
      Q => \^mem_pc_reg[31]\(6),
      R => p_0_in
    );
\ex_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(7),
      Q => \^mem_pc_reg[31]\(7),
      R => p_0_in
    );
\ex_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(8),
      Q => \^mem_pc_reg[31]\(8),
      R => p_0_in
    );
\ex_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_pc_reg[31]\(9),
      Q => \^mem_pc_reg[31]\(9),
      R => p_0_in
    );
\ex_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \^ex_rd\(0),
      R => p_0_in
    );
\ex_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => \^ex_rd\(1),
      R => p_0_in
    );
\ex_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => \^ex_rd\(2),
      R => p_0_in
    );
\ex_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => \^ex_rd\(3),
      R => p_0_in
    );
\ex_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => \^ex_rd\(4),
      R => p_0_in
    );
\ex_rs1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(8),
      Q => \^mem_alu_out_reg[20]\(0),
      R => p_0_in
    );
\ex_rs1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(9),
      Q => \^mem_alu_out_reg[20]\(1),
      R => p_0_in
    );
\ex_rs1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(10),
      Q => \^mem_alu_out_reg[20]\(2),
      R => p_0_in
    );
\ex_rs1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(11),
      Q => \^mem_alu_out_reg[20]\(3),
      R => p_0_in
    );
\ex_rs1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(12),
      Q => ex_rs1(4),
      R => p_0_in
    );
\ex_rs2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[24]\(0),
      Q => \mem_ALU_out_reg[20]_3\(0),
      R => p_0_in
    );
\ex_rs2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[24]\(1),
      Q => \mem_ALU_out_reg[20]_3\(1),
      R => p_0_in
    );
\ex_rs2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[24]\(2),
      Q => \mem_ALU_out_reg[20]_3\(2),
      R => p_0_in
    );
\ex_rs2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[24]\(3),
      Q => \mem_ALU_out_reg[20]_3\(3),
      R => p_0_in
    );
\ex_rs2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \id_inst_reg[24]\(4),
      Q => ex_rs2(4),
      R => p_0_in
    );
\mem_ALU_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[0]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[0]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[0]_i_4_n_0\,
      O => \^d\(0)
    );
\mem_ALU_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(0),
      I1 => \^alu_dataa\(0),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[0]_i_2_n_0\
    );
\mem_ALU_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F066F0FFF066F000"
    )
        port map (
      I0 => \^alu_datab\(0),
      I1 => \^alu_dataa\(0),
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(0),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \ex_inst_reg[31]_0\(0),
      O => \mem_ALU_out[0]_i_3_n_0\
    );
\mem_ALU_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ex_inst_reg[31]_1\(0),
      I1 => \mem_ALU_out[0]_i_6_n_0\,
      I2 => ex_ALUSel(1),
      I3 => \ex_pc_reg[3]_0\(0),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => O(0),
      O => \mem_ALU_out[0]_i_4_n_0\
    );
\mem_ALU_out[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[1]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[0]_i_7_n_0\,
      I3 => \^alu_datab\(1),
      I4 => \mem_ALU_out[0]_i_8_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(0)
    );
\mem_ALU_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^alu_datab\(1),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(0),
      I3 => \^alu_datab\(4),
      I4 => \^alu_datab\(2),
      I5 => \^alu_datab\(0),
      O => \mem_ALU_out[0]_i_6_n_0\
    );
\mem_ALU_out[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_10_n_0\,
      I1 => \^alu_datab\(2),
      I2 => \mem_ALU_out[2]_i_10_n_0\,
      O => \mem_ALU_out[0]_i_7_n_0\
    );
\mem_ALU_out[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[4]_i_10_n_0\,
      I1 => \^alu_datab\(2),
      I2 => \mem_ALU_out[0]_i_9_n_0\,
      O => \mem_ALU_out[0]_i_8_n_0\
    );
\mem_ALU_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(24),
      I1 => \^alu_dataa\(8),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(16),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(0),
      O => \mem_ALU_out[0]_i_9_n_0\
    );
\mem_ALU_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[10]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[10]_i_4_n_0\,
      O => \^d\(10)
    );
\mem_ALU_out[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \^alu_dataa\(3),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(7),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[10]_i_10_n_0\
    );
\mem_ALU_out[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(18),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(26),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(10),
      O => \mem_ALU_out[10]_i_11_n_0\
    );
\mem_ALU_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(10),
      I1 => \^alu_dataa\(10),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[10]_i_2_n_0\
    );
\mem_ALU_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(10),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(10),
      I5 => \^alu_datab\(10),
      O => \mem_ALU_out[10]_i_3_n_0\
    );
\mem_ALU_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[11]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[10]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_11\,
      O => \mem_ALU_out[10]_i_4_n_0\
    );
\mem_ALU_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[10]_i_5_n_0\
    );
\mem_ALU_out[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[11]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[10]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(10)
    );
\mem_ALU_out[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_10_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[12]_i_10_n_0\,
      O => \mem_ALU_out[10]_i_7_n_0\
    );
\mem_ALU_out[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_12_n_0\,
      I1 => \mem_ALU_out[12]_i_11_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[14]_i_11_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[10]_i_11_n_0\,
      O => \mem_ALU_out[10]_i_9_n_0\
    );
\mem_ALU_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[11]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[11]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[11]_i_4_n_0\,
      O => \^d\(11)
    );
\mem_ALU_out[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[17]_i_13_n_0\,
      I1 => \mem_ALU_out[13]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[15]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[11]_i_12_n_0\,
      O => \mem_ALU_out[11]_i_10_n_0\
    );
\mem_ALU_out[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(4),
      I1 => \^alu_datab\(2),
      I2 => \^alu_dataa\(0),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(8),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[11]_i_11_n_0\
    );
\mem_ALU_out[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(19),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(27),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(11),
      O => \mem_ALU_out[11]_i_12_n_0\
    );
\mem_ALU_out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(11),
      I1 => \^alu_dataa\(11),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[11]_i_2_n_0\
    );
\mem_ALU_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[11]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(11),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[11]_i_7_n_0\,
      O => \mem_ALU_out[11]_i_3_n_0\
    );
\mem_ALU_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[11]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_10\,
      O => \mem_ALU_out[11]_i_4_n_0\
    );
\mem_ALU_out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E0000100"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(1),
      I2 => \^alu_dataa\(2),
      I3 => \Execute_Unit_i/ALU_DataA__0\(31),
      I4 => \^alu_dataa\(4),
      I5 => \^alu_dataa\(3),
      O => \mem_ALU_out[11]_i_5_n_0\
    );
\mem_ALU_out[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[11]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(11)
    );
\mem_ALU_out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(11),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(11),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(10),
      I5 => \^mem_pc_reg[31]\(11),
      O => \mem_ALU_out[11]_i_7_n_0\
    );
\mem_ALU_out[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[11]_i_11_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[13]_i_11_n_0\,
      O => \mem_ALU_out[11]_i_8_n_0\
    );
\mem_ALU_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[12]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[12]_i_4_n_0\,
      O => \^d\(12)
    );
\mem_ALU_out[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(5),
      I1 => \^alu_datab\(2),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(9),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[12]_i_10_n_0\
    );
\mem_ALU_out[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(20),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(28),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(12),
      O => \mem_ALU_out[12]_i_11_n_0\
    );
\mem_ALU_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(12),
      I1 => \^alu_dataa\(12),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[12]_i_2_n_0\
    );
\mem_ALU_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(12),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(12),
      I5 => \^alu_datab\(12),
      O => \mem_ALU_out[12]_i_3_n_0\
    );
\mem_ALU_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[13]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[12]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_9\,
      O => \mem_ALU_out[12]_i_4_n_0\
    );
\mem_ALU_out[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(3),
      O => \mem_ALU_out[12]_i_5_n_0\
    );
\mem_ALU_out[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[13]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[12]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(12)
    );
\mem_ALU_out[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_10_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[14]_i_10_n_0\,
      O => \mem_ALU_out[12]_i_7_n_0\
    );
\mem_ALU_out[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_12_n_0\,
      I1 => \mem_ALU_out[14]_i_11_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[16]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[12]_i_11_n_0\,
      O => \mem_ALU_out[12]_i_9_n_0\
    );
\mem_ALU_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[13]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[13]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[13]_i_4_n_0\,
      O => \^d\(13)
    );
\mem_ALU_out[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_22_n_0\,
      I1 => \mem_ALU_out[15]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[17]_i_13_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[13]_i_12_n_0\,
      O => \mem_ALU_out[13]_i_10_n_0\
    );
\mem_ALU_out[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(6),
      I1 => \^alu_datab\(2),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(10),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[13]_i_11_n_0\
    );
\mem_ALU_out[13]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(21),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(29),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(13),
      O => \mem_ALU_out[13]_i_12_n_0\
    );
\mem_ALU_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(13),
      I1 => \^alu_dataa\(13),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[13]_i_2_n_0\
    );
\mem_ALU_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[13]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(13),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[13]_i_7_n_0\,
      O => \mem_ALU_out[13]_i_3_n_0\
    );
\mem_ALU_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[13]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_8\,
      O => \mem_ALU_out[13]_i_4_n_0\
    );
\mem_ALU_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F0008010"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(1),
      I2 => \Execute_Unit_i/ALU_DataA__0\(31),
      I3 => \^alu_dataa\(4),
      I4 => \^alu_dataa\(2),
      I5 => \^alu_dataa\(3),
      O => \mem_ALU_out[13]_i_5_n_0\
    );
\mem_ALU_out[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[13]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(13)
    );
\mem_ALU_out[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(13),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(13),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(12),
      I5 => \^mem_pc_reg[31]\(13),
      O => \mem_ALU_out[13]_i_7_n_0\
    );
\mem_ALU_out[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[13]_i_11_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[15]_i_11_n_0\,
      I3 => \^alu_datab\(2),
      I4 => \mem_ALU_out[19]_i_17_n_0\,
      O => \mem_ALU_out[13]_i_8_n_0\
    );
\mem_ALU_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[14]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[14]_i_4_n_0\,
      O => \^d\(14)
    );
\mem_ALU_out[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(7),
      I1 => \^alu_datab\(2),
      I2 => \^alu_dataa\(3),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(11),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[14]_i_10_n_0\
    );
\mem_ALU_out[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(22),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(30),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(14),
      O => \mem_ALU_out[14]_i_11_n_0\
    );
\mem_ALU_out[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(14),
      I1 => \^alu_dataa\(14),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[14]_i_2_n_0\
    );
\mem_ALU_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(14),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(14),
      I5 => \^alu_datab\(14),
      O => \mem_ALU_out[14]_i_3_n_0\
    );
\mem_ALU_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[15]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[14]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_7\,
      O => \mem_ALU_out[14]_i_4_n_0\
    );
\mem_ALU_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[14]_i_5_n_0\
    );
\mem_ALU_out[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[15]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[14]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(14)
    );
\mem_ALU_out[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_10_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[16]_i_10_n_0\,
      I3 => \^alu_datab\(2),
      I4 => \mem_ALU_out[19]_i_13_n_0\,
      O => \mem_ALU_out[14]_i_7_n_0\
    );
\mem_ALU_out[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_11_n_0\,
      I1 => \mem_ALU_out[16]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[18]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[14]_i_11_n_0\,
      O => \mem_ALU_out[14]_i_9_n_0\
    );
\mem_ALU_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[15]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[15]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[15]_i_4_n_0\,
      O => \^d\(15)
    );
\mem_ALU_out[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[17]_i_12_n_0\,
      I1 => \mem_ALU_out[17]_i_13_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_22_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[15]_i_12_n_0\,
      O => \mem_ALU_out[15]_i_10_n_0\
    );
\mem_ALU_out[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(8),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[15]_i_11_n_0\
    );
\mem_ALU_out[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(23),
      I1 => \^alu_datab\(3),
      I2 => \Execute_Unit_i/ALU_DataA__0\(31),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(15),
      O => \mem_ALU_out[15]_i_12_n_0\
    );
\mem_ALU_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(15),
      I1 => \^alu_dataa\(15),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[15]_i_2_n_0\
    );
\mem_ALU_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[15]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(15),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[15]_i_7_n_0\,
      O => \mem_ALU_out[15]_i_3_n_0\
    );
\mem_ALU_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[15]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_6\,
      O => \mem_ALU_out[15]_i_4_n_0\
    );
\mem_ALU_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(0),
      I5 => \^alu_dataa\(3),
      O => \mem_ALU_out[15]_i_5_n_0\
    );
\mem_ALU_out[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[15]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(15)
    );
\mem_ALU_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(15),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(15),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(14),
      I5 => \^mem_pc_reg[31]\(15),
      O => \mem_ALU_out[15]_i_7_n_0\
    );
\mem_ALU_out[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[15]_i_11_n_0\,
      I1 => \mem_ALU_out[19]_i_17_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[17]_i_11_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[19]_i_19_n_0\,
      O => \mem_ALU_out[15]_i_8_n_0\
    );
\mem_ALU_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[16]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[16]_i_4_n_0\,
      O => \^d\(16)
    );
\mem_ALU_out[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(1),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(9),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[16]_i_10_n_0\
    );
\mem_ALU_out[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(28),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(20),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[16]_i_11_n_0\
    );
\mem_ALU_out[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(24),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(16),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[16]_i_12_n_0\
    );
\mem_ALU_out[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(16),
      I1 => \^alu_dataa\(16),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[16]_i_2_n_0\
    );
\mem_ALU_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(16),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(16),
      I5 => \^alu_datab\(16),
      O => \mem_ALU_out[16]_i_3_n_0\
    );
\mem_ALU_out[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[17]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[16]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_29\,
      O => \mem_ALU_out[16]_i_4_n_0\
    );
\mem_ALU_out[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      O => \mem_ALU_out[16]_i_5_n_0\
    );
\mem_ALU_out[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[17]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[16]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(16)
    );
\mem_ALU_out[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_10_n_0\,
      I1 => \mem_ALU_out[19]_i_13_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[18]_i_10_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[19]_i_15_n_0\,
      O => \mem_ALU_out[16]_i_7_n_0\
    );
\mem_ALU_out[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_11_n_0\,
      I1 => \mem_ALU_out[18]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[16]_i_11_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[16]_i_12_n_0\,
      O => \mem_ALU_out[16]_i_9_n_0\
    );
\mem_ALU_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[17]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[17]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[17]_i_4_n_0\,
      O => \^d\(17)
    );
\mem_ALU_out[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_21_n_0\,
      I1 => \mem_ALU_out[19]_i_22_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[17]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[17]_i_13_n_0\,
      O => \mem_ALU_out[17]_i_10_n_0\
    );
\mem_ALU_out[17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(2),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(10),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[17]_i_11_n_0\
    );
\mem_ALU_out[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(29),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(21),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[17]_i_12_n_0\
    );
\mem_ALU_out[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(25),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(17),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[17]_i_13_n_0\
    );
\mem_ALU_out[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(17),
      I1 => \^alu_dataa\(17),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[17]_i_2_n_0\
    );
\mem_ALU_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[17]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(17),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[17]_i_7_n_0\,
      O => \mem_ALU_out[17]_i_3_n_0\
    );
\mem_ALU_out[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[17]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_28\,
      O => \mem_ALU_out[17]_i_4_n_0\
    );
\mem_ALU_out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF0100000000"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(1),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(4),
      I4 => \^alu_dataa\(3),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[17]_i_5_n_0\
    );
\mem_ALU_out[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[17]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(17)
    );
\mem_ALU_out[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(17),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(17),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(16),
      I5 => \^mem_pc_reg[31]\(17),
      O => \mem_ALU_out[17]_i_7_n_0\
    );
\mem_ALU_out[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[17]_i_11_n_0\,
      I1 => \mem_ALU_out[19]_i_19_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_17_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[19]_i_18_n_0\,
      O => \mem_ALU_out[17]_i_8_n_0\
    );
\mem_ALU_out[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[18]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[18]_i_4_n_0\,
      O => \^d\(18)
    );
\mem_ALU_out[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(3),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(11),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[18]_i_10_n_0\
    );
\mem_ALU_out[18]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(30),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(22),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[18]_i_11_n_0\
    );
\mem_ALU_out[18]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(26),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(18),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[18]_i_12_n_0\
    );
\mem_ALU_out[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(18),
      I1 => \^alu_dataa\(18),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[18]_i_2_n_0\
    );
\mem_ALU_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(18),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(18),
      I5 => \^alu_datab\(18),
      O => \mem_ALU_out[18]_i_3_n_0\
    );
\mem_ALU_out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[18]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_27\,
      O => \mem_ALU_out[18]_i_4_n_0\
    );
\mem_ALU_out[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[18]_i_5_n_0\
    );
\mem_ALU_out[18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_12_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[18]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(18)
    );
\mem_ALU_out[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_10_n_0\,
      I1 => \mem_ALU_out[19]_i_15_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_13_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[19]_i_14_n_0\,
      O => \mem_ALU_out[18]_i_7_n_0\
    );
\mem_ALU_out[18]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[20]_i_9_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[18]_i_11_n_0\,
      I3 => \^alu_datab\(2),
      I4 => \mem_ALU_out[18]_i_12_n_0\,
      O => \mem_ALU_out[18]_i_9_n_0\
    );
\mem_ALU_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[19]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[19]_i_4_n_0\,
      O => \^d\(19)
    );
\mem_ALU_out[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[22]_i_10_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[20]_i_9_n_0\,
      O => \mem_ALU_out[19]_i_11_n_0\
    );
\mem_ALU_out[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[21]_i_11_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[19]_i_21_n_0\,
      I3 => \^alu_datab\(2),
      I4 => \mem_ALU_out[19]_i_22_n_0\,
      O => \mem_ALU_out[19]_i_12_n_0\
    );
\mem_ALU_out[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(5),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(13),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[19]_i_13_n_0\
    );
\mem_ALU_out[19]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(9),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(17),
      O => \mem_ALU_out[19]_i_14_n_0\
    );
\mem_ALU_out[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(7),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(15),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[19]_i_15_n_0\
    );
\mem_ALU_out[19]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(11),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(3),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(19),
      O => \mem_ALU_out[19]_i_16_n_0\
    );
\mem_ALU_out[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(4),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(12),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[19]_i_17_n_0\
    );
\mem_ALU_out[19]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(8),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(0),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(16),
      O => \mem_ALU_out[19]_i_18_n_0\
    );
\mem_ALU_out[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(6),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(14),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[19]_i_19_n_0\
    );
\mem_ALU_out[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(19),
      I1 => \^alu_dataa\(19),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[19]_i_2_n_0\
    );
\mem_ALU_out[19]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(10),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(18),
      O => \mem_ALU_out[19]_i_20_n_0\
    );
\mem_ALU_out[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(23),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[19]_i_21_n_0\
    );
\mem_ALU_out[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^alu_dataa\(27),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(19),
      I3 => \^alu_datab\(4),
      O => \mem_ALU_out[19]_i_22_n_0\
    );
\mem_ALU_out[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[19]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(19),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[19]_i_7_n_0\,
      O => \mem_ALU_out[19]_i_3_n_0\
    );
\mem_ALU_out[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[19]_i_9_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_26\,
      O => \mem_ALU_out[19]_i_4_n_0\
    );
\mem_ALU_out[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FF0100000000"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(1),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(4),
      I4 => \^alu_dataa\(3),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[19]_i_5_n_0\
    );
\mem_ALU_out[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_11_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[19]_i_12_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(19)
    );
\mem_ALU_out[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(19),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(19),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(18),
      I5 => \^mem_pc_reg[31]\(19),
      O => \mem_ALU_out[19]_i_7_n_0\
    );
\mem_ALU_out[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_13_n_0\,
      I1 => \mem_ALU_out[19]_i_14_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_15_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[19]_i_16_n_0\,
      O => \mem_ALU_out[19]_i_8_n_0\
    );
\mem_ALU_out[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_17_n_0\,
      I1 => \mem_ALU_out[19]_i_18_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_19_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[19]_i_20_n_0\,
      O => \mem_ALU_out[19]_i_9_n_0\
    );
\mem_ALU_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[1]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[1]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[1]_i_4_n_0\,
      O => \^d\(1)
    );
\mem_ALU_out[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_datab\(4),
      O => \mem_ALU_out[1]_i_10_n_0\
    );
\mem_ALU_out[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA4540"
    )
        port map (
      I0 => \^ex_asel\,
      I1 => \wb_WBData_reg[31]\(1),
      I2 => ForwardASel(0),
      I3 => \^mem_alu_out_reg[30]\(0),
      I4 => \^mem_pc_reg[31]\(1),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[1]_i_11_n_0\
    );
\mem_ALU_out[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(25),
      I1 => \^alu_dataa\(9),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(17),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(1),
      O => \mem_ALU_out[1]_i_12_n_0\
    );
\mem_ALU_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(1),
      I1 => \^alu_dataa\(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[1]_i_2_n_0\
    );
\mem_ALU_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[1]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(1),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[1]_i_7_n_0\,
      O => \mem_ALU_out[1]_i_3_n_0\
    );
\mem_ALU_out[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_Unit/data2\(1),
      I1 => ex_ALUSel(1),
      I2 => \ex_pc_reg[3]_0\(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => O(1),
      O => \mem_ALU_out[1]_i_4_n_0\
    );
\mem_ALU_out[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8004"
    )
        port map (
      I0 => \^alu_dataa\(2),
      I1 => \mem_ALU_out[7]_i_5_n_0\,
      I2 => \^alu_dataa\(1),
      I3 => \^alu_dataa\(0),
      O => \mem_ALU_out[1]_i_5_n_0\
    );
\mem_ALU_out[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[2]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[1]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(1)
    );
\mem_ALU_out[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(1),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(1),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(0),
      I5 => \^mem_pc_reg[31]\(1),
      O => \mem_ALU_out[1]_i_7_n_0\
    );
\mem_ALU_out[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \mem_ALU_out[1]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \^alu_datab\(2),
      I3 => \mem_ALU_out[1]_i_11_n_0\,
      I4 => \^alu_datab\(3),
      I5 => \^alu_datab\(1),
      O => \Execute_Unit_i/ALU_Unit/data2\(1)
    );
\mem_ALU_out[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[7]_i_12_n_0\,
      I1 => \mem_ALU_out[3]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[5]_i_11_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[1]_i_12_n_0\,
      O => \mem_ALU_out[1]_i_9_n_0\
    );
\mem_ALU_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(20),
      I1 => \^alu_dataa\(20),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[20]_i_3_n_0\,
      O => \^d\(20)
    );
\mem_ALU_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => \^mem_alu_out_reg[20]_0\(0),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(0),
      I5 => ex_BSel,
      O => \^alu_datab\(20)
    );
\mem_ALU_out[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[21]_i_6_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[19]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_25\,
      O => \mem_ALU_out[20]_i_4_n_0\
    );
\mem_ALU_out[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[20]_i_7_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(20),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(20),
      I5 => \^alu_datab\(20),
      O => \mem_ALU_out[20]_i_5_n_0\
    );
\mem_ALU_out[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(3),
      O => \mem_ALU_out[20]_i_7_n_0\
    );
\mem_ALU_out[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[23]_i_11_n_0\,
      I1 => \mem_ALU_out[21]_i_11_n_0\,
      I2 => \^alu_datab\(0),
      I3 => \mem_ALU_out[22]_i_10_n_0\,
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[20]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(20)
    );
\mem_ALU_out[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(24),
      I1 => \^alu_datab\(2),
      I2 => \^alu_dataa\(28),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(20),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[20]_i_9_n_0\
    );
\mem_ALU_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(21),
      I1 => \^alu_dataa\(21),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[21]_i_3_n_0\,
      O => \^d\(21)
    );
\mem_ALU_out[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(21),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(21),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(20),
      I5 => \^mem_pc_reg[31]\(21),
      O => \mem_ALU_out[21]_i_10_n_0\
    );
\mem_ALU_out[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(25),
      I1 => \^alu_datab\(2),
      I2 => \^alu_dataa\(29),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(21),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[21]_i_11_n_0\
    );
\mem_ALU_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(21),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(1),
      I5 => ex_BSel,
      O => \^alu_datab\(21)
    );
\mem_ALU_out[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[22]_i_6_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[21]_i_6_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_24\,
      O => \mem_ALU_out[21]_i_4_n_0\
    );
\mem_ALU_out[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[21]_i_8_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(21),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[21]_i_10_n_0\,
      O => \mem_ALU_out[21]_i_5_n_0\
    );
\mem_ALU_out[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_19_n_0\,
      I1 => \mem_ALU_out[19]_i_20_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_18_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[27]_i_13_n_0\,
      O => \mem_ALU_out[21]_i_6_n_0\
    );
\mem_ALU_out[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F100000000"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(1),
      I2 => \^alu_dataa\(4),
      I3 => \^alu_dataa\(2),
      I4 => \^alu_dataa\(3),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[21]_i_8_n_0\
    );
\mem_ALU_out[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[24]_i_10_n_0\,
      I1 => \mem_ALU_out[22]_i_10_n_0\,
      I2 => \^alu_datab\(0),
      I3 => \mem_ALU_out[23]_i_11_n_0\,
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[21]_i_11_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(21)
    );
\mem_ALU_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(22),
      I1 => \^alu_dataa\(22),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[22]_i_3_n_0\,
      O => \^d\(22)
    );
\mem_ALU_out[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(26),
      I1 => \^alu_datab\(2),
      I2 => \^alu_dataa\(30),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(22),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[22]_i_10_n_0\
    );
\mem_ALU_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(22),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(2),
      I5 => ex_BSel,
      O => \^alu_datab\(22)
    );
\mem_ALU_out[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[23]_i_6_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[22]_i_6_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_23\,
      O => \mem_ALU_out[22]_i_4_n_0\
    );
\mem_ALU_out[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[22]_i_8_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(22),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(22),
      I5 => \^alu_datab\(22),
      O => \mem_ALU_out[22]_i_5_n_0\
    );
\mem_ALU_out[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_15_n_0\,
      I1 => \mem_ALU_out[19]_i_16_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_14_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[28]_i_10_n_0\,
      O => \mem_ALU_out[22]_i_6_n_0\
    );
\mem_ALU_out[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88888"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[22]_i_8_n_0\
    );
\mem_ALU_out[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[25]_i_11_n_0\,
      I1 => \mem_ALU_out[23]_i_11_n_0\,
      I2 => \^alu_datab\(0),
      I3 => \mem_ALU_out[24]_i_10_n_0\,
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[22]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(22)
    );
\mem_ALU_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(23),
      I1 => \^alu_dataa\(23),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[23]_i_3_n_0\,
      O => \^d\(23)
    );
\mem_ALU_out[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(23),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(23),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(22),
      I5 => \^mem_pc_reg[31]\(23),
      O => \mem_ALU_out[23]_i_10_n_0\
    );
\mem_ALU_out[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^alu_dataa\(27),
      I1 => \^alu_datab\(2),
      I2 => \Execute_Unit_i/ALU_DataA__0\(31),
      I3 => \^alu_datab\(3),
      I4 => \^alu_dataa\(23),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[23]_i_11_n_0\
    );
\mem_ALU_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(23),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(3),
      I5 => ex_BSel,
      O => \^alu_datab\(23)
    );
\mem_ALU_out[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[24]_i_6_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[23]_i_6_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_22\,
      O => \mem_ALU_out[23]_i_4_n_0\
    );
\mem_ALU_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[23]_i_8_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(23),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[23]_i_10_n_0\,
      O => \mem_ALU_out[23]_i_5_n_0\
    );
\mem_ALU_out[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_18_n_0\,
      I1 => \mem_ALU_out[27]_i_13_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_20_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[29]_i_13_n_0\,
      O => \mem_ALU_out[23]_i_6_n_0\
    );
\mem_ALU_out[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAB00000000"
    )
        port map (
      I0 => \^alu_dataa\(4),
      I1 => \^alu_dataa\(2),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_dataa\(0),
      I4 => \^alu_dataa\(3),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[23]_i_8_n_0\
    );
\mem_ALU_out[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[26]_i_11_n_0\,
      I1 => \mem_ALU_out[24]_i_10_n_0\,
      I2 => \^alu_datab\(0),
      I3 => \mem_ALU_out[25]_i_11_n_0\,
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[23]_i_11_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(23)
    );
\mem_ALU_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(24),
      I1 => \^alu_dataa\(24),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[24]_i_3_n_0\,
      O => \^d\(24)
    );
\mem_ALU_out[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \^alu_dataa\(28),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(24),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[24]_i_10_n_0\
    );
\mem_ALU_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(24),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(4),
      I5 => ex_BSel,
      O => \^alu_datab\(24)
    );
\mem_ALU_out[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[25]_i_6_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[24]_i_6_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_21\,
      O => \mem_ALU_out[24]_i_4_n_0\
    );
\mem_ALU_out[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[24]_i_8_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(24),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(24),
      I5 => \^alu_datab\(24),
      O => \mem_ALU_out[24]_i_5_n_0\
    );
\mem_ALU_out[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_14_n_0\,
      I1 => \mem_ALU_out[28]_i_10_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[19]_i_16_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_16_n_0\,
      O => \mem_ALU_out[24]_i_6_n_0\
    );
\mem_ALU_out[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(3),
      O => \mem_ALU_out[24]_i_8_n_0\
    );
\mem_ALU_out[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[27]_i_15_n_0\,
      I1 => \mem_ALU_out[25]_i_11_n_0\,
      I2 => \^alu_datab\(0),
      I3 => \mem_ALU_out[26]_i_11_n_0\,
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[24]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(24)
    );
\mem_ALU_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(25),
      I1 => \^alu_dataa\(25),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[25]_i_3_n_0\,
      O => \^d\(25)
    );
\mem_ALU_out[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(25),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(25),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(24),
      I5 => \^mem_pc_reg[31]\(25),
      O => \mem_ALU_out[25]_i_10_n_0\
    );
\mem_ALU_out[25]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \^alu_dataa\(29),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(25),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[25]_i_11_n_0\
    );
\mem_ALU_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(25),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(5),
      I5 => ex_BSel,
      O => \^alu_datab\(25)
    );
\mem_ALU_out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[26]_i_6_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[25]_i_6_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_20\,
      O => \mem_ALU_out[25]_i_4_n_0\
    );
\mem_ALU_out[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[25]_i_8_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(25),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[25]_i_10_n_0\,
      O => \mem_ALU_out[25]_i_5_n_0\
    );
\mem_ALU_out[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_20_n_0\,
      I1 => \mem_ALU_out[29]_i_13_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[27]_i_13_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_12_n_0\,
      O => \mem_ALU_out[25]_i_6_n_0\
    );
\mem_ALU_out[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFF100000000"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(1),
      I2 => \^alu_dataa\(4),
      I3 => \^alu_dataa\(3),
      I4 => \^alu_dataa\(2),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[25]_i_8_n_0\
    );
\mem_ALU_out[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[26]_i_10_n_0\,
      I1 => \mem_ALU_out[26]_i_11_n_0\,
      I2 => \^alu_datab\(0),
      I3 => \mem_ALU_out[27]_i_15_n_0\,
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[25]_i_11_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(25)
    );
\mem_ALU_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(26),
      I1 => \^alu_dataa\(26),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[26]_i_3_n_0\,
      O => \^d\(26)
    );
\mem_ALU_out[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^alu_datab\(3),
      I1 => \^alu_dataa\(28),
      I2 => \^alu_datab\(4),
      I3 => \^alu_datab\(2),
      O => \mem_ALU_out[26]_i_10_n_0\
    );
\mem_ALU_out[26]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \^alu_dataa\(30),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(26),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[26]_i_11_n_0\
    );
\mem_ALU_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(26),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(6),
      I5 => ex_BSel,
      O => \^alu_datab\(26)
    );
\mem_ALU_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[27]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[26]_i_6_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_19\,
      O => \mem_ALU_out[26]_i_4_n_0\
    );
\mem_ALU_out[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[26]_i_8_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(26),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(26),
      I5 => \^alu_datab\(26),
      O => \mem_ALU_out[26]_i_5_n_0\
    );
\mem_ALU_out[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_16_n_0\,
      I1 => \mem_ALU_out[30]_i_16_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[28]_i_10_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_18_n_0\,
      O => \mem_ALU_out[26]_i_6_n_0\
    );
\mem_ALU_out[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[26]_i_8_n_0\
    );
\mem_ALU_out[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[27]_i_14_n_0\,
      I1 => \mem_ALU_out[27]_i_15_n_0\,
      I2 => \^alu_datab\(0),
      I3 => \mem_ALU_out[26]_i_10_n_0\,
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[26]_i_11_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(26)
    );
\mem_ALU_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \^alu_datab\(27),
      I1 => \^alu_dataa\(27),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[27]_i_3_n_0\,
      O => \^d\(27)
    );
\mem_ALU_out[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEF00000000"
    )
        port map (
      I0 => \^alu_dataa\(4),
      I1 => \^alu_dataa\(3),
      I2 => \^alu_dataa\(0),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(2),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[27]_i_10_n_0\
    );
\mem_ALU_out[27]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[28]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[27]_i_14_n_0\,
      I3 => \^alu_datab\(1),
      I4 => \mem_ALU_out[27]_i_15_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(27)
    );
\mem_ALU_out[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(27),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(27),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(26),
      I5 => \^mem_pc_reg[31]\(27),
      O => \mem_ALU_out[27]_i_12_n_0\
    );
\mem_ALU_out[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(12),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(4),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(20),
      O => \mem_ALU_out[27]_i_13_n_0\
    );
\mem_ALU_out[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^alu_datab\(3),
      I1 => \^alu_dataa\(29),
      I2 => \^alu_datab\(4),
      I3 => \^alu_datab\(2),
      O => \mem_ALU_out[27]_i_14_n_0\
    );
\mem_ALU_out[27]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(27),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[27]_i_15_n_0\
    );
\mem_ALU_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88308830FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[20]_0\(1),
      I1 => \mem_ALU_out[27]_i_4_n_0\,
      I2 => data4(27),
      I3 => \ex_ImmSel_reg[2]_0\,
      I4 => ex_ForwardDataB(7),
      I5 => ex_BSel,
      O => \^alu_datab\(27)
    );
\mem_ALU_out[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(1),
      I1 => \^mem_alu_out_reg[31]\(2),
      O => \mem_ALU_out[27]_i_4_n_0\
    );
\mem_ALU_out[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[28]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[27]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_18\,
      O => \mem_ALU_out[27]_i_6_n_0\
    );
\mem_ALU_out[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[27]_i_10_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(27),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[27]_i_12_n_0\,
      O => \mem_ALU_out[27]_i_7_n_0\
    );
\mem_ALU_out[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[27]_i_13_n_0\,
      I1 => \mem_ALU_out[30]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[29]_i_13_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_14_n_0\,
      O => \mem_ALU_out[27]_i_8_n_0\
    );
\mem_ALU_out[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[28]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[28]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[28]_i_4_n_0\,
      O => \^d\(28)
    );
\mem_ALU_out[28]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(13),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(5),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(21),
      O => \mem_ALU_out[28]_i_10_n_0\
    );
\mem_ALU_out[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(28),
      I1 => \^alu_dataa\(28),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[28]_i_2_n_0\
    );
\mem_ALU_out[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[28]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(28),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(28),
      I5 => \^alu_datab\(28),
      O => \mem_ALU_out[28]_i_3_n_0\
    );
\mem_ALU_out[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[28]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_17\,
      O => \mem_ALU_out[28]_i_4_n_0\
    );
\mem_ALU_out[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(3),
      O => \mem_ALU_out[28]_i_5_n_0\
    );
\mem_ALU_out[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_12_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[28]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(28)
    );
\mem_ALU_out[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[28]_i_10_n_0\,
      I1 => \mem_ALU_out[30]_i_18_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[30]_i_16_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_17_n_0\,
      O => \mem_ALU_out[28]_i_7_n_0\
    );
\mem_ALU_out[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \^alu_dataa\(30),
      I1 => \^alu_datab\(1),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(28),
      I4 => \^alu_datab\(4),
      I5 => \^alu_datab\(2),
      O => \mem_ALU_out[28]_i_9_n_0\
    );
\mem_ALU_out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[29]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[29]_i_4_n_0\,
      O => \^d\(29)
    );
\mem_ALU_out[29]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^alu_datab\(4),
      I2 => \^alu_dataa\(30),
      I3 => \^alu_datab\(3),
      I4 => \^alu_datab\(1),
      O => \mem_ALU_out[29]_i_11_n_0\
    );
\mem_ALU_out[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_datab\(1),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(29),
      I4 => \^alu_datab\(4),
      I5 => \^alu_datab\(2),
      O => \mem_ALU_out[29]_i_12_n_0\
    );
\mem_ALU_out[29]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(14),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(6),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(22),
      O => \mem_ALU_out[29]_i_13_n_0\
    );
\mem_ALU_out[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(29),
      I1 => \^alu_dataa\(29),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[29]_i_2_n_0\
    );
\mem_ALU_out[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[29]_i_6_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(29),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[29]_i_8_n_0\,
      O => \mem_ALU_out[29]_i_3_n_0\
    );
\mem_ALU_out[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[29]_i_9_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_16\,
      O => \mem_ALU_out[29]_i_4_n_0\
    );
\mem_ALU_out[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^alu_dataa\(3),
      I1 => \^alu_dataa\(0),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_dataa\(2),
      I4 => \^alu_dataa\(4),
      O => \mem_ALU_out[29]_i_5_n_0\
    );
\mem_ALU_out[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => \^alu_dataa\(4),
      I1 => \^alu_dataa\(3),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(0),
      I4 => \^alu_dataa\(1),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[29]_i_6_n_0\
    );
\mem_ALU_out[29]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_11_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[29]_i_12_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(29)
    );
\mem_ALU_out[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(29),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(29),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(28),
      I5 => \^mem_pc_reg[31]\(29),
      O => \mem_ALU_out[29]_i_8_n_0\
    );
\mem_ALU_out[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_13_n_0\,
      I1 => \mem_ALU_out[30]_i_14_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[30]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_13_n_0\,
      O => \mem_ALU_out[29]_i_9_n_0\
    );
\mem_ALU_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[2]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[2]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[2]_i_4_n_0\,
      O => \^d\(2)
    );
\mem_ALU_out[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(26),
      I1 => \^alu_dataa\(10),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(18),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(2),
      O => \mem_ALU_out[2]_i_10_n_0\
    );
\mem_ALU_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^alu_dataa\(2),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[2]_i_2_n_0\
    );
\mem_ALU_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[2]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(2),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(2),
      I5 => \^alu_datab\(2),
      O => \mem_ALU_out[2]_i_3_n_0\
    );
\mem_ALU_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[3]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[2]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_1\,
      O => \mem_ALU_out[2]_i_4_n_0\
    );
\mem_ALU_out[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[2]_i_5_n_0\
    );
\mem_ALU_out[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[3]_i_11_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[2]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(2)
    );
\mem_ALU_out[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^alu_datab\(4),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_datab\(3),
      I4 => \^alu_datab\(1),
      O => \mem_ALU_out[2]_i_7_n_0\
    );
\mem_ALU_out[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_11_n_0\,
      I1 => \mem_ALU_out[4]_i_10_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[6]_i_10_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[2]_i_10_n_0\,
      O => \mem_ALU_out[2]_i_9_n_0\
    );
\mem_ALU_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[30]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[30]_i_4_n_0\,
      O => \^d\(30)
    );
\mem_ALU_out[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA4540"
    )
        port map (
      I0 => \^ex_asel\,
      I1 => \wb_WBData_reg[31]\(31),
      I2 => ForwardASel(0),
      I3 => ex_DataA(31),
      I4 => \^mem_pc_reg[31]\(31),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[30]_i_10_n_0\
    );
\mem_ALU_out[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA4540"
    )
        port map (
      I0 => \^ex_asel\,
      I1 => \wb_WBData_reg[31]\(30),
      I2 => ForwardASel(0),
      I3 => \^mem_alu_out_reg[30]\(29),
      I4 => \^mem_pc_reg[31]\(30),
      I5 => \^alu_datab\(4),
      O => \mem_ALU_out[30]_i_11_n_0\
    );
\mem_ALU_out[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(16),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(8),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(24),
      O => \mem_ALU_out[30]_i_12_n_0\
    );
\mem_ALU_out[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(4),
      I1 => \^alu_dataa\(20),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(12),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(28),
      O => \mem_ALU_out[30]_i_13_n_0\
    );
\mem_ALU_out[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(2),
      I1 => \^alu_dataa\(18),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(10),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(26),
      O => \mem_ALU_out[30]_i_14_n_0\
    );
\mem_ALU_out[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(6),
      I1 => \^alu_dataa\(22),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(14),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(30),
      O => \mem_ALU_out[30]_i_15_n_0\
    );
\mem_ALU_out[30]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(15),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(7),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(23),
      O => \mem_ALU_out[30]_i_16_n_0\
    );
\mem_ALU_out[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(3),
      I1 => \^alu_dataa\(19),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(11),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(27),
      O => \mem_ALU_out[30]_i_17_n_0\
    );
\mem_ALU_out[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(1),
      I1 => \^alu_dataa\(17),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(9),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(25),
      O => \mem_ALU_out[30]_i_18_n_0\
    );
\mem_ALU_out[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(5),
      I1 => \^alu_dataa\(21),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(13),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(29),
      O => \mem_ALU_out[30]_i_19_n_0\
    );
\mem_ALU_out[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(30),
      I1 => \^alu_dataa\(30),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[30]_i_2_n_0\
    );
\mem_ALU_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(30),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(30),
      I5 => \^alu_datab\(30),
      O => \mem_ALU_out[30]_i_3_n_0\
    );
\mem_ALU_out[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[30]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_15\,
      O => \mem_ALU_out[30]_i_4_n_0\
    );
\mem_ALU_out[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[30]_i_5_n_0\
    );
\mem_ALU_out[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \^alu_datab\(2),
      I3 => \mem_ALU_out[30]_i_11_n_0\,
      I4 => \^alu_datab\(3),
      I5 => \^alu_datab\(1),
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(30)
    );
\mem_ALU_out[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_12_n_0\,
      I1 => \mem_ALU_out[30]_i_13_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[30]_i_14_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_15_n_0\,
      O => \mem_ALU_out[30]_i_7_n_0\
    );
\mem_ALU_out[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_16_n_0\,
      I1 => \mem_ALU_out[30]_i_17_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[30]_i_18_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[30]_i_19_n_0\,
      O => \mem_ALU_out[30]_i_8_n_0\
    );
\mem_ALU_out[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[30]_i_18_n_0\,
      I1 => \mem_ALU_out[30]_i_19_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[30]_i_17_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[31]_i_13_n_0\,
      O => \mem_ALU_out[31]_i_10_n_0\
    );
\mem_ALU_out[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^alu_datab\(1),
      I1 => \^alu_datab\(3),
      I2 => \Execute_Unit_i/ALU_DataA__0\(31),
      I3 => \^alu_datab\(4),
      I4 => \^alu_datab\(2),
      I5 => \^alu_datab\(0),
      O => \mem_ALU_out[31]_i_12_n_0\
    );
\mem_ALU_out[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(7),
      I1 => \^alu_dataa\(23),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(15),
      I4 => \^alu_datab\(4),
      I5 => \Execute_Unit_i/ALU_DataA__0\(31),
      O => \mem_ALU_out[31]_i_13_n_0\
    );
\mem_ALU_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008EFFFF008E0000"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataB__0\(31),
      I1 => \Execute_Unit_i/ALU_DataA__0\(31),
      I2 => \mem_ALU_out[31]_i_5_n_0\,
      I3 => \mem_ALU_out[31]_i_6_n_0\,
      I4 => ex_ALUSel(3),
      I5 => \mem_ALU_out_reg[31]_i_7_n_0\,
      O => \^d\(31)
    );
\mem_ALU_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30703070FFFF0000"
    )
        port map (
      I0 => \^mem_alu_out_reg[31]\(1),
      I1 => \^mem_alu_out_reg[31]\(2),
      I2 => \^mem_alu_out_reg[20]_0\(1),
      I3 => \^mem_alu_out_reg[31]\(0),
      I4 => ex_ForwardDataB(11),
      I5 => ex_BSel,
      O => \Execute_Unit_i/ALU_DataB__0\(31)
    );
\mem_ALU_out[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC0C"
    )
        port map (
      I0 => \^mem_pc_reg[31]\(31),
      I1 => ex_DataA(31),
      I2 => ForwardASel(0),
      I3 => \wb_WBData_reg[31]\(31),
      I4 => \^ex_asel\,
      O => \Execute_Unit_i/ALU_DataA__0\(31)
    );
\mem_ALU_out[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ex_ALUSel(2),
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      O => \mem_ALU_out[31]_i_5_n_0\
    );
\mem_ALU_out[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ex_ALUSel(1),
      I1 => ex_ALUSel(2),
      O => \mem_ALU_out[31]_i_6_n_0\
    );
\mem_ALU_out[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[31]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[30]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_14\,
      O => \mem_ALU_out[31]_i_8_n_0\
    );
\mem_ALU_out[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C0CFC0DFC0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[31]_i_12_n_0\,
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \Execute_Unit_i/ALU_DataA__0\(31),
      I5 => \Execute_Unit_i/ALU_DataB__0\(31),
      O => \mem_ALU_out[31]_i_9_n_0\
    );
\mem_ALU_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[3]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[3]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[3]_i_4_n_0\,
      O => \^d\(3)
    );
\mem_ALU_out[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[9]_i_12_n_0\,
      I1 => \mem_ALU_out[5]_i_11_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[7]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[3]_i_12_n_0\,
      O => \mem_ALU_out[3]_i_11_n_0\
    );
\mem_ALU_out[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(27),
      I1 => \^alu_dataa\(11),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(19),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(3),
      O => \mem_ALU_out[3]_i_12_n_0\
    );
\mem_ALU_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(3),
      I1 => \^alu_dataa\(3),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[3]_i_2_n_0\
    );
\mem_ALU_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[3]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(3),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[3]_i_7_n_0\,
      O => \mem_ALU_out[3]_i_3_n_0\
    );
\mem_ALU_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[3]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[3]_i_9_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_0\,
      O => \mem_ALU_out[3]_i_4_n_0\
    );
\mem_ALU_out[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => \mem_ALU_out[7]_i_5_n_0\,
      I1 => \^alu_dataa\(2),
      I2 => \^alu_dataa\(1),
      I3 => \^alu_dataa\(0),
      O => \mem_ALU_out[3]_i_5_n_0\
    );
\mem_ALU_out[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[4]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[3]_i_11_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(3)
    );
\mem_ALU_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(3),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(3),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(2),
      I5 => \^mem_pc_reg[31]\(3),
      O => \mem_ALU_out[3]_i_7_n_0\
    );
\mem_ALU_out[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \^alu_dataa\(1),
      I1 => \^alu_datab\(1),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(3),
      I4 => \^alu_datab\(4),
      I5 => \^alu_datab\(2),
      O => \mem_ALU_out[3]_i_8_n_0\
    );
\mem_ALU_out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_datab\(1),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(2),
      I4 => \^alu_datab\(4),
      I5 => \^alu_datab\(2),
      O => \mem_ALU_out[3]_i_9_n_0\
    );
\mem_ALU_out[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(28),
      I1 => \^alu_dataa\(12),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(20),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(4),
      O => \mem_ALU_out[4]_i_10_n_0\
    );
\mem_ALU_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \mem_ALU_out[4]_i_4_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[4]_i_5_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[4]_i_6_n_0\,
      O => \mem_ALU_out[4]_i_2_n_0\
    );
\mem_ALU_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(4),
      I1 => \^alu_dataa\(4),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[4]_i_3_n_0\
    );
\mem_ALU_out[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[4]_i_7_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[5]_i_10_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[4]_i_8_n_0\,
      O => \mem_ALU_out[4]_i_4_n_0\
    );
\mem_ALU_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(4),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(4),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(3),
      I5 => \^mem_pc_reg[31]\(4),
      O => \mem_ALU_out[4]_i_5_n_0\
    );
\mem_ALU_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[5]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[3]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_5\,
      O => \mem_ALU_out[4]_i_6_n_0\
    );
\mem_ALU_out[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(3),
      O => \mem_ALU_out[4]_i_7_n_0\
    );
\mem_ALU_out[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_11_n_0\,
      I1 => \mem_ALU_out[6]_i_10_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[8]_i_11_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[4]_i_10_n_0\,
      O => \mem_ALU_out[4]_i_8_n_0\
    );
\mem_ALU_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[5]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[5]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[5]_i_4_n_0\,
      O => \^d\(5)
    );
\mem_ALU_out[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[11]_i_12_n_0\,
      I1 => \mem_ALU_out[7]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[9]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[5]_i_11_n_0\,
      O => \mem_ALU_out[5]_i_10_n_0\
    );
\mem_ALU_out[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(29),
      I1 => \^alu_dataa\(13),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(21),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(5),
      O => \mem_ALU_out[5]_i_11_n_0\
    );
\mem_ALU_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(5),
      I1 => \^alu_dataa\(5),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[5]_i_2_n_0\
    );
\mem_ALU_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[5]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(5),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[5]_i_7_n_0\,
      O => \mem_ALU_out[5]_i_3_n_0\
    );
\mem_ALU_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[5]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_4\,
      O => \mem_ALU_out[5]_i_4_n_0\
    );
\mem_ALU_out[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB00"
    )
        port map (
      I0 => \^alu_dataa\(2),
      I1 => \^alu_dataa\(0),
      I2 => \^alu_dataa\(1),
      I3 => \mem_ALU_out[7]_i_5_n_0\,
      O => \mem_ALU_out[5]_i_5_n_0\
    );
\mem_ALU_out[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[5]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(5)
    );
\mem_ALU_out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(5),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(5),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(4),
      I5 => \^mem_pc_reg[31]\(5),
      O => \mem_ALU_out[5]_i_7_n_0\
    );
\mem_ALU_out[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \^alu_datab\(3),
      I1 => \^alu_dataa\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_datab\(2),
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[7]_i_11_n_0\,
      O => \mem_ALU_out[5]_i_8_n_0\
    );
\mem_ALU_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[6]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[6]_i_4_n_0\,
      O => \^d\(6)
    );
\mem_ALU_out[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^alu_dataa\(30),
      I1 => \^alu_dataa\(14),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(22),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(6),
      O => \mem_ALU_out[6]_i_10_n_0\
    );
\mem_ALU_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(6),
      I1 => \^alu_dataa\(6),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[6]_i_2_n_0\
    );
\mem_ALU_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(6),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(6),
      I5 => \^alu_datab\(6),
      O => \mem_ALU_out[6]_i_3_n_0\
    );
\mem_ALU_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[7]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[6]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_3\,
      O => \mem_ALU_out[6]_i_4_n_0\
    );
\mem_ALU_out[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(2),
      I3 => \^alu_dataa\(1),
      I4 => \^alu_dataa\(3),
      O => \mem_ALU_out[6]_i_5_n_0\
    );
\mem_ALU_out[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[7]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[6]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(6)
    );
\mem_ALU_out[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \^alu_datab\(3),
      I1 => \^alu_dataa\(3),
      I2 => \^alu_datab\(4),
      I3 => \^alu_datab\(2),
      I4 => \^alu_datab\(1),
      I5 => \mem_ALU_out[8]_i_10_n_0\,
      O => \mem_ALU_out[6]_i_7_n_0\
    );
\mem_ALU_out[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_11_n_0\,
      I1 => \mem_ALU_out[8]_i_11_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[10]_i_11_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[6]_i_10_n_0\,
      O => \mem_ALU_out[6]_i_9_n_0\
    );
\mem_ALU_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[7]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[7]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[7]_i_4_n_0\,
      O => \^d\(7)
    );
\mem_ALU_out[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[13]_i_12_n_0\,
      I1 => \mem_ALU_out[9]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[11]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[7]_i_12_n_0\,
      O => \mem_ALU_out[7]_i_10_n_0\
    );
\mem_ALU_out[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(4),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[7]_i_11_n_0\
    );
\mem_ALU_out[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(15),
      I2 => \^alu_datab\(3),
      I3 => \^alu_dataa\(23),
      I4 => \^alu_datab\(4),
      I5 => \^alu_dataa\(7),
      O => \mem_ALU_out[7]_i_12_n_0\
    );
\mem_ALU_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(7),
      I1 => \^alu_dataa\(7),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[7]_i_2_n_0\
    );
\mem_ALU_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[7]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(7),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[7]_i_7_n_0\,
      O => \mem_ALU_out[7]_i_3_n_0\
    );
\mem_ALU_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[7]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_2\,
      O => \mem_ALU_out[7]_i_4_n_0\
    );
\mem_ALU_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808004"
    )
        port map (
      I0 => \^alu_dataa\(4),
      I1 => \Execute_Unit_i/ALU_DataA__0\(31),
      I2 => \^alu_dataa\(3),
      I3 => \^alu_dataa\(0),
      I4 => \^alu_dataa\(1),
      I5 => \^alu_dataa\(2),
      O => \mem_ALU_out[7]_i_5_n_0\
    );
\mem_ALU_out[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[7]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(7)
    );
\mem_ALU_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(7),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(7),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(6),
      I5 => \^mem_pc_reg[31]\(7),
      O => \mem_ALU_out[7]_i_7_n_0\
    );
\mem_ALU_out[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[7]_i_11_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[9]_i_11_n_0\,
      O => \mem_ALU_out[7]_i_8_n_0\
    );
\mem_ALU_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[8]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[8]_i_4_n_0\,
      O => \^d\(8)
    );
\mem_ALU_out[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \^alu_dataa\(1),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(5),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[8]_i_10_n_0\
    );
\mem_ALU_out[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(16),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(24),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(8),
      O => \mem_ALU_out[8]_i_11_n_0\
    );
\mem_ALU_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(8),
      I1 => \^alu_dataa\(8),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[8]_i_2_n_0\
    );
\mem_ALU_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0EFC0EFC0E0C0"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_5_n_0\,
      I1 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(8),
      I2 => ex_ALUSel(1),
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => \^alu_dataa\(8),
      I5 => \^alu_datab\(8),
      O => \mem_ALU_out[8]_i_3_n_0\
    );
\mem_ALU_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[9]_i_8_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[8]_i_7_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_13\,
      O => \mem_ALU_out[8]_i_4_n_0\
    );
\mem_ALU_out[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataA__0\(31),
      I1 => \^alu_dataa\(4),
      I2 => \^alu_dataa\(3),
      O => \mem_ALU_out[8]_i_5_n_0\
    );
\mem_ALU_out[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[9]_i_10_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[8]_i_9_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(8)
    );
\mem_ALU_out[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_10_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[10]_i_10_n_0\,
      O => \mem_ALU_out[8]_i_7_n_0\
    );
\mem_ALU_out[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_11_n_0\,
      I1 => \mem_ALU_out[10]_i_11_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[12]_i_11_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[8]_i_11_n_0\,
      O => \mem_ALU_out[8]_i_9_n_0\
    );
\mem_ALU_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_ALU_out[9]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[9]_i_3_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[9]_i_4_n_0\,
      O => \^d\(9)
    );
\mem_ALU_out[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[15]_i_12_n_0\,
      I1 => \mem_ALU_out[11]_i_12_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[13]_i_12_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[9]_i_12_n_0\,
      O => \mem_ALU_out[9]_i_10_n_0\
    );
\mem_ALU_out[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \^alu_dataa\(2),
      I1 => \^alu_datab\(2),
      I2 => \^alu_datab\(4),
      I3 => \^alu_dataa\(6),
      I4 => \^alu_datab\(3),
      O => \mem_ALU_out[9]_i_11_n_0\
    );
\mem_ALU_out[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^alu_dataa\(17),
      I1 => \^alu_datab\(3),
      I2 => \^alu_dataa\(25),
      I3 => \^alu_datab\(4),
      I4 => \^alu_dataa\(9),
      O => \mem_ALU_out[9]_i_12_n_0\
    );
\mem_ALU_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(9),
      I1 => \^alu_dataa\(9),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \mem_ALU_out[9]_i_2_n_0\
    );
\mem_ALU_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF000F400F000"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[9]_i_5_n_0\,
      I2 => \Execute_Unit_i/ALU_Unit/alu_result0__355\(9),
      I3 => ex_ALUSel(1),
      I4 => \^mem_alu_out_reg[1]\(0),
      I5 => \mem_ALU_out[9]_i_7_n_0\,
      O => \mem_ALU_out[9]_i_3_n_0\
    );
\mem_ALU_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_7_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[9]_i_8_n_0\,
      I3 => \^mem_alu_out_reg[1]\(0),
      I4 => ex_ALUSel(1),
      I5 => \ex_ALUSel_reg[0]_12\,
      O => \mem_ALU_out[9]_i_4_n_0\
    );
\mem_ALU_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000080000100"
    )
        port map (
      I0 => \^alu_dataa\(0),
      I1 => \^alu_dataa\(1),
      I2 => \^alu_dataa\(2),
      I3 => \Execute_Unit_i/ALU_DataA__0\(31),
      I4 => \^alu_dataa\(4),
      I5 => \^alu_dataa\(3),
      O => \mem_ALU_out[9]_i_5_n_0\
    );
\mem_ALU_out[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \mem_ALU_out[9]_i_10_n_0\,
      O => \Execute_Unit_i/ALU_Unit/alu_result0__355\(9)
    );
\mem_ALU_out[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(9),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(9),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(8),
      I5 => \^mem_pc_reg[31]\(9),
      O => \mem_ALU_out[9]_i_7_n_0\
    );
\mem_ALU_out[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[9]_i_11_n_0\,
      I1 => \^alu_datab\(1),
      I2 => \mem_ALU_out[11]_i_11_n_0\,
      O => \mem_ALU_out[9]_i_8_n_0\
    );
\mem_ALU_out_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[20]_i_4_n_0\,
      I1 => \mem_ALU_out[20]_i_5_n_0\,
      O => \mem_ALU_out_reg[20]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[21]_i_4_n_0\,
      I1 => \mem_ALU_out[21]_i_5_n_0\,
      O => \mem_ALU_out_reg[21]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[22]_i_4_n_0\,
      I1 => \mem_ALU_out[22]_i_5_n_0\,
      O => \mem_ALU_out_reg[22]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[23]_i_4_n_0\,
      I1 => \mem_ALU_out[23]_i_5_n_0\,
      O => \mem_ALU_out_reg[23]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[24]_i_4_n_0\,
      I1 => \mem_ALU_out[24]_i_5_n_0\,
      O => \mem_ALU_out_reg[24]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[25]_i_4_n_0\,
      I1 => \mem_ALU_out[25]_i_5_n_0\,
      O => \mem_ALU_out_reg[25]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[26]_i_4_n_0\,
      I1 => \mem_ALU_out[26]_i_5_n_0\,
      O => \mem_ALU_out_reg[26]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[27]_i_6_n_0\,
      I1 => \mem_ALU_out[27]_i_7_n_0\,
      O => \mem_ALU_out_reg[27]_i_3_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[31]_i_8_n_0\,
      I1 => \mem_ALU_out[31]_i_9_n_0\,
      O => \mem_ALU_out_reg[31]_i_7_n_0\,
      S => ex_ALUSel(2)
    );
\mem_ALU_out_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_ALU_out[4]_i_2_n_0\,
      I1 => \mem_ALU_out[4]_i_3_n_0\,
      O => \^d\(4),
      S => ex_ALUSel(3)
    );
\pc_curr[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[0]_i_16_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[1]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[1]_i_4_n_0\,
      O => \pc_curr[0]_i_10_n_0\
    );
\pc_curr[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_ALU_out[1]_i_9_n_0\,
      I1 => \^alu_datab\(0),
      I2 => \pc_curr[0]_i_17_n_0\,
      O => \pc_curr[0]_i_11_n_0\
    );
\pc_curr[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^alu_datab\(0),
      I1 => \^alu_dataa\(0),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \ex_inst_reg[31]_0\(0),
      O => \pc_curr[0]_i_12_n_0\
    );
\pc_curr[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[3]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[4]_i_8_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[3]_i_11_n_0\,
      O => \pc_curr[0]_i_13_n_0\
    );
\pc_curr[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[2]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[3]_i_11_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[2]_i_9_n_0\,
      O => \pc_curr[0]_i_14_n_0\
    );
\pc_curr[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(2),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(2),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(1),
      I5 => \^mem_pc_reg[31]\(2),
      O => \pc_curr[0]_i_15_n_0\
    );
\pc_curr[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[1]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[2]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[1]_i_9_n_0\,
      O => \pc_curr[0]_i_16_n_0\
    );
\pc_curr[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_10_n_0\,
      I1 => \mem_ALU_out[2]_i_10_n_0\,
      I2 => \^alu_datab\(1),
      I3 => \mem_ALU_out[4]_i_10_n_0\,
      I4 => \^alu_datab\(2),
      I5 => \mem_ALU_out[0]_i_9_n_0\,
      O => \pc_curr[0]_i_17_n_0\
    );
\pc_curr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[0]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[0]_i_7_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(0),
      O => \pc_curr[0]_i_2_n_0\
    );
\pc_curr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[3]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[0]_i_8_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(3),
      O => \pc_curr[0]_i_3_n_0\
    );
\pc_curr[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[2]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[0]_i_9_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(2),
      O => \pc_curr[0]_i_4_n_0\
    );
\pc_curr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[1]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[0]_i_10_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(1),
      O => \pc_curr[0]_i_5_n_0\
    );
\pc_curr[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C5555"
    )
        port map (
      I0 => pc_curr_reg(0),
      I1 => \pc_curr[0]_i_7_n_0\,
      I2 => ex_ALUSel(3),
      I3 => \mem_ALU_out[0]_i_2_n_0\,
      I4 => id_PCSel,
      O => \pc_curr[0]_i_6_n_0\
    );
\pc_curr[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[0]_i_11_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \pc_curr[0]_i_12_n_0\,
      I3 => ex_ALUSel(2),
      I4 => \mem_ALU_out[0]_i_4_n_0\,
      O => \pc_curr[0]_i_7_n_0\
    );
\pc_curr[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[0]_i_13_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[3]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[3]_i_4_n_0\,
      O => \pc_curr[0]_i_8_n_0\
    );
\pc_curr[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[0]_i_14_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[0]_i_15_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[2]_i_4_n_0\,
      O => \pc_curr[0]_i_9_n_0\
    );
\pc_curr[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[15]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[16]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[15]_i_10_n_0\,
      O => \pc_curr[12]_i_10_n_0\
    );
\pc_curr[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[15]_i_10_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[14]_i_9_n_0\,
      O => \pc_curr[12]_i_11_n_0\
    );
\pc_curr[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(14),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(14),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(13),
      I5 => \^mem_pc_reg[31]\(14),
      O => \pc_curr[12]_i_12_n_0\
    );
\pc_curr[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[13]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[14]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[13]_i_10_n_0\,
      O => \pc_curr[12]_i_13_n_0\
    );
\pc_curr[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[13]_i_10_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[12]_i_9_n_0\,
      O => \pc_curr[12]_i_14_n_0\
    );
\pc_curr[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(12),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(12),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(11),
      I5 => \^mem_pc_reg[31]\(12),
      O => \pc_curr[12]_i_15_n_0\
    );
\pc_curr[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[15]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[12]_i_6_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(15),
      O => \pc_curr[12]_i_2_n_0\
    );
\pc_curr[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[14]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[12]_i_7_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(14),
      O => \pc_curr[12]_i_3_n_0\
    );
\pc_curr[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[13]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[12]_i_8_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(13),
      O => \pc_curr[12]_i_4_n_0\
    );
\pc_curr[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[12]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[12]_i_9_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(12),
      O => \pc_curr[12]_i_5_n_0\
    );
\pc_curr[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[12]_i_10_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[15]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[15]_i_4_n_0\,
      O => \pc_curr[12]_i_6_n_0\
    );
\pc_curr[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[12]_i_11_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[12]_i_12_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[14]_i_4_n_0\,
      O => \pc_curr[12]_i_7_n_0\
    );
\pc_curr[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[12]_i_13_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[13]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[13]_i_4_n_0\,
      O => \pc_curr[12]_i_8_n_0\
    );
\pc_curr[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[12]_i_14_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[12]_i_15_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[12]_i_4_n_0\,
      O => \pc_curr[12]_i_9_n_0\
    );
\pc_curr[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[19]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[19]_i_11_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[19]_i_12_n_0\,
      O => \pc_curr[16]_i_10_n_0\
    );
\pc_curr[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[19]_i_12_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[18]_i_9_n_0\,
      O => \pc_curr[16]_i_11_n_0\
    );
\pc_curr[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(18),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(18),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(17),
      I5 => \^mem_pc_reg[31]\(18),
      O => \pc_curr[16]_i_12_n_0\
    );
\pc_curr[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[17]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[18]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[17]_i_10_n_0\,
      O => \pc_curr[16]_i_13_n_0\
    );
\pc_curr[16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[17]_i_10_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[16]_i_9_n_0\,
      O => \pc_curr[16]_i_14_n_0\
    );
\pc_curr[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(16),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(16),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(15),
      I5 => \^mem_pc_reg[31]\(16),
      O => \pc_curr[16]_i_15_n_0\
    );
\pc_curr[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[19]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[16]_i_6_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(19),
      O => \pc_curr[16]_i_2_n_0\
    );
\pc_curr[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[18]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[16]_i_7_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(18),
      O => \pc_curr[16]_i_3_n_0\
    );
\pc_curr[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[17]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[16]_i_8_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(17),
      O => \pc_curr[16]_i_4_n_0\
    );
\pc_curr[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[16]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[16]_i_9_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(16),
      O => \pc_curr[16]_i_5_n_0\
    );
\pc_curr[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[16]_i_10_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[19]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[19]_i_4_n_0\,
      O => \pc_curr[16]_i_6_n_0\
    );
\pc_curr[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[16]_i_11_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[16]_i_12_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[18]_i_4_n_0\,
      O => \pc_curr[16]_i_7_n_0\
    );
\pc_curr[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[16]_i_13_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[17]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[17]_i_4_n_0\,
      O => \pc_curr[16]_i_8_n_0\
    );
\pc_curr[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[16]_i_14_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[16]_i_15_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[16]_i_4_n_0\,
      O => \pc_curr[16]_i_9_n_0\
    );
\pc_curr[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[20]_i_6_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[23]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(23),
      O => \pc_curr[20]_i_2_n_0\
    );
\pc_curr[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[20]_i_7_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[22]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(22),
      O => \pc_curr[20]_i_3_n_0\
    );
\pc_curr[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[20]_i_8_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[21]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(21),
      O => \pc_curr[20]_i_4_n_0\
    );
\pc_curr[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[20]_i_9_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[20]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(20),
      O => \pc_curr[20]_i_5_n_0\
    );
\pc_curr[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(23),
      I1 => \^alu_dataa\(23),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[20]_i_6_n_0\
    );
\pc_curr[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(22),
      I1 => \^alu_dataa\(22),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[20]_i_7_n_0\
    );
\pc_curr[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(21),
      I1 => \^alu_dataa\(21),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[20]_i_8_n_0\
    );
\pc_curr[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(20),
      I1 => \^alu_dataa\(20),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[20]_i_9_n_0\
    );
\pc_curr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[24]_i_6_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[27]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(27),
      O => \pc_curr[24]_i_2_n_0\
    );
\pc_curr[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[24]_i_7_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[26]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(26),
      O => \pc_curr[24]_i_3_n_0\
    );
\pc_curr[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[24]_i_8_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[25]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(25),
      O => \pc_curr[24]_i_4_n_0\
    );
\pc_curr[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[24]_i_9_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[24]_i_3_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(24),
      O => \pc_curr[24]_i_5_n_0\
    );
\pc_curr[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(27),
      I1 => \^alu_dataa\(27),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[24]_i_6_n_0\
    );
\pc_curr[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(26),
      I1 => \^alu_dataa\(26),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[24]_i_7_n_0\
    );
\pc_curr[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(25),
      I1 => \^alu_dataa\(25),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[24]_i_8_n_0\
    );
\pc_curr[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \^alu_datab\(24),
      I1 => \^alu_dataa\(24),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[24]_i_9_n_0\
    );
\pc_curr[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pc_curr[28]_i_6_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out_reg[31]_i_7_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(31),
      O => \pc_curr[28]_i_2_n_0\
    );
\pc_curr[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(30),
      I1 => id_PCSel,
      I2 => pc_curr_reg(30),
      O => \pc_curr[28]_i_3_n_0\
    );
\pc_curr[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(29),
      I1 => id_PCSel,
      I2 => pc_curr_reg(29),
      O => \pc_curr[28]_i_4_n_0\
    );
\pc_curr[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(28),
      I1 => id_PCSel,
      I2 => pc_curr_reg(28),
      O => \pc_curr[28]_i_5_n_0\
    );
\pc_curr[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008E"
    )
        port map (
      I0 => \Execute_Unit_i/ALU_DataB__0\(31),
      I1 => \Execute_Unit_i/ALU_DataA__0\(31),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => ex_ALUSel(2),
      I4 => ex_ALUSel(1),
      O => \pc_curr[28]_i_6_n_0\
    );
\pc_curr[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[7]_i_10_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[6]_i_9_n_0\,
      O => \pc_curr[4]_i_10_n_0\
    );
\pc_curr[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(6),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(6),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(5),
      I5 => \^mem_pc_reg[31]\(6),
      O => \pc_curr[4]_i_11_n_0\
    );
\pc_curr[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[5]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[6]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[5]_i_10_n_0\,
      O => \pc_curr[4]_i_12_n_0\
    );
\pc_curr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[7]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[4]_i_6_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(7),
      O => \pc_curr[4]_i_2_n_0\
    );
\pc_curr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[6]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[4]_i_7_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(6),
      O => \pc_curr[4]_i_3_n_0\
    );
\pc_curr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[5]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[4]_i_8_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(5),
      O => \pc_curr[4]_i_4_n_0\
    );
\pc_curr[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[4]_i_3_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \mem_ALU_out[4]_i_2_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(4),
      O => \pc_curr[4]_i_5_n_0\
    );
\pc_curr[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[4]_i_9_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[7]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[7]_i_4_n_0\,
      O => \pc_curr[4]_i_6_n_0\
    );
\pc_curr[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[4]_i_10_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[4]_i_11_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[6]_i_4_n_0\,
      O => \pc_curr[4]_i_7_n_0\
    );
\pc_curr[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[4]_i_12_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[5]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[5]_i_4_n_0\,
      O => \pc_curr[4]_i_8_n_0\
    );
\pc_curr[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[7]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[8]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[7]_i_10_n_0\,
      O => \pc_curr[4]_i_9_n_0\
    );
\pc_curr[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[11]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[12]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[11]_i_10_n_0\,
      O => \pc_curr[8]_i_10_n_0\
    );
\pc_curr[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[11]_i_10_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[10]_i_9_n_0\,
      O => \pc_curr[8]_i_11_n_0\
    );
\pc_curr[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(10),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(10),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(9),
      I5 => \^mem_pc_reg[31]\(10),
      O => \pc_curr[8]_i_12_n_0\
    );
\pc_curr[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => \mem_ALU_out[29]_i_5_n_0\,
      I1 => \mem_ALU_out[9]_i_5_n_0\,
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[10]_i_9_n_0\,
      I4 => \^alu_datab\(0),
      I5 => \mem_ALU_out[9]_i_10_n_0\,
      O => \pc_curr[8]_i_13_n_0\
    );
\pc_curr[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF888"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_5_n_0\,
      I1 => \^mem_alu_out_reg[1]\(0),
      I2 => \mem_ALU_out[9]_i_10_n_0\,
      I3 => \^alu_datab\(0),
      I4 => \mem_ALU_out[8]_i_9_n_0\,
      O => \pc_curr[8]_i_14_n_0\
    );
\pc_curr[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565556669A999AAA"
    )
        port map (
      I0 => \^alu_datab\(8),
      I1 => \^ex_asel\,
      I2 => \wb_WBData_reg[31]\(8),
      I3 => ForwardASel(0),
      I4 => \^mem_alu_out_reg[30]\(7),
      I5 => \^mem_pc_reg[31]\(8),
      O => \pc_curr[8]_i_15_n_0\
    );
\pc_curr[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[11]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[8]_i_6_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(11),
      O => \pc_curr[8]_i_2_n_0\
    );
\pc_curr[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[10]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[8]_i_7_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(10),
      O => \pc_curr[8]_i_3_n_0\
    );
\pc_curr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[9]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[8]_i_8_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(9),
      O => \pc_curr[8]_i_4_n_0\
    );
\pc_curr[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_ALU_out[8]_i_2_n_0\,
      I1 => ex_ALUSel(3),
      I2 => \pc_curr[8]_i_9_n_0\,
      I3 => id_PCSel,
      I4 => pc_curr_reg(8),
      O => \pc_curr[8]_i_5_n_0\
    );
\pc_curr[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[8]_i_10_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[11]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[11]_i_4_n_0\,
      O => \pc_curr[8]_i_6_n_0\
    );
\pc_curr[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[8]_i_11_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[8]_i_12_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[10]_i_4_n_0\,
      O => \pc_curr[8]_i_7_n_0\
    );
\pc_curr[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[8]_i_13_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \mem_ALU_out[9]_i_7_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[9]_i_4_n_0\,
      O => \pc_curr[8]_i_8_n_0\
    );
\pc_curr[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \pc_curr[8]_i_14_n_0\,
      I1 => ex_ALUSel(1),
      I2 => \^mem_alu_out_reg[1]\(0),
      I3 => \pc_curr[8]_i_15_n_0\,
      I4 => ex_ALUSel(2),
      I5 => \mem_ALU_out[8]_i_4_n_0\,
      O => \pc_curr[8]_i_9_n_0\
    );
\pc_curr_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pc_curr_reg[0]_i_1_n_0\,
      CO(2) => \pc_curr_reg[0]_i_1_n_1\,
      CO(1) => \pc_curr_reg[0]_i_1_n_2\,
      CO(0) => \pc_curr_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \pc_curr[0]_i_2_n_0\,
      O(3 downto 0) => \pc_curr_reg[3]_4\(3 downto 0),
      S(3) => \pc_curr[0]_i_3_n_0\,
      S(2) => \pc_curr[0]_i_4_n_0\,
      S(1) => \pc_curr[0]_i_5_n_0\,
      S(0) => \pc_curr[0]_i_6_n_0\
    );
\pc_curr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_curr_reg[8]_i_1_n_0\,
      CO(3) => \pc_curr_reg[12]_i_1_n_0\,
      CO(2) => \pc_curr_reg[12]_i_1_n_1\,
      CO(1) => \pc_curr_reg[12]_i_1_n_2\,
      CO(0) => \pc_curr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pc_curr_reg[15]\(3 downto 0),
      S(3) => \pc_curr[12]_i_2_n_0\,
      S(2) => \pc_curr[12]_i_3_n_0\,
      S(1) => \pc_curr[12]_i_4_n_0\,
      S(0) => \pc_curr[12]_i_5_n_0\
    );
\pc_curr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_curr_reg[12]_i_1_n_0\,
      CO(3) => \pc_curr_reg[16]_i_1_n_0\,
      CO(2) => \pc_curr_reg[16]_i_1_n_1\,
      CO(1) => \pc_curr_reg[16]_i_1_n_2\,
      CO(0) => \pc_curr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pc_curr_reg[19]\(3 downto 0),
      S(3) => \pc_curr[16]_i_2_n_0\,
      S(2) => \pc_curr[16]_i_3_n_0\,
      S(1) => \pc_curr[16]_i_4_n_0\,
      S(0) => \pc_curr[16]_i_5_n_0\
    );
\pc_curr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_curr_reg[16]_i_1_n_0\,
      CO(3) => \pc_curr_reg[20]_i_1_n_0\,
      CO(2) => \pc_curr_reg[20]_i_1_n_1\,
      CO(1) => \pc_curr_reg[20]_i_1_n_2\,
      CO(0) => \pc_curr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pc_curr_reg[23]\(3 downto 0),
      S(3) => \pc_curr[20]_i_2_n_0\,
      S(2) => \pc_curr[20]_i_3_n_0\,
      S(1) => \pc_curr[20]_i_4_n_0\,
      S(0) => \pc_curr[20]_i_5_n_0\
    );
\pc_curr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_curr_reg[20]_i_1_n_0\,
      CO(3) => \pc_curr_reg[24]_i_1_n_0\,
      CO(2) => \pc_curr_reg[24]_i_1_n_1\,
      CO(1) => \pc_curr_reg[24]_i_1_n_2\,
      CO(0) => \pc_curr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pc_curr_reg[27]\(3 downto 0),
      S(3) => \pc_curr[24]_i_2_n_0\,
      S(2) => \pc_curr[24]_i_3_n_0\,
      S(1) => \pc_curr[24]_i_4_n_0\,
      S(0) => \pc_curr[24]_i_5_n_0\
    );
\pc_curr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_curr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_pc_curr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pc_curr_reg[28]_i_1_n_1\,
      CO(1) => \pc_curr_reg[28]_i_1_n_2\,
      CO(0) => \pc_curr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pc_curr_reg[31]\(3 downto 0),
      S(3) => \pc_curr[28]_i_2_n_0\,
      S(2) => \pc_curr[28]_i_3_n_0\,
      S(1) => \pc_curr[28]_i_4_n_0\,
      S(0) => \pc_curr[28]_i_5_n_0\
    );
\pc_curr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_curr_reg[0]_i_1_n_0\,
      CO(3) => \pc_curr_reg[4]_i_1_n_0\,
      CO(2) => \pc_curr_reg[4]_i_1_n_1\,
      CO(1) => \pc_curr_reg[4]_i_1_n_2\,
      CO(0) => \pc_curr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pc_curr_reg[7]\(3 downto 0),
      S(3) => \pc_curr[4]_i_2_n_0\,
      S(2) => \pc_curr[4]_i_3_n_0\,
      S(1) => \pc_curr[4]_i_4_n_0\,
      S(0) => \pc_curr[4]_i_5_n_0\
    );
\pc_curr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_curr_reg[4]_i_1_n_0\,
      CO(3) => \pc_curr_reg[8]_i_1_n_0\,
      CO(2) => \pc_curr_reg[8]_i_1_n_1\,
      CO(1) => \pc_curr_reg[8]_i_1_n_2\,
      CO(0) => \pc_curr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pc_curr_reg[11]\(3 downto 0),
      S(3) => \pc_curr[8]_i_2_n_0\,
      S(2) => \pc_curr[8]_i_3_n_0\,
      S(1) => \pc_curr[8]_i_4_n_0\,
      S(0) => \pc_curr[8]_i_5_n_0\
    );
\pc_next[31]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^ex_rd\(1),
      I1 => \^ex_rd\(2),
      I2 => \^ex_rd\(3),
      I3 => Q(13),
      I4 => \^ex_rd\(4),
      O => pc_curr_reg_0_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Reg_IF_ID is
  port (
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \ex_DataA_reg[31]\ : out STD_LOGIC;
    \ex_DataA_reg[31]_0\ : out STD_LOGIC;
    \ex_DataA_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pc_curr_reg_3_sp_1 : out STD_LOGIC;
    \ex_ImmSel_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_ALUSel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_BSel_reg : out STD_LOGIC;
    \ex_WBSel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_ALUSel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_BrUn_reg : out STD_LOGIC;
    pc_next : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PCWrite : out STD_LOGIC;
    ex_RegWEn_reg : out STD_LOGIC;
    pc_curr_reg_0_sp_1 : out STD_LOGIC;
    ex_MemRW_reg : out STD_LOGIC;
    ex_ASel_reg : out STD_LOGIC;
    \ex_DataA_reg[10]\ : out STD_LOGIC;
    \ex_DataA_reg[10]_0\ : out STD_LOGIC;
    \ex_pc_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst_n : in STD_LOGIC;
    \wb_rd_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wb_RegWEn : in STD_LOGIC;
    \id_inst_reg[18]_0\ : in STD_LOGIC;
    \id_inst_reg[18]_1\ : in STD_LOGIC;
    \wb_WBData_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \id_inst_reg[18]_2\ : in STD_LOGIC;
    \id_inst_reg[18]_3\ : in STD_LOGIC;
    \id_inst_reg[18]_4\ : in STD_LOGIC;
    \id_inst_reg[18]_5\ : in STD_LOGIC;
    \id_inst_reg[18]_6\ : in STD_LOGIC;
    \id_inst_reg[18]_7\ : in STD_LOGIC;
    \id_inst_reg[18]_8\ : in STD_LOGIC;
    \id_inst_reg[18]_9\ : in STD_LOGIC;
    \id_inst_reg[18]_10\ : in STD_LOGIC;
    \id_inst_reg[18]_11\ : in STD_LOGIC;
    \id_inst_reg[18]_12\ : in STD_LOGIC;
    \id_inst_reg[18]_13\ : in STD_LOGIC;
    \id_inst_reg[18]_14\ : in STD_LOGIC;
    \id_inst_reg[18]_15\ : in STD_LOGIC;
    \id_inst_reg[18]_16\ : in STD_LOGIC;
    \id_inst_reg[18]_17\ : in STD_LOGIC;
    \id_inst_reg[18]_18\ : in STD_LOGIC;
    \id_inst_reg[18]_19\ : in STD_LOGIC;
    \id_inst_reg[18]_20\ : in STD_LOGIC;
    \id_inst_reg[18]_21\ : in STD_LOGIC;
    \id_inst_reg[18]_22\ : in STD_LOGIC;
    \id_inst_reg[18]_23\ : in STD_LOGIC;
    \id_inst_reg[18]_24\ : in STD_LOGIC;
    \id_inst_reg[18]_25\ : in STD_LOGIC;
    \id_inst_reg[18]_26\ : in STD_LOGIC;
    \id_inst_reg[18]_27\ : in STD_LOGIC;
    \id_inst_reg[18]_28\ : in STD_LOGIC;
    \id_inst_reg[18]_29\ : in STD_LOGIC;
    \id_inst_reg[18]_30\ : in STD_LOGIC;
    \id_inst_reg[18]_31\ : in STD_LOGIC;
    \id_inst_reg[18]_32\ : in STD_LOGIC;
    \id_inst_reg[18]_33\ : in STD_LOGIC;
    \id_inst_reg[18]_34\ : in STD_LOGIC;
    \id_inst_reg[18]_35\ : in STD_LOGIC;
    \id_inst_reg[18]_36\ : in STD_LOGIC;
    \id_inst_reg[18]_37\ : in STD_LOGIC;
    \id_inst_reg[18]_38\ : in STD_LOGIC;
    \id_inst_reg[18]_39\ : in STD_LOGIC;
    \id_inst_reg[18]_40\ : in STD_LOGIC;
    \id_inst_reg[18]_41\ : in STD_LOGIC;
    \id_inst_reg[18]_42\ : in STD_LOGIC;
    \id_inst_reg[18]_43\ : in STD_LOGIC;
    \id_inst_reg[18]_44\ : in STD_LOGIC;
    \id_inst_reg[18]_45\ : in STD_LOGIC;
    \id_inst_reg[18]_46\ : in STD_LOGIC;
    \id_inst_reg[18]_47\ : in STD_LOGIC;
    \id_inst_reg[18]_48\ : in STD_LOGIC;
    \id_inst_reg[18]_49\ : in STD_LOGIC;
    \id_inst_reg[18]_50\ : in STD_LOGIC;
    \id_inst_reg[18]_51\ : in STD_LOGIC;
    \id_inst_reg[18]_52\ : in STD_LOGIC;
    \id_inst_reg[18]_53\ : in STD_LOGIC;
    \id_inst_reg[18]_54\ : in STD_LOGIC;
    \id_inst_reg[18]_55\ : in STD_LOGIC;
    \id_inst_reg[18]_56\ : in STD_LOGIC;
    \id_inst_reg[18]_57\ : in STD_LOGIC;
    \id_inst_reg[18]_58\ : in STD_LOGIC;
    \id_inst_reg[18]_59\ : in STD_LOGIC;
    \id_inst_reg[18]_60\ : in STD_LOGIC;
    \id_inst_reg[18]_61\ : in STD_LOGIC;
    \id_inst_reg[18]_62\ : in STD_LOGIC;
    \id_inst_reg[18]_63\ : in STD_LOGIC;
    \ex_DataA_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_BrUn : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \id_inst_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pc_curr_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_rd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_inst_reg[20]_0\ : in STD_LOGIC;
    ex_MemRW_reg_0 : in STD_LOGIC;
    if_inst : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    if_pc : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Reg_IF_ID : entity is "Reg_IF_ID";
end design_1_Risc_32_bit_fpga_0_0_Reg_IF_ID;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Reg_IF_ID is
  signal \ALUSel_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ALUSel_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ALUSel_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ALUSel_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ALUSel_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \ALUSel_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal BrUn_reg_i_2_n_0 : STD_LOGIC;
  signal \ImmSel_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \ImmSel_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ImmSel_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal PCSel_reg_i_2_n_0 : STD_LOGIC;
  signal \^pcwrite\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^ex_bsel_reg\ : STD_LOGIC;
  signal \ex_DataA[31]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_5_n_0\ : STD_LOGIC;
  signal \^ex_dataa_reg[31]\ : STD_LOGIC;
  signal \^ex_dataa_reg[31]_0\ : STD_LOGIC;
  signal \id_inst_reg_n_0_[0]\ : STD_LOGIC;
  signal \id_inst_reg_n_0_[1]\ : STD_LOGIC;
  signal \id_inst_reg_n_0_[2]\ : STD_LOGIC;
  signal \id_inst_reg_n_0_[3]\ : STD_LOGIC;
  signal \id_inst_reg_n_0_[5]\ : STD_LOGIC;
  signal pc_curr_reg_0_sn_1 : STD_LOGIC;
  signal pc_curr_reg_3_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUSel_reg[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ALUSel_reg[3]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ALUSel_reg[3]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of ASel_reg_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of BSel_reg_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of BrUn_reg_i_2 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ImmSel_reg[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ImmSel_reg[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ImmSel_reg[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of MemRW_reg_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of PCSel_reg_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of RegWEn_reg_i_1 : label is "soft_lutpair68";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \id_inst_reg[15]\ : label is "id_inst_reg[15]";
  attribute ORIG_CELL_NAME of \id_inst_reg[15]_rep\ : label is "id_inst_reg[15]";
  attribute ORIG_CELL_NAME of \id_inst_reg[15]_rep__0\ : label is "id_inst_reg[15]";
  attribute ORIG_CELL_NAME of \id_inst_reg[16]\ : label is "id_inst_reg[16]";
  attribute ORIG_CELL_NAME of \id_inst_reg[16]_rep\ : label is "id_inst_reg[16]";
  attribute ORIG_CELL_NAME of \id_inst_reg[16]_rep__0\ : label is "id_inst_reg[16]";
  attribute SOFT_HLUTNM of \pc_next[0]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pc_next[10]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pc_next[11]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pc_next[12]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pc_next[13]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pc_next[14]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pc_next[15]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pc_next[16]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pc_next[17]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pc_next[18]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pc_next[19]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pc_next[1]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pc_next[20]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pc_next[21]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pc_next[22]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pc_next[23]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pc_next[24]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pc_next[25]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pc_next[26]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pc_next[27]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pc_next[28]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pc_next[29]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pc_next[2]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pc_next[30]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pc_next[31]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pc_next[3]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pc_next[4]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pc_next[5]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pc_next[6]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pc_next[7]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pc_next[8]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pc_next[9]_INST_0\ : label is "soft_lutpair81";
begin
  PCWrite <= \^pcwrite\;
  Q(26 downto 0) <= \^q\(26 downto 0);
  ex_BSel_reg <= \^ex_bsel_reg\;
  \ex_DataA_reg[31]\ <= \^ex_dataa_reg[31]\;
  \ex_DataA_reg[31]_0\ <= \^ex_dataa_reg[31]_0\;
  pc_curr_reg_0_sp_1 <= pc_curr_reg_0_sn_1;
  pc_curr_reg_3_sp_1 <= pc_curr_reg_3_sn_1;
\ALUSel_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECEECECEFCEFCFCE"
    )
        port map (
      I0 => \ALUSel_reg[0]_i_2_n_0\,
      I1 => \ALUSel_reg[3]_i_3_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \^ex_bsel_reg\,
      O => \ex_ALUSel_reg[3]\(0)
    );
\ALUSel_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \id_inst_reg_n_0_[5]\,
      I2 => \id_inst_reg[2]_0\(2),
      I3 => \^q\(25),
      I4 => \id_inst_reg[2]_0\(1),
      I5 => \id_inst_reg[2]_0\(0),
      O => \ALUSel_reg[0]_i_2_n_0\
    );
\ALUSel_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAFAAAAAAA"
    )
        port map (
      I0 => \ALUSel_reg[3]_i_3_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(0),
      I3 => \id_inst_reg_n_0_[5]\,
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \ex_ALUSel_reg[3]\(1)
    );
\ALUSel_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAFAAAAAAA"
    )
        port map (
      I0 => \ALUSel_reg[3]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(0),
      I3 => \id_inst_reg_n_0_[5]\,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \ex_ALUSel_reg[3]\(2)
    );
\ALUSel_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \id_inst_reg_n_0_[5]\,
      I3 => \^q\(0),
      I4 => \ALUSel_reg[3]_i_3_n_0\,
      O => \ex_ALUSel_reg[3]\(3)
    );
\ALUSel_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFFFFEF"
    )
        port map (
      I0 => \ALUSel_reg[3]_i_4_n_0\,
      I1 => \ALUSel_reg[3]_i_5_n_0\,
      I2 => \^q\(0),
      I3 => BrUn_reg_i_2_n_0,
      I4 => \^q\(1),
      I5 => \^q\(8),
      O => \ex_ALUSel_reg[0]\(0)
    );
\ALUSel_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAFFFFEFEEEFE"
    )
        port map (
      I0 => \ALUSel_reg[3]_i_6_n_0\,
      I1 => \id_inst_reg_n_0_[3]\,
      I2 => \^q\(1),
      I3 => \id_inst_reg_n_0_[5]\,
      I4 => \^q\(0),
      I5 => \id_inst_reg_n_0_[2]\,
      O => \ALUSel_reg[3]_i_3_n_0\
    );
\ALUSel_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \id_inst_reg[2]_0\(0),
      I3 => \id_inst_reg[2]_0\(1),
      I4 => \id_inst_reg[2]_0\(2),
      I5 => \ALUSel_reg[3]_i_7_n_0\,
      O => \ALUSel_reg[3]_i_4_n_0\
    );
\ALUSel_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \id_inst_reg_n_0_[2]\,
      I1 => \id_inst_reg_n_0_[5]\,
      O => \ALUSel_reg[3]_i_5_n_0\
    );
\ALUSel_reg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \id_inst_reg_n_0_[0]\,
      I1 => \id_inst_reg_n_0_[1]\,
      O => \ALUSel_reg[3]_i_6_n_0\
    );
\ALUSel_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \^q\(20),
      I3 => \^q\(21),
      I4 => \^q\(26),
      I5 => \^q\(24),
      O => \ALUSel_reg[3]_i_7_n_0\
    );
ASel_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BC"
    )
        port map (
      I0 => \id_inst_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => \id_inst_reg_n_0_[2]\,
      O => ex_ASel_reg
    );
BSel_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \id_inst_reg_n_0_[5]\,
      O => \^ex_bsel_reg\
    );
BrUn_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => BrUn_reg_i_2_n_0,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(0),
      I4 => \id_inst_reg_n_0_[2]\,
      I5 => \id_inst_reg_n_0_[5]\,
      O => ex_BrUn_reg
    );
BrUn_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \id_inst_reg_n_0_[1]\,
      I1 => \id_inst_reg_n_0_[0]\,
      I2 => \id_inst_reg_n_0_[3]\,
      O => BrUn_reg_i_2_n_0
    );
\ImmSel_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \id_inst_reg_n_0_[5]\,
      I2 => \id_inst_reg_n_0_[3]\,
      O => \ex_ImmSel_reg[2]\(0)
    );
\ImmSel_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \id_inst_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => \id_inst_reg_n_0_[3]\,
      I4 => \id_inst_reg_n_0_[2]\,
      O => \ex_ImmSel_reg[2]\(1)
    );
\ImmSel_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \id_inst_reg_n_0_[2]\,
      I1 => \id_inst_reg_n_0_[5]\,
      I2 => \^q\(0),
      O => \ex_ImmSel_reg[2]\(2)
    );
\ImmSel_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ImmSel_reg[2]_i_3_n_0\,
      I1 => \ImmSel_reg[2]_i_4_n_0\,
      O => E(0)
    );
\ImmSel_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011010000110D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \id_inst_reg_n_0_[5]\,
      I2 => \id_inst_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => BrUn_reg_i_2_n_0,
      I5 => \^q\(8),
      O => \ImmSel_reg[2]_i_3_n_0\
    );
\ImmSel_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
        port map (
      I0 => \ALUSel_reg[3]_i_4_n_0\,
      I1 => \id_inst_reg_n_0_[2]\,
      I2 => BrUn_reg_i_2_n_0,
      I3 => \^q\(1),
      I4 => \^q\(8),
      I5 => \ImmSel_reg[2]_i_5_n_0\,
      O => \ImmSel_reg[2]_i_4_n_0\
    );
\ImmSel_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \id_inst_reg_n_0_[0]\,
      I1 => \id_inst_reg_n_0_[1]\,
      I2 => \id_inst_reg_n_0_[5]\,
      I3 => \^q\(1),
      I4 => \id_inst_reg_n_0_[2]\,
      I5 => \^q\(0),
      O => \ImmSel_reg[2]_i_5_n_0\
    );
MemRW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \id_inst_reg_n_0_[5]\,
      I2 => \^q\(0),
      O => ex_MemRW_reg
    );
PCSel_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \id_inst_reg_n_0_[2]\,
      I2 => PCSel_reg_i_2_n_0,
      O => pc_curr_reg_3_sn_1
    );
PCSel_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(1),
      I2 => \^q\(7),
      I3 => \ex_DataA_reg[30]\(0),
      I4 => ex_BrUn,
      I5 => CO(0),
      O => PCSel_reg_i_2_n_0
    );
RegWEn_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \id_inst_reg_n_0_[5]\,
      I1 => \id_inst_reg_n_0_[2]\,
      I2 => \^q\(0),
      O => ex_RegWEn_reg
    );
\WBSel_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAABF"
    )
        port map (
      I0 => \ImmSel_reg[2]_i_4_n_0\,
      I1 => \id_inst_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => BrUn_reg_i_2_n_0,
      I5 => \id_inst_reg_n_0_[2]\,
      O => \ex_WBSel_reg[0]\(0)
    );
\ex_DataA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_0\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_1\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(0),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(0)
    );
\ex_DataA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_20\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_21\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(10),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(10)
    );
\ex_DataA[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_22\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_23\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(11),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(11)
    );
\ex_DataA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_24\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_25\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(12),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(12)
    );
\ex_DataA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_26\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_27\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(13),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(13)
    );
\ex_DataA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_28\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_29\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(14),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(14)
    );
\ex_DataA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_30\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_31\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(15),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(15)
    );
\ex_DataA[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_32\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_33\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(16),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(16)
    );
\ex_DataA[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_34\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_35\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(17),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(17)
    );
\ex_DataA[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_36\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_37\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(18),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(18)
    );
\ex_DataA[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_38\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_39\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(19),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(19)
    );
\ex_DataA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_2\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_3\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(1),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(1)
    );
\ex_DataA[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_40\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_41\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(20),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(20)
    );
\ex_DataA[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_42\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_43\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(21),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(21)
    );
\ex_DataA[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_44\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_45\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(22),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(22)
    );
\ex_DataA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_46\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_47\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(23),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(23)
    );
\ex_DataA[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_48\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_49\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(24),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(24)
    );
\ex_DataA[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_50\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_51\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(25),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(25)
    );
\ex_DataA[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_52\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_53\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(26),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(26)
    );
\ex_DataA[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_54\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_55\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(27),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(27)
    );
\ex_DataA[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_56\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_57\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(28),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(28)
    );
\ex_DataA[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_58\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_59\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(29),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(29)
    );
\ex_DataA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_4\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_5\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(2),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(2)
    );
\ex_DataA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_60\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_61\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(30),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(30)
    );
\ex_DataA[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_62\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_63\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(31),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(31)
    );
\ex_DataA[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \wb_rd_reg[4]\(0),
      I2 => \wb_rd_reg[4]\(2),
      I3 => \^q\(12),
      I4 => \wb_rd_reg[4]\(1),
      I5 => \^q\(11),
      O => \ex_DataA[31]_i_10_n_0\
    );
\ex_DataA[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090000090"
    )
        port map (
      I0 => \^q\(14),
      I1 => \wb_rd_reg[4]\(4),
      I2 => \ex_DataA[31]_i_10_n_0\,
      I3 => \wb_rd_reg[4]\(3),
      I4 => \^q\(13),
      I5 => wb_RegWEn,
      O => \ex_DataA[31]_i_4_n_0\
    );
\ex_DataA[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(14),
      I2 => \^ex_dataa_reg[31]\,
      I3 => \^ex_dataa_reg[31]_0\,
      I4 => \^q\(13),
      I5 => rst_n,
      O => \ex_DataA[31]_i_5_n_0\
    );
\ex_DataA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_6\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_7\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(3),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(3)
    );
\ex_DataA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_8\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_9\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(4),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(4)
    );
\ex_DataA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_10\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_11\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(5),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(5)
    );
\ex_DataA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_12\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_13\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(6),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(6)
    );
\ex_DataA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_14\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_15\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(7),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(7)
    );
\ex_DataA[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_16\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_17\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(8),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(8)
    );
\ex_DataA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \id_inst_reg[18]_18\,
      I1 => \^q\(14),
      I2 => \id_inst_reg[18]_19\,
      I3 => \ex_DataA[31]_i_4_n_0\,
      I4 => \wb_WBData_reg[31]\(9),
      I5 => \ex_DataA[31]_i_5_n_0\,
      O => \ex_DataA_reg[31]_1\(9)
    );
\id_inst_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(0),
      Q => \id_inst_reg_n_0_[0]\
    );
\id_inst_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(10),
      Q => \^q\(5)
    );
\id_inst_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(11),
      Q => \^q\(6)
    );
\id_inst_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(12),
      Q => \^q\(7)
    );
\id_inst_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(13),
      Q => \^q\(8)
    );
\id_inst_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(14),
      Q => \^q\(9)
    );
\id_inst_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(15),
      Q => \^q\(10)
    );
\id_inst_reg[15]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(15),
      Q => \ex_DataA_reg[10]_0\
    );
\id_inst_reg[15]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(15),
      Q => \^ex_dataa_reg[31]\
    );
\id_inst_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(16),
      Q => \^q\(11)
    );
\id_inst_reg[16]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(16),
      Q => \ex_DataA_reg[10]\
    );
\id_inst_reg[16]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(16),
      Q => \^ex_dataa_reg[31]_0\
    );
\id_inst_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(17),
      Q => \^q\(12)
    );
\id_inst_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(18),
      Q => \^q\(13)
    );
\id_inst_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(19),
      Q => \^q\(14)
    );
\id_inst_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(1),
      Q => \id_inst_reg_n_0_[1]\
    );
\id_inst_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(20),
      Q => \^q\(15)
    );
\id_inst_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(21),
      Q => \^q\(16)
    );
\id_inst_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(22),
      Q => \^q\(17)
    );
\id_inst_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(23),
      Q => \^q\(18)
    );
\id_inst_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(24),
      Q => \^q\(19)
    );
\id_inst_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(25),
      Q => \^q\(20)
    );
\id_inst_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(26),
      Q => \^q\(21)
    );
\id_inst_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(27),
      Q => \^q\(22)
    );
\id_inst_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(28),
      Q => \^q\(23)
    );
\id_inst_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(29),
      Q => \^q\(24)
    );
\id_inst_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(2),
      Q => \id_inst_reg_n_0_[2]\
    );
\id_inst_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(30),
      Q => \^q\(25)
    );
\id_inst_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(31),
      Q => \^q\(26)
    );
\id_inst_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(3),
      Q => \id_inst_reg_n_0_[3]\
    );
\id_inst_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(4),
      Q => \^q\(0)
    );
\id_inst_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(5),
      Q => \id_inst_reg_n_0_[5]\
    );
\id_inst_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(6),
      Q => \^q\(1)
    );
\id_inst_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(7),
      Q => \^q\(2)
    );
\id_inst_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(8),
      Q => \^q\(3)
    );
\id_inst_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_inst(9),
      Q => \^q\(4)
    );
\id_pc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(0),
      Q => \ex_pc_reg[31]\(0)
    );
\id_pc_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(10),
      Q => \ex_pc_reg[31]\(10)
    );
\id_pc_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(11),
      Q => \ex_pc_reg[31]\(11)
    );
\id_pc_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(12),
      Q => \ex_pc_reg[31]\(12)
    );
\id_pc_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(13),
      Q => \ex_pc_reg[31]\(13)
    );
\id_pc_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(14),
      Q => \ex_pc_reg[31]\(14)
    );
\id_pc_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(15),
      Q => \ex_pc_reg[31]\(15)
    );
\id_pc_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(16),
      Q => \ex_pc_reg[31]\(16)
    );
\id_pc_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(17),
      Q => \ex_pc_reg[31]\(17)
    );
\id_pc_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(18),
      Q => \ex_pc_reg[31]\(18)
    );
\id_pc_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(19),
      Q => \ex_pc_reg[31]\(19)
    );
\id_pc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(1),
      Q => \ex_pc_reg[31]\(1)
    );
\id_pc_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(20),
      Q => \ex_pc_reg[31]\(20)
    );
\id_pc_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(21),
      Q => \ex_pc_reg[31]\(21)
    );
\id_pc_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(22),
      Q => \ex_pc_reg[31]\(22)
    );
\id_pc_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(23),
      Q => \ex_pc_reg[31]\(23)
    );
\id_pc_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(24),
      Q => \ex_pc_reg[31]\(24)
    );
\id_pc_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(25),
      Q => \ex_pc_reg[31]\(25)
    );
\id_pc_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(26),
      Q => \ex_pc_reg[31]\(26)
    );
\id_pc_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(27),
      Q => \ex_pc_reg[31]\(27)
    );
\id_pc_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(28),
      Q => \ex_pc_reg[31]\(28)
    );
\id_pc_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(29),
      Q => \ex_pc_reg[31]\(29)
    );
\id_pc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(2),
      Q => \ex_pc_reg[31]\(2)
    );
\id_pc_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(30),
      Q => \ex_pc_reg[31]\(30)
    );
\id_pc_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(31),
      Q => \ex_pc_reg[31]\(31)
    );
\id_pc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(3),
      Q => \ex_pc_reg[31]\(3)
    );
\id_pc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(4),
      Q => \ex_pc_reg[31]\(4)
    );
\id_pc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(5),
      Q => \ex_pc_reg[31]\(5)
    );
\id_pc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(6),
      Q => \ex_pc_reg[31]\(6)
    );
\id_pc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(7),
      Q => \ex_pc_reg[31]\(7)
    );
\id_pc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(8),
      Q => \ex_pc_reg[31]\(8)
    );
\id_pc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => p_0_in,
      D => if_pc(9),
      Q => \ex_pc_reg[31]\(9)
    );
\pc_next[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(0),
      O => pc_next(0)
    );
\pc_next[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(10),
      O => pc_next(10)
    );
\pc_next[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(11),
      O => pc_next(11)
    );
\pc_next[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(12),
      O => pc_next(12)
    );
\pc_next[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(13),
      O => pc_next(13)
    );
\pc_next[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(14),
      O => pc_next(14)
    );
\pc_next[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(15),
      O => pc_next(15)
    );
\pc_next[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(16),
      O => pc_next(16)
    );
\pc_next[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(17),
      O => pc_next(17)
    );
\pc_next[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(18),
      O => pc_next(18)
    );
\pc_next[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(19),
      O => pc_next(19)
    );
\pc_next[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(1),
      O => pc_next(1)
    );
\pc_next[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(20),
      O => pc_next(20)
    );
\pc_next[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(21),
      O => pc_next(21)
    );
\pc_next[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(22),
      O => pc_next(22)
    );
\pc_next[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(23),
      O => pc_next(23)
    );
\pc_next[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(24),
      O => pc_next(24)
    );
\pc_next[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(25),
      O => pc_next(25)
    );
\pc_next[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(26),
      O => pc_next(26)
    );
\pc_next[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(27),
      O => pc_next(27)
    );
\pc_next[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(28),
      O => pc_next(28)
    );
\pc_next[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(29),
      O => pc_next(29)
    );
\pc_next[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(2),
      O => pc_next(2)
    );
\pc_next[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(30),
      O => pc_next(30)
    );
\pc_next[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(31),
      O => pc_next(31)
    );
\pc_next[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(16),
      I1 => ex_rd(0),
      I2 => \^q\(17),
      I3 => ex_rd(1),
      I4 => \id_inst_reg[20]_0\,
      I5 => ex_MemRW_reg_0,
      O => \^pcwrite\
    );
\pc_next[31]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(18),
      I1 => ex_rd(2),
      I2 => \^q\(19),
      I3 => ex_rd(3),
      O => pc_curr_reg_0_sn_1
    );
\pc_next[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(3),
      O => pc_next(3)
    );
\pc_next[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(4),
      O => pc_next(4)
    );
\pc_next[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(5),
      O => pc_next(5)
    );
\pc_next[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(6),
      O => pc_next(6)
    );
\pc_next[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(7),
      O => pc_next(7)
    );
\pc_next[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(8),
      O => pc_next(8)
    );
\pc_next[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcwrite\,
      I1 => pc_curr_reg(9),
      O => pc_next(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Reg_MEM_WB is
  port (
    wb_RegWEn : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[2][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[3][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[4][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[5][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[6][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[7][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[8][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[9][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[10][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[11][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[12][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[13][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[14][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[15][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[16][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[18][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[19][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[20][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[21][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[22][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[23][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[24][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[25][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[26][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[28][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[29][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[30][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[31][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[27][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[17][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_ForwardDataB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ForwardBSel : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regs_reg[30][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ForwardASel : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    mem_RegWEn : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \ex_DataB_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ex_rs1_reg[4]\ : in STD_LOGIC;
    \ex_rs1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_rs2_reg[4]\ : in STD_LOGIC;
    \ex_rs2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_MemRW : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mem_ALU_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Reg_MEM_WB : entity is "Reg_MEM_WB";
end design_1_Risc_32_bit_fpga_0_0_Reg_MEM_WB;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Reg_MEM_WB is
  signal \^forwardbsel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal alu_result0_carry_i_15_n_0 : STD_LOGIC;
  signal \ex_ForwardDataB[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ex_ForwardDataB[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \regs[17][31]_i_2_n_0\ : STD_LOGIC;
  signal \regs[17][31]_i_3_n_0\ : STD_LOGIC;
  signal \regs[27][31]_i_2_n_0\ : STD_LOGIC;
  signal \^regs_reg[30][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wb_regwen\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ex_ForwardDataB[0]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[10]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[11]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[12]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[13]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[14]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[15]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[16]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[17]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[18]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[19]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[1]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[20]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[21]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[22]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[23]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[24]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[25]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[26]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[27]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[28]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[29]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[2]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[30]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[31]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[3]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[4]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[5]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[6]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[7]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[8]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ex_ForwardDataB[9]_INST_0\ : label is "soft_lutpair90";
begin
  ForwardBSel(0) <= \^forwardbsel\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \regs_reg[30][31]_0\(31 downto 0) <= \^regs_reg[30][31]_0\(31 downto 0);
  wb_RegWEn <= \^wb_regwen\;
alu_result0_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ex_rs1_reg[3]\(0),
      I2 => \ex_rs1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => \ex_rs1_reg[3]\(1),
      I5 => \^q\(1),
      O => alu_result0_carry_i_15_n_0
    );
alu_result0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000008000"
    )
        port map (
      I0 => \ex_ForwardDataB[31]_INST_0_i_2_n_0\,
      I1 => \^wb_regwen\,
      I2 => \ex_rs1_reg[4]\,
      I3 => alu_result0_carry_i_15_n_0,
      I4 => \ex_rs1_reg[3]\(3),
      I5 => \^q\(3),
      O => ForwardASel(0)
    );
\ex_ForwardDataB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(0),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(0),
      O => ex_ForwardDataB(0)
    );
\ex_ForwardDataB[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(10),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(10),
      O => ex_ForwardDataB(10)
    );
\ex_ForwardDataB[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(11),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(11),
      O => ex_ForwardDataB(11)
    );
\ex_ForwardDataB[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(12),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(12),
      O => ex_ForwardDataB(12)
    );
\ex_ForwardDataB[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(13),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(13),
      O => ex_ForwardDataB(13)
    );
\ex_ForwardDataB[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(14),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(14),
      O => ex_ForwardDataB(14)
    );
\ex_ForwardDataB[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(15),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(15),
      O => ex_ForwardDataB(15)
    );
\ex_ForwardDataB[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(16),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(16),
      O => ex_ForwardDataB(16)
    );
\ex_ForwardDataB[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(17),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(17),
      O => ex_ForwardDataB(17)
    );
\ex_ForwardDataB[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(18),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(18),
      O => ex_ForwardDataB(18)
    );
\ex_ForwardDataB[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(19),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(19),
      O => ex_ForwardDataB(19)
    );
\ex_ForwardDataB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(1),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(1),
      O => ex_ForwardDataB(1)
    );
\ex_ForwardDataB[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(20),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(20),
      O => ex_ForwardDataB(20)
    );
\ex_ForwardDataB[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(21),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(21),
      O => ex_ForwardDataB(21)
    );
\ex_ForwardDataB[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(22),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(22),
      O => ex_ForwardDataB(22)
    );
\ex_ForwardDataB[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(23),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(23),
      O => ex_ForwardDataB(23)
    );
\ex_ForwardDataB[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(24),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(24),
      O => ex_ForwardDataB(24)
    );
\ex_ForwardDataB[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(25),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(25),
      O => ex_ForwardDataB(25)
    );
\ex_ForwardDataB[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(26),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(26),
      O => ex_ForwardDataB(26)
    );
\ex_ForwardDataB[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(27),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(27),
      O => ex_ForwardDataB(27)
    );
\ex_ForwardDataB[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(28),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(28),
      O => ex_ForwardDataB(28)
    );
\ex_ForwardDataB[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(29),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(29),
      O => ex_ForwardDataB(29)
    );
\ex_ForwardDataB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(2),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(2),
      O => ex_ForwardDataB(2)
    );
\ex_ForwardDataB[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(30),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(30),
      O => ex_ForwardDataB(30)
    );
\ex_ForwardDataB[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(31),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(31),
      O => ex_ForwardDataB(31)
    );
\ex_ForwardDataB[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000008000"
    )
        port map (
      I0 => \ex_ForwardDataB[31]_INST_0_i_2_n_0\,
      I1 => \^wb_regwen\,
      I2 => \ex_rs2_reg[4]\,
      I3 => \ex_ForwardDataB[31]_INST_0_i_4_n_0\,
      I4 => \ex_rs2_reg[3]\(3),
      I5 => \^q\(3),
      O => \^forwardbsel\(0)
    );
\ex_ForwardDataB[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => mem_MemRW,
      O => \ex_ForwardDataB[31]_INST_0_i_2_n_0\
    );
\ex_ForwardDataB[31]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ex_rs2_reg[3]\(0),
      I2 => \ex_rs2_reg[3]\(2),
      I3 => \^q\(2),
      I4 => \ex_rs2_reg[3]\(1),
      I5 => \^q\(1),
      O => \ex_ForwardDataB[31]_INST_0_i_4_n_0\
    );
\ex_ForwardDataB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(3),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(3),
      O => ex_ForwardDataB(3)
    );
\ex_ForwardDataB[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(4),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(4),
      O => ex_ForwardDataB(4)
    );
\ex_ForwardDataB[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(5),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(5),
      O => ex_ForwardDataB(5)
    );
\ex_ForwardDataB[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(6),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(6),
      O => ex_ForwardDataB(6)
    );
\ex_ForwardDataB[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(7),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(7),
      O => ex_ForwardDataB(7)
    );
\ex_ForwardDataB[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(8),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(8),
      O => ex_ForwardDataB(8)
    );
\ex_ForwardDataB[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ex_DataB_reg[31]\(9),
      I1 => \^forwardbsel\(0),
      I2 => \^regs_reg[30][31]_0\(9),
      O => ex_ForwardDataB(9)
    );
\regs[10][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \regs_reg[10][31]\(0)
    );
\regs[11][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \regs_reg[11][31]\(0)
    );
\regs[12][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \regs_reg[12][31]\(0)
    );
\regs[13][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \regs_reg[13][31]\(0)
    );
\regs[14][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \regs_reg[14][31]\(0)
    );
\regs[15][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \regs_reg[15][31]\(0)
    );
\regs[16][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \regs_reg[16][31]\(0)
    );
\regs[17][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => rst_n,
      I1 => \^q\(0),
      I2 => \regs[17][31]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \regs[17][31]_i_3_n_0\,
      O => \regs_reg[17][31]\(0)
    );
\regs[17][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \regs[17][31]_i_2_n_0\
    );
\regs[17][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \regs[17][31]_i_3_n_0\
    );
\regs[18][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \regs_reg[18][31]\(0)
    );
\regs[19][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \regs_reg[19][31]\(0)
    );
\regs[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => E(0)
    );
\regs[20][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \regs_reg[20][31]\(0)
    );
\regs[21][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \regs_reg[21][31]\(0)
    );
\regs[22][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \regs_reg[22][31]\(0)
    );
\regs[23][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \regs_reg[23][31]\(0)
    );
\regs[24][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \regs_reg[24][31]\(0)
    );
\regs[25][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \regs_reg[25][31]\(0)
    );
\regs[26][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \regs_reg[26][31]\(0)
    );
\regs[27][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => rst_n,
      I1 => \^q\(2),
      I2 => \regs[27][31]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \regs[17][31]_i_3_n_0\,
      O => \regs_reg[27][31]\(0)
    );
\regs[27][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \regs[27][31]_i_2_n_0\
    );
\regs[28][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \regs_reg[28][31]\(0)
    );
\regs[29][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \regs_reg[29][31]\(0)
    );
\regs[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \regs_reg[2][31]\(0)
    );
\regs[30][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \regs_reg[30][31]\(0)
    );
\regs[31][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \regs_reg[31][31]\(0)
    );
\regs[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \regs_reg[3][31]\(0)
    );
\regs[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \regs_reg[4][31]\(0)
    );
\regs[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \regs_reg[5][31]\(0)
    );
\regs[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \regs_reg[6][31]\(0)
    );
\regs[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \regs_reg[7][31]\(0)
    );
\regs[8][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \regs_reg[8][31]\(0)
    );
\regs[9][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^wb_regwen\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \regs_reg[9][31]\(0)
    );
wb_RegWEn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_RegWEn,
      Q => \^wb_regwen\,
      R => p_0_in
    );
\wb_WBData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(0),
      Q => \^regs_reg[30][31]_0\(0),
      R => p_0_in
    );
\wb_WBData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(10),
      Q => \^regs_reg[30][31]_0\(10),
      R => p_0_in
    );
\wb_WBData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(11),
      Q => \^regs_reg[30][31]_0\(11),
      R => p_0_in
    );
\wb_WBData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(12),
      Q => \^regs_reg[30][31]_0\(12),
      R => p_0_in
    );
\wb_WBData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(13),
      Q => \^regs_reg[30][31]_0\(13),
      R => p_0_in
    );
\wb_WBData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(14),
      Q => \^regs_reg[30][31]_0\(14),
      R => p_0_in
    );
\wb_WBData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(15),
      Q => \^regs_reg[30][31]_0\(15),
      R => p_0_in
    );
\wb_WBData_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(16),
      Q => \^regs_reg[30][31]_0\(16),
      R => p_0_in
    );
\wb_WBData_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(17),
      Q => \^regs_reg[30][31]_0\(17),
      R => p_0_in
    );
\wb_WBData_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(18),
      Q => \^regs_reg[30][31]_0\(18),
      R => p_0_in
    );
\wb_WBData_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(19),
      Q => \^regs_reg[30][31]_0\(19),
      R => p_0_in
    );
\wb_WBData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(1),
      Q => \^regs_reg[30][31]_0\(1),
      R => p_0_in
    );
\wb_WBData_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(20),
      Q => \^regs_reg[30][31]_0\(20),
      R => p_0_in
    );
\wb_WBData_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(21),
      Q => \^regs_reg[30][31]_0\(21),
      R => p_0_in
    );
\wb_WBData_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(22),
      Q => \^regs_reg[30][31]_0\(22),
      R => p_0_in
    );
\wb_WBData_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(23),
      Q => \^regs_reg[30][31]_0\(23),
      R => p_0_in
    );
\wb_WBData_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(24),
      Q => \^regs_reg[30][31]_0\(24),
      R => p_0_in
    );
\wb_WBData_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(25),
      Q => \^regs_reg[30][31]_0\(25),
      R => p_0_in
    );
\wb_WBData_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(26),
      Q => \^regs_reg[30][31]_0\(26),
      R => p_0_in
    );
\wb_WBData_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(27),
      Q => \^regs_reg[30][31]_0\(27),
      R => p_0_in
    );
\wb_WBData_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(28),
      Q => \^regs_reg[30][31]_0\(28),
      R => p_0_in
    );
\wb_WBData_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(29),
      Q => \^regs_reg[30][31]_0\(29),
      R => p_0_in
    );
\wb_WBData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(2),
      Q => \^regs_reg[30][31]_0\(2),
      R => p_0_in
    );
\wb_WBData_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(30),
      Q => \^regs_reg[30][31]_0\(30),
      R => p_0_in
    );
\wb_WBData_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(31),
      Q => \^regs_reg[30][31]_0\(31),
      R => p_0_in
    );
\wb_WBData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(3),
      Q => \^regs_reg[30][31]_0\(3),
      R => p_0_in
    );
\wb_WBData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(4),
      Q => \^regs_reg[30][31]_0\(4),
      R => p_0_in
    );
\wb_WBData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(5),
      Q => \^regs_reg[30][31]_0\(5),
      R => p_0_in
    );
\wb_WBData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(6),
      Q => \^regs_reg[30][31]_0\(6),
      R => p_0_in
    );
\wb_WBData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(7),
      Q => \^regs_reg[30][31]_0\(7),
      R => p_0_in
    );
\wb_WBData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(8),
      Q => \^regs_reg[30][31]_0\(8),
      R => p_0_in
    );
\wb_WBData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_ALU_out_reg[31]\(9),
      Q => \^regs_reg[30][31]_0\(9),
      R => p_0_in
    );
\wb_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => p_0_in
    );
\wb_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => p_0_in
    );
\wb_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => p_0_in
    );
\wb_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => p_0_in
    );
\wb_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Reg_PC is
  port (
    pc_curr_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PCWrite : in STD_LOGIC;
    \ex_ALUSel_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \ex_ALUSel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Reg_PC : entity is "Reg_PC";
end design_1_Risc_32_bit_fpga_0_0_Reg_PC;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Reg_PC is
begin
\pc_curr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]\(0),
      Q => pc_curr_reg(0)
    );
\pc_curr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_1\(2),
      Q => pc_curr_reg(10)
    );
\pc_curr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_1\(3),
      Q => pc_curr_reg(11)
    );
\pc_curr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_2\(0),
      Q => pc_curr_reg(12)
    );
\pc_curr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_2\(1),
      Q => pc_curr_reg(13)
    );
\pc_curr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_2\(2),
      Q => pc_curr_reg(14)
    );
\pc_curr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_2\(3),
      Q => pc_curr_reg(15)
    );
\pc_curr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_3\(0),
      Q => pc_curr_reg(16)
    );
\pc_curr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_3\(1),
      Q => pc_curr_reg(17)
    );
\pc_curr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_3\(2),
      Q => pc_curr_reg(18)
    );
\pc_curr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_3\(3),
      Q => pc_curr_reg(19)
    );
\pc_curr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]\(1),
      Q => pc_curr_reg(1)
    );
\pc_curr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_4\(0),
      Q => pc_curr_reg(20)
    );
\pc_curr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_4\(1),
      Q => pc_curr_reg(21)
    );
\pc_curr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_4\(2),
      Q => pc_curr_reg(22)
    );
\pc_curr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_4\(3),
      Q => pc_curr_reg(23)
    );
\pc_curr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_5\(0),
      Q => pc_curr_reg(24)
    );
\pc_curr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_5\(1),
      Q => pc_curr_reg(25)
    );
\pc_curr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_5\(2),
      Q => pc_curr_reg(26)
    );
\pc_curr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_5\(3),
      Q => pc_curr_reg(27)
    );
\pc_curr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_6\(0),
      Q => pc_curr_reg(28)
    );
\pc_curr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_6\(1),
      Q => pc_curr_reg(29)
    );
\pc_curr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]\(2),
      Q => pc_curr_reg(2)
    );
\pc_curr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_6\(2),
      Q => pc_curr_reg(30)
    );
\pc_curr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_6\(3),
      Q => pc_curr_reg(31)
    );
\pc_curr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]\(3),
      Q => pc_curr_reg(3)
    );
\pc_curr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_0\(0),
      Q => pc_curr_reg(4)
    );
\pc_curr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_0\(1),
      Q => pc_curr_reg(5)
    );
\pc_curr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_0\(2),
      Q => pc_curr_reg(6)
    );
\pc_curr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_0\(3),
      Q => pc_curr_reg(7)
    );
\pc_curr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_1\(0),
      Q => pc_curr_reg(8)
    );
\pc_curr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PCWrite,
      CLR => p_0_in,
      D => \ex_ALUSel_reg[3]_1\(1),
      Q => pc_curr_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Register_Array is
  port (
    p_0_in : out STD_LOGIC;
    \ex_DataA_reg[0]\ : out STD_LOGIC;
    \ex_DataA_reg[0]_0\ : out STD_LOGIC;
    \ex_DataA_reg[1]\ : out STD_LOGIC;
    \ex_DataA_reg[1]_0\ : out STD_LOGIC;
    \ex_DataA_reg[2]\ : out STD_LOGIC;
    \ex_DataA_reg[2]_0\ : out STD_LOGIC;
    \ex_DataA_reg[3]\ : out STD_LOGIC;
    \ex_DataA_reg[3]_0\ : out STD_LOGIC;
    \ex_DataA_reg[4]\ : out STD_LOGIC;
    \ex_DataA_reg[4]_0\ : out STD_LOGIC;
    \ex_DataA_reg[5]\ : out STD_LOGIC;
    \ex_DataA_reg[5]_0\ : out STD_LOGIC;
    \ex_DataA_reg[6]\ : out STD_LOGIC;
    \ex_DataA_reg[6]_0\ : out STD_LOGIC;
    \ex_DataA_reg[7]\ : out STD_LOGIC;
    \ex_DataA_reg[7]_0\ : out STD_LOGIC;
    \ex_DataA_reg[8]\ : out STD_LOGIC;
    \ex_DataA_reg[8]_0\ : out STD_LOGIC;
    \ex_DataA_reg[9]\ : out STD_LOGIC;
    \ex_DataA_reg[9]_0\ : out STD_LOGIC;
    \ex_DataA_reg[10]\ : out STD_LOGIC;
    \ex_DataA_reg[10]_0\ : out STD_LOGIC;
    \ex_DataA_reg[11]\ : out STD_LOGIC;
    \ex_DataA_reg[11]_0\ : out STD_LOGIC;
    \ex_DataA_reg[12]\ : out STD_LOGIC;
    \ex_DataA_reg[12]_0\ : out STD_LOGIC;
    \ex_DataA_reg[13]\ : out STD_LOGIC;
    \ex_DataA_reg[13]_0\ : out STD_LOGIC;
    \ex_DataA_reg[14]\ : out STD_LOGIC;
    \ex_DataA_reg[14]_0\ : out STD_LOGIC;
    \ex_DataA_reg[15]\ : out STD_LOGIC;
    \ex_DataA_reg[15]_0\ : out STD_LOGIC;
    \ex_DataA_reg[16]\ : out STD_LOGIC;
    \ex_DataA_reg[16]_0\ : out STD_LOGIC;
    \ex_DataA_reg[17]\ : out STD_LOGIC;
    \ex_DataA_reg[17]_0\ : out STD_LOGIC;
    \ex_DataA_reg[18]\ : out STD_LOGIC;
    \ex_DataA_reg[18]_0\ : out STD_LOGIC;
    \ex_DataA_reg[19]\ : out STD_LOGIC;
    \ex_DataA_reg[19]_0\ : out STD_LOGIC;
    \ex_DataA_reg[20]\ : out STD_LOGIC;
    \ex_DataA_reg[20]_0\ : out STD_LOGIC;
    \ex_DataA_reg[21]\ : out STD_LOGIC;
    \ex_DataA_reg[21]_0\ : out STD_LOGIC;
    \ex_DataA_reg[22]\ : out STD_LOGIC;
    \ex_DataA_reg[22]_0\ : out STD_LOGIC;
    \ex_DataA_reg[23]\ : out STD_LOGIC;
    \ex_DataA_reg[23]_0\ : out STD_LOGIC;
    \ex_DataA_reg[24]\ : out STD_LOGIC;
    \ex_DataA_reg[24]_0\ : out STD_LOGIC;
    \ex_DataA_reg[25]\ : out STD_LOGIC;
    \ex_DataA_reg[25]_0\ : out STD_LOGIC;
    \ex_DataA_reg[26]\ : out STD_LOGIC;
    \ex_DataA_reg[26]_0\ : out STD_LOGIC;
    \ex_DataA_reg[27]\ : out STD_LOGIC;
    \ex_DataA_reg[27]_0\ : out STD_LOGIC;
    \ex_DataA_reg[28]\ : out STD_LOGIC;
    \ex_DataA_reg[28]_0\ : out STD_LOGIC;
    \ex_DataA_reg[29]\ : out STD_LOGIC;
    \ex_DataA_reg[29]_0\ : out STD_LOGIC;
    \ex_DataA_reg[30]\ : out STD_LOGIC;
    \ex_DataA_reg[30]_0\ : out STD_LOGIC;
    \ex_DataA_reg[31]\ : out STD_LOGIC;
    \ex_DataA_reg[31]_0\ : out STD_LOGIC;
    \ex_DataB_reg[0]\ : out STD_LOGIC;
    \ex_DataB_reg[0]_0\ : out STD_LOGIC;
    \ex_DataB_reg[1]\ : out STD_LOGIC;
    \ex_DataB_reg[1]_0\ : out STD_LOGIC;
    \ex_DataB_reg[2]\ : out STD_LOGIC;
    \ex_DataB_reg[2]_0\ : out STD_LOGIC;
    \ex_DataB_reg[3]\ : out STD_LOGIC;
    \ex_DataB_reg[3]_0\ : out STD_LOGIC;
    \ex_DataB_reg[4]\ : out STD_LOGIC;
    \ex_DataB_reg[4]_0\ : out STD_LOGIC;
    \ex_DataB_reg[5]\ : out STD_LOGIC;
    \ex_DataB_reg[5]_0\ : out STD_LOGIC;
    \ex_DataB_reg[6]\ : out STD_LOGIC;
    \ex_DataB_reg[6]_0\ : out STD_LOGIC;
    \ex_DataB_reg[7]\ : out STD_LOGIC;
    \ex_DataB_reg[7]_0\ : out STD_LOGIC;
    \ex_DataB_reg[8]\ : out STD_LOGIC;
    \ex_DataB_reg[8]_0\ : out STD_LOGIC;
    \ex_DataB_reg[9]\ : out STD_LOGIC;
    \ex_DataB_reg[9]_0\ : out STD_LOGIC;
    \ex_DataB_reg[10]\ : out STD_LOGIC;
    \ex_DataB_reg[10]_0\ : out STD_LOGIC;
    \ex_DataB_reg[11]\ : out STD_LOGIC;
    \ex_DataB_reg[11]_0\ : out STD_LOGIC;
    \ex_DataB_reg[12]\ : out STD_LOGIC;
    \ex_DataB_reg[12]_0\ : out STD_LOGIC;
    \ex_DataB_reg[13]\ : out STD_LOGIC;
    \ex_DataB_reg[13]_0\ : out STD_LOGIC;
    \ex_DataB_reg[14]\ : out STD_LOGIC;
    \ex_DataB_reg[14]_0\ : out STD_LOGIC;
    \ex_DataB_reg[15]\ : out STD_LOGIC;
    \ex_DataB_reg[15]_0\ : out STD_LOGIC;
    \ex_DataB_reg[16]\ : out STD_LOGIC;
    \ex_DataB_reg[16]_0\ : out STD_LOGIC;
    \ex_DataB_reg[17]\ : out STD_LOGIC;
    \ex_DataB_reg[17]_0\ : out STD_LOGIC;
    \ex_DataB_reg[18]\ : out STD_LOGIC;
    \ex_DataB_reg[18]_0\ : out STD_LOGIC;
    \ex_DataB_reg[19]\ : out STD_LOGIC;
    \ex_DataB_reg[19]_0\ : out STD_LOGIC;
    \ex_DataB_reg[20]\ : out STD_LOGIC;
    \ex_DataB_reg[20]_0\ : out STD_LOGIC;
    \ex_DataB_reg[21]\ : out STD_LOGIC;
    \ex_DataB_reg[21]_0\ : out STD_LOGIC;
    \ex_DataB_reg[22]\ : out STD_LOGIC;
    \ex_DataB_reg[22]_0\ : out STD_LOGIC;
    \ex_DataB_reg[23]\ : out STD_LOGIC;
    \ex_DataB_reg[23]_0\ : out STD_LOGIC;
    \ex_DataB_reg[24]\ : out STD_LOGIC;
    \ex_DataB_reg[24]_0\ : out STD_LOGIC;
    \ex_DataB_reg[25]\ : out STD_LOGIC;
    \ex_DataB_reg[25]_0\ : out STD_LOGIC;
    \ex_DataB_reg[26]\ : out STD_LOGIC;
    \ex_DataB_reg[26]_0\ : out STD_LOGIC;
    \ex_DataB_reg[27]\ : out STD_LOGIC;
    \ex_DataB_reg[27]_0\ : out STD_LOGIC;
    \ex_DataB_reg[28]\ : out STD_LOGIC;
    \ex_DataB_reg[28]_0\ : out STD_LOGIC;
    \ex_DataB_reg[29]\ : out STD_LOGIC;
    \ex_DataB_reg[29]_0\ : out STD_LOGIC;
    \ex_DataB_reg[30]\ : out STD_LOGIC;
    \ex_DataB_reg[30]_0\ : out STD_LOGIC;
    \ex_DataB_reg[31]\ : out STD_LOGIC;
    \ex_DataB_reg[31]_0\ : out STD_LOGIC;
    rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_inst_reg[16]_rep\ : in STD_LOGIC;
    \id_inst_reg[15]_rep\ : in STD_LOGIC;
    \id_inst_reg[16]_rep__0\ : in STD_LOGIC;
    \id_inst_reg[15]_rep__0\ : in STD_LOGIC;
    id_rs2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_inst_reg[21]\ : in STD_LOGIC;
    \id_inst_reg[20]\ : in STD_LOGIC;
    \id_inst_reg[21]_0\ : in STD_LOGIC;
    \id_inst_reg[20]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_WBData_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    wb_RegWEn_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_rd_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_rd_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_RegWEn_reg_26 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Register_Array : entity is "Register_Array";
end design_1_Risc_32_bit_fpga_0_0_Register_Array;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Register_Array is
  signal \ex_DataA[0]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[0]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[0]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[0]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[0]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[0]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[0]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[0]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[10]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[11]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[12]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[13]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[14]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[15]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[16]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[17]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[18]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[19]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[1]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[20]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[21]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[22]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[23]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[24]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[25]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[26]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[27]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[28]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[29]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[2]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[30]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_16_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_17_n_0\ : STD_LOGIC;
  signal \ex_DataA[31]_i_18_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[3]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[4]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[5]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[6]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[7]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[8]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA[9]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataA_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[0]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[10]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[11]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[12]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[13]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[14]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[15]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[16]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[17]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[18]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[19]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[1]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[20]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[21]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[22]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[23]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[24]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[25]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[26]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[27]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[28]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[29]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[2]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[30]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_16_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_17_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_18_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_19_n_0\ : STD_LOGIC;
  signal \ex_DataB[31]_i_20_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[3]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[4]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[5]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[6]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[7]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[8]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_10_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_11_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_12_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_13_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_14_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_15_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB[9]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \ex_DataB_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \regs_reg[10]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[11]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[12]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[13]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[14]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[15]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[16]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[17]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[18]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[19]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[20]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[21]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[22]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[23]_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[24]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[25]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[26]_25\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[27]_26\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[28]_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[29]_28\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[2]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[30]_29\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[31]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[3]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[4]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[5]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[6]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[7]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[8]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs_reg[9]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  p_0_in <= \^p_0_in\;
\ex_DataA[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(0),
      I1 => \regs_reg[10]_9\(0),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(0),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(0),
      O => \ex_DataA[0]_i_10_n_0\
    );
\ex_DataA[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(0),
      I1 => \regs_reg[14]_13\(0),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(0),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(0),
      O => \ex_DataA[0]_i_11_n_0\
    );
\ex_DataA[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(0),
      I1 => \regs_reg[18]_17\(0),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(0),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(0),
      O => \ex_DataA[0]_i_12_n_0\
    );
\ex_DataA[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(0),
      I1 => \regs_reg[22]_21\(0),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(0),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(0),
      O => \ex_DataA[0]_i_13_n_0\
    );
\ex_DataA[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(0),
      I1 => \regs_reg[26]_25\(0),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(0),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(0),
      O => \ex_DataA[0]_i_14_n_0\
    );
\ex_DataA[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(0),
      I1 => \regs_reg[30]_29\(0),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(0),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(0),
      O => \ex_DataA[0]_i_15_n_0\
    );
\ex_DataA[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(0),
      I1 => \regs_reg[2]_1\(0),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(0),
      I4 => Q(0),
      O => \ex_DataA[0]_i_8_n_0\
    );
\ex_DataA[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(0),
      I1 => \regs_reg[6]_5\(0),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(0),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(0),
      O => \ex_DataA[0]_i_9_n_0\
    );
\ex_DataA[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(10),
      I1 => \regs_reg[10]_9\(10),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(10),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(10),
      O => \ex_DataA[10]_i_10_n_0\
    );
\ex_DataA[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(10),
      I1 => \regs_reg[14]_13\(10),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(10),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(10),
      O => \ex_DataA[10]_i_11_n_0\
    );
\ex_DataA[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(10),
      I1 => \regs_reg[18]_17\(10),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(10),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(10),
      O => \ex_DataA[10]_i_12_n_0\
    );
\ex_DataA[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(10),
      I1 => \regs_reg[22]_21\(10),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(10),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(10),
      O => \ex_DataA[10]_i_13_n_0\
    );
\ex_DataA[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(10),
      I1 => \regs_reg[26]_25\(10),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(10),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(10),
      O => \ex_DataA[10]_i_14_n_0\
    );
\ex_DataA[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(10),
      I1 => \regs_reg[30]_29\(10),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(10),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(10),
      O => \ex_DataA[10]_i_15_n_0\
    );
\ex_DataA[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(10),
      I1 => \regs_reg[2]_1\(10),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(10),
      I4 => Q(0),
      O => \ex_DataA[10]_i_8_n_0\
    );
\ex_DataA[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(10),
      I1 => \regs_reg[6]_5\(10),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(10),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(10),
      O => \ex_DataA[10]_i_9_n_0\
    );
\ex_DataA[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(11),
      I1 => \regs_reg[10]_9\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(11),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(11),
      O => \ex_DataA[11]_i_10_n_0\
    );
\ex_DataA[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(11),
      I1 => \regs_reg[14]_13\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(11),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(11),
      O => \ex_DataA[11]_i_11_n_0\
    );
\ex_DataA[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(11),
      I1 => \regs_reg[18]_17\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(11),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(11),
      O => \ex_DataA[11]_i_12_n_0\
    );
\ex_DataA[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(11),
      I1 => \regs_reg[22]_21\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(11),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(11),
      O => \ex_DataA[11]_i_13_n_0\
    );
\ex_DataA[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(11),
      I1 => \regs_reg[26]_25\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(11),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(11),
      O => \ex_DataA[11]_i_14_n_0\
    );
\ex_DataA[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(11),
      I1 => \regs_reg[30]_29\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(11),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(11),
      O => \ex_DataA[11]_i_15_n_0\
    );
\ex_DataA[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(11),
      I1 => \regs_reg[2]_1\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(11),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[11]_i_8_n_0\
    );
\ex_DataA[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(11),
      I1 => \regs_reg[6]_5\(11),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(11),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(11),
      O => \ex_DataA[11]_i_9_n_0\
    );
\ex_DataA[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(12),
      I1 => \regs_reg[10]_9\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(12),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(12),
      O => \ex_DataA[12]_i_10_n_0\
    );
\ex_DataA[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(12),
      I1 => \regs_reg[14]_13\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(12),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(12),
      O => \ex_DataA[12]_i_11_n_0\
    );
\ex_DataA[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(12),
      I1 => \regs_reg[18]_17\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(12),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(12),
      O => \ex_DataA[12]_i_12_n_0\
    );
\ex_DataA[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(12),
      I1 => \regs_reg[22]_21\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(12),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(12),
      O => \ex_DataA[12]_i_13_n_0\
    );
\ex_DataA[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(12),
      I1 => \regs_reg[26]_25\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(12),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(12),
      O => \ex_DataA[12]_i_14_n_0\
    );
\ex_DataA[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(12),
      I1 => \regs_reg[30]_29\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(12),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(12),
      O => \ex_DataA[12]_i_15_n_0\
    );
\ex_DataA[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(12),
      I1 => \regs_reg[2]_1\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(12),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[12]_i_8_n_0\
    );
\ex_DataA[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(12),
      I1 => \regs_reg[6]_5\(12),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(12),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(12),
      O => \ex_DataA[12]_i_9_n_0\
    );
\ex_DataA[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(13),
      I1 => \regs_reg[10]_9\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(13),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(13),
      O => \ex_DataA[13]_i_10_n_0\
    );
\ex_DataA[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(13),
      I1 => \regs_reg[14]_13\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(13),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(13),
      O => \ex_DataA[13]_i_11_n_0\
    );
\ex_DataA[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(13),
      I1 => \regs_reg[18]_17\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(13),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(13),
      O => \ex_DataA[13]_i_12_n_0\
    );
\ex_DataA[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(13),
      I1 => \regs_reg[22]_21\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(13),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(13),
      O => \ex_DataA[13]_i_13_n_0\
    );
\ex_DataA[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(13),
      I1 => \regs_reg[26]_25\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(13),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(13),
      O => \ex_DataA[13]_i_14_n_0\
    );
\ex_DataA[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(13),
      I1 => \regs_reg[30]_29\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(13),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(13),
      O => \ex_DataA[13]_i_15_n_0\
    );
\ex_DataA[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(13),
      I1 => \regs_reg[2]_1\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(13),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[13]_i_8_n_0\
    );
\ex_DataA[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(13),
      I1 => \regs_reg[6]_5\(13),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(13),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(13),
      O => \ex_DataA[13]_i_9_n_0\
    );
\ex_DataA[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(14),
      I1 => \regs_reg[10]_9\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(14),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(14),
      O => \ex_DataA[14]_i_10_n_0\
    );
\ex_DataA[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(14),
      I1 => \regs_reg[14]_13\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(14),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(14),
      O => \ex_DataA[14]_i_11_n_0\
    );
\ex_DataA[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(14),
      I1 => \regs_reg[18]_17\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(14),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(14),
      O => \ex_DataA[14]_i_12_n_0\
    );
\ex_DataA[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(14),
      I1 => \regs_reg[22]_21\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(14),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(14),
      O => \ex_DataA[14]_i_13_n_0\
    );
\ex_DataA[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(14),
      I1 => \regs_reg[26]_25\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(14),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(14),
      O => \ex_DataA[14]_i_14_n_0\
    );
\ex_DataA[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(14),
      I1 => \regs_reg[30]_29\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(14),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(14),
      O => \ex_DataA[14]_i_15_n_0\
    );
\ex_DataA[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(14),
      I1 => \regs_reg[2]_1\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(14),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[14]_i_8_n_0\
    );
\ex_DataA[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(14),
      I1 => \regs_reg[6]_5\(14),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(14),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(14),
      O => \ex_DataA[14]_i_9_n_0\
    );
\ex_DataA[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(15),
      I1 => \regs_reg[10]_9\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(15),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(15),
      O => \ex_DataA[15]_i_10_n_0\
    );
\ex_DataA[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(15),
      I1 => \regs_reg[14]_13\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(15),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(15),
      O => \ex_DataA[15]_i_11_n_0\
    );
\ex_DataA[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(15),
      I1 => \regs_reg[18]_17\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(15),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(15),
      O => \ex_DataA[15]_i_12_n_0\
    );
\ex_DataA[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(15),
      I1 => \regs_reg[22]_21\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(15),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(15),
      O => \ex_DataA[15]_i_13_n_0\
    );
\ex_DataA[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(15),
      I1 => \regs_reg[26]_25\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(15),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(15),
      O => \ex_DataA[15]_i_14_n_0\
    );
\ex_DataA[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(15),
      I1 => \regs_reg[30]_29\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(15),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(15),
      O => \ex_DataA[15]_i_15_n_0\
    );
\ex_DataA[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(15),
      I1 => \regs_reg[2]_1\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(15),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[15]_i_8_n_0\
    );
\ex_DataA[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(15),
      I1 => \regs_reg[6]_5\(15),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(15),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(15),
      O => \ex_DataA[15]_i_9_n_0\
    );
\ex_DataA[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(16),
      I1 => \regs_reg[10]_9\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(16),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(16),
      O => \ex_DataA[16]_i_10_n_0\
    );
\ex_DataA[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(16),
      I1 => \regs_reg[14]_13\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(16),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(16),
      O => \ex_DataA[16]_i_11_n_0\
    );
\ex_DataA[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(16),
      I1 => \regs_reg[18]_17\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(16),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(16),
      O => \ex_DataA[16]_i_12_n_0\
    );
\ex_DataA[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(16),
      I1 => \regs_reg[22]_21\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(16),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(16),
      O => \ex_DataA[16]_i_13_n_0\
    );
\ex_DataA[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(16),
      I1 => \regs_reg[26]_25\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(16),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(16),
      O => \ex_DataA[16]_i_14_n_0\
    );
\ex_DataA[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(16),
      I1 => \regs_reg[30]_29\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(16),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(16),
      O => \ex_DataA[16]_i_15_n_0\
    );
\ex_DataA[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(16),
      I1 => \regs_reg[2]_1\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(16),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[16]_i_8_n_0\
    );
\ex_DataA[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(16),
      I1 => \regs_reg[6]_5\(16),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(16),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(16),
      O => \ex_DataA[16]_i_9_n_0\
    );
\ex_DataA[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(17),
      I1 => \regs_reg[10]_9\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(17),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(17),
      O => \ex_DataA[17]_i_10_n_0\
    );
\ex_DataA[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(17),
      I1 => \regs_reg[14]_13\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(17),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(17),
      O => \ex_DataA[17]_i_11_n_0\
    );
\ex_DataA[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(17),
      I1 => \regs_reg[18]_17\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(17),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(17),
      O => \ex_DataA[17]_i_12_n_0\
    );
\ex_DataA[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(17),
      I1 => \regs_reg[22]_21\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(17),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(17),
      O => \ex_DataA[17]_i_13_n_0\
    );
\ex_DataA[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(17),
      I1 => \regs_reg[26]_25\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(17),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(17),
      O => \ex_DataA[17]_i_14_n_0\
    );
\ex_DataA[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(17),
      I1 => \regs_reg[30]_29\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(17),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(17),
      O => \ex_DataA[17]_i_15_n_0\
    );
\ex_DataA[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(17),
      I1 => \regs_reg[2]_1\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(17),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[17]_i_8_n_0\
    );
\ex_DataA[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(17),
      I1 => \regs_reg[6]_5\(17),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(17),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(17),
      O => \ex_DataA[17]_i_9_n_0\
    );
\ex_DataA[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(18),
      I1 => \regs_reg[10]_9\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(18),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(18),
      O => \ex_DataA[18]_i_10_n_0\
    );
\ex_DataA[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(18),
      I1 => \regs_reg[14]_13\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(18),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(18),
      O => \ex_DataA[18]_i_11_n_0\
    );
\ex_DataA[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(18),
      I1 => \regs_reg[18]_17\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(18),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(18),
      O => \ex_DataA[18]_i_12_n_0\
    );
\ex_DataA[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(18),
      I1 => \regs_reg[22]_21\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(18),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(18),
      O => \ex_DataA[18]_i_13_n_0\
    );
\ex_DataA[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(18),
      I1 => \regs_reg[26]_25\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(18),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(18),
      O => \ex_DataA[18]_i_14_n_0\
    );
\ex_DataA[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(18),
      I1 => \regs_reg[30]_29\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(18),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(18),
      O => \ex_DataA[18]_i_15_n_0\
    );
\ex_DataA[18]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(18),
      I1 => \regs_reg[2]_1\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(18),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[18]_i_8_n_0\
    );
\ex_DataA[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(18),
      I1 => \regs_reg[6]_5\(18),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(18),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(18),
      O => \ex_DataA[18]_i_9_n_0\
    );
\ex_DataA[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(19),
      I1 => \regs_reg[10]_9\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(19),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(19),
      O => \ex_DataA[19]_i_10_n_0\
    );
\ex_DataA[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(19),
      I1 => \regs_reg[14]_13\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(19),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(19),
      O => \ex_DataA[19]_i_11_n_0\
    );
\ex_DataA[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(19),
      I1 => \regs_reg[18]_17\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(19),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(19),
      O => \ex_DataA[19]_i_12_n_0\
    );
\ex_DataA[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(19),
      I1 => \regs_reg[22]_21\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(19),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(19),
      O => \ex_DataA[19]_i_13_n_0\
    );
\ex_DataA[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(19),
      I1 => \regs_reg[26]_25\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(19),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(19),
      O => \ex_DataA[19]_i_14_n_0\
    );
\ex_DataA[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(19),
      I1 => \regs_reg[30]_29\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(19),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(19),
      O => \ex_DataA[19]_i_15_n_0\
    );
\ex_DataA[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(19),
      I1 => \regs_reg[2]_1\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(19),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[19]_i_8_n_0\
    );
\ex_DataA[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(19),
      I1 => \regs_reg[6]_5\(19),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(19),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(19),
      O => \ex_DataA[19]_i_9_n_0\
    );
\ex_DataA[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(1),
      I1 => \regs_reg[10]_9\(1),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(1),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(1),
      O => \ex_DataA[1]_i_10_n_0\
    );
\ex_DataA[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(1),
      I1 => \regs_reg[14]_13\(1),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(1),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(1),
      O => \ex_DataA[1]_i_11_n_0\
    );
\ex_DataA[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(1),
      I1 => \regs_reg[18]_17\(1),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(1),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(1),
      O => \ex_DataA[1]_i_12_n_0\
    );
\ex_DataA[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(1),
      I1 => \regs_reg[22]_21\(1),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(1),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(1),
      O => \ex_DataA[1]_i_13_n_0\
    );
\ex_DataA[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(1),
      I1 => \regs_reg[26]_25\(1),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(1),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(1),
      O => \ex_DataA[1]_i_14_n_0\
    );
\ex_DataA[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(1),
      I1 => \regs_reg[30]_29\(1),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(1),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(1),
      O => \ex_DataA[1]_i_15_n_0\
    );
\ex_DataA[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(1),
      I1 => \regs_reg[2]_1\(1),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(1),
      I4 => Q(0),
      O => \ex_DataA[1]_i_8_n_0\
    );
\ex_DataA[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(1),
      I1 => \regs_reg[6]_5\(1),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(1),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(1),
      O => \ex_DataA[1]_i_9_n_0\
    );
\ex_DataA[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(20),
      I1 => \regs_reg[10]_9\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(20),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(20),
      O => \ex_DataA[20]_i_10_n_0\
    );
\ex_DataA[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(20),
      I1 => \regs_reg[14]_13\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(20),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(20),
      O => \ex_DataA[20]_i_11_n_0\
    );
\ex_DataA[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(20),
      I1 => \regs_reg[18]_17\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[17]_16\(20),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[16]_15\(20),
      O => \ex_DataA[20]_i_12_n_0\
    );
\ex_DataA[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(20),
      I1 => \regs_reg[22]_21\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[21]_20\(20),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[20]_19\(20),
      O => \ex_DataA[20]_i_13_n_0\
    );
\ex_DataA[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(20),
      I1 => \regs_reg[26]_25\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[25]_24\(20),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[24]_23\(20),
      O => \ex_DataA[20]_i_14_n_0\
    );
\ex_DataA[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(20),
      I1 => \regs_reg[30]_29\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[29]_28\(20),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[28]_27\(20),
      O => \ex_DataA[20]_i_15_n_0\
    );
\ex_DataA[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(20),
      I1 => \regs_reg[2]_1\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[1]_0\(20),
      I4 => \id_inst_reg[15]_rep\,
      O => \ex_DataA[20]_i_8_n_0\
    );
\ex_DataA[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(20),
      I1 => \regs_reg[6]_5\(20),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(20),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(20),
      O => \ex_DataA[20]_i_9_n_0\
    );
\ex_DataA[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(21),
      I1 => \regs_reg[10]_9\(21),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[9]_8\(21),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[8]_7\(21),
      O => \ex_DataA[21]_i_10_n_0\
    );
\ex_DataA[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(21),
      I1 => \regs_reg[14]_13\(21),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[13]_12\(21),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[12]_11\(21),
      O => \ex_DataA[21]_i_11_n_0\
    );
\ex_DataA[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(21),
      I1 => \regs_reg[18]_17\(21),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(21),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(21),
      O => \ex_DataA[21]_i_12_n_0\
    );
\ex_DataA[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(21),
      I1 => \regs_reg[22]_21\(21),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(21),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(21),
      O => \ex_DataA[21]_i_13_n_0\
    );
\ex_DataA[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(21),
      I1 => \regs_reg[26]_25\(21),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(21),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(21),
      O => \ex_DataA[21]_i_14_n_0\
    );
\ex_DataA[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(21),
      I1 => \regs_reg[30]_29\(21),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(21),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(21),
      O => \ex_DataA[21]_i_15_n_0\
    );
\ex_DataA[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(21),
      I1 => \regs_reg[2]_1\(21),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(21),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[21]_i_8_n_0\
    );
\ex_DataA[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(21),
      I1 => \regs_reg[6]_5\(21),
      I2 => \id_inst_reg[16]_rep\,
      I3 => \regs_reg[5]_4\(21),
      I4 => \id_inst_reg[15]_rep\,
      I5 => \regs_reg[4]_3\(21),
      O => \ex_DataA[21]_i_9_n_0\
    );
\ex_DataA[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(22),
      I1 => \regs_reg[10]_9\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(22),
      O => \ex_DataA[22]_i_10_n_0\
    );
\ex_DataA[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(22),
      I1 => \regs_reg[14]_13\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(22),
      O => \ex_DataA[22]_i_11_n_0\
    );
\ex_DataA[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(22),
      I1 => \regs_reg[18]_17\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(22),
      O => \ex_DataA[22]_i_12_n_0\
    );
\ex_DataA[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(22),
      I1 => \regs_reg[22]_21\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(22),
      O => \ex_DataA[22]_i_13_n_0\
    );
\ex_DataA[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(22),
      I1 => \regs_reg[26]_25\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(22),
      O => \ex_DataA[22]_i_14_n_0\
    );
\ex_DataA[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(22),
      I1 => \regs_reg[30]_29\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(22),
      O => \ex_DataA[22]_i_15_n_0\
    );
\ex_DataA[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(22),
      I1 => \regs_reg[2]_1\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[22]_i_8_n_0\
    );
\ex_DataA[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(22),
      I1 => \regs_reg[6]_5\(22),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(22),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(22),
      O => \ex_DataA[22]_i_9_n_0\
    );
\ex_DataA[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(23),
      I1 => \regs_reg[10]_9\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(23),
      O => \ex_DataA[23]_i_10_n_0\
    );
\ex_DataA[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(23),
      I1 => \regs_reg[14]_13\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(23),
      O => \ex_DataA[23]_i_11_n_0\
    );
\ex_DataA[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(23),
      I1 => \regs_reg[18]_17\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(23),
      O => \ex_DataA[23]_i_12_n_0\
    );
\ex_DataA[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(23),
      I1 => \regs_reg[22]_21\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(23),
      O => \ex_DataA[23]_i_13_n_0\
    );
\ex_DataA[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(23),
      I1 => \regs_reg[26]_25\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(23),
      O => \ex_DataA[23]_i_14_n_0\
    );
\ex_DataA[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(23),
      I1 => \regs_reg[30]_29\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(23),
      O => \ex_DataA[23]_i_15_n_0\
    );
\ex_DataA[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(23),
      I1 => \regs_reg[2]_1\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[23]_i_8_n_0\
    );
\ex_DataA[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(23),
      I1 => \regs_reg[6]_5\(23),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(23),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(23),
      O => \ex_DataA[23]_i_9_n_0\
    );
\ex_DataA[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(24),
      I1 => \regs_reg[10]_9\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(24),
      O => \ex_DataA[24]_i_10_n_0\
    );
\ex_DataA[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(24),
      I1 => \regs_reg[14]_13\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(24),
      O => \ex_DataA[24]_i_11_n_0\
    );
\ex_DataA[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(24),
      I1 => \regs_reg[18]_17\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(24),
      O => \ex_DataA[24]_i_12_n_0\
    );
\ex_DataA[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(24),
      I1 => \regs_reg[22]_21\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(24),
      O => \ex_DataA[24]_i_13_n_0\
    );
\ex_DataA[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(24),
      I1 => \regs_reg[26]_25\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(24),
      O => \ex_DataA[24]_i_14_n_0\
    );
\ex_DataA[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(24),
      I1 => \regs_reg[30]_29\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(24),
      O => \ex_DataA[24]_i_15_n_0\
    );
\ex_DataA[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(24),
      I1 => \regs_reg[2]_1\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[24]_i_8_n_0\
    );
\ex_DataA[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(24),
      I1 => \regs_reg[6]_5\(24),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(24),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(24),
      O => \ex_DataA[24]_i_9_n_0\
    );
\ex_DataA[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(25),
      I1 => \regs_reg[10]_9\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(25),
      O => \ex_DataA[25]_i_10_n_0\
    );
\ex_DataA[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(25),
      I1 => \regs_reg[14]_13\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(25),
      O => \ex_DataA[25]_i_11_n_0\
    );
\ex_DataA[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(25),
      I1 => \regs_reg[18]_17\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(25),
      O => \ex_DataA[25]_i_12_n_0\
    );
\ex_DataA[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(25),
      I1 => \regs_reg[22]_21\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(25),
      O => \ex_DataA[25]_i_13_n_0\
    );
\ex_DataA[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(25),
      I1 => \regs_reg[26]_25\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(25),
      O => \ex_DataA[25]_i_14_n_0\
    );
\ex_DataA[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(25),
      I1 => \regs_reg[30]_29\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(25),
      O => \ex_DataA[25]_i_15_n_0\
    );
\ex_DataA[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(25),
      I1 => \regs_reg[2]_1\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[25]_i_8_n_0\
    );
\ex_DataA[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(25),
      I1 => \regs_reg[6]_5\(25),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(25),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(25),
      O => \ex_DataA[25]_i_9_n_0\
    );
\ex_DataA[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(26),
      I1 => \regs_reg[10]_9\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(26),
      O => \ex_DataA[26]_i_10_n_0\
    );
\ex_DataA[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(26),
      I1 => \regs_reg[14]_13\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(26),
      O => \ex_DataA[26]_i_11_n_0\
    );
\ex_DataA[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(26),
      I1 => \regs_reg[18]_17\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(26),
      O => \ex_DataA[26]_i_12_n_0\
    );
\ex_DataA[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(26),
      I1 => \regs_reg[22]_21\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(26),
      O => \ex_DataA[26]_i_13_n_0\
    );
\ex_DataA[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(26),
      I1 => \regs_reg[26]_25\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(26),
      O => \ex_DataA[26]_i_14_n_0\
    );
\ex_DataA[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(26),
      I1 => \regs_reg[30]_29\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(26),
      O => \ex_DataA[26]_i_15_n_0\
    );
\ex_DataA[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(26),
      I1 => \regs_reg[2]_1\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[26]_i_8_n_0\
    );
\ex_DataA[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(26),
      I1 => \regs_reg[6]_5\(26),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(26),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(26),
      O => \ex_DataA[26]_i_9_n_0\
    );
\ex_DataA[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(27),
      I1 => \regs_reg[10]_9\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(27),
      O => \ex_DataA[27]_i_10_n_0\
    );
\ex_DataA[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(27),
      I1 => \regs_reg[14]_13\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(27),
      O => \ex_DataA[27]_i_11_n_0\
    );
\ex_DataA[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(27),
      I1 => \regs_reg[18]_17\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(27),
      O => \ex_DataA[27]_i_12_n_0\
    );
\ex_DataA[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(27),
      I1 => \regs_reg[22]_21\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(27),
      O => \ex_DataA[27]_i_13_n_0\
    );
\ex_DataA[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(27),
      I1 => \regs_reg[26]_25\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(27),
      O => \ex_DataA[27]_i_14_n_0\
    );
\ex_DataA[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(27),
      I1 => \regs_reg[30]_29\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(27),
      O => \ex_DataA[27]_i_15_n_0\
    );
\ex_DataA[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(27),
      I1 => \regs_reg[2]_1\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[27]_i_8_n_0\
    );
\ex_DataA[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(27),
      I1 => \regs_reg[6]_5\(27),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(27),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(27),
      O => \ex_DataA[27]_i_9_n_0\
    );
\ex_DataA[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(28),
      I1 => \regs_reg[10]_9\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(28),
      O => \ex_DataA[28]_i_10_n_0\
    );
\ex_DataA[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(28),
      I1 => \regs_reg[14]_13\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(28),
      O => \ex_DataA[28]_i_11_n_0\
    );
\ex_DataA[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(28),
      I1 => \regs_reg[18]_17\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(28),
      O => \ex_DataA[28]_i_12_n_0\
    );
\ex_DataA[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(28),
      I1 => \regs_reg[22]_21\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(28),
      O => \ex_DataA[28]_i_13_n_0\
    );
\ex_DataA[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(28),
      I1 => \regs_reg[26]_25\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(28),
      O => \ex_DataA[28]_i_14_n_0\
    );
\ex_DataA[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(28),
      I1 => \regs_reg[30]_29\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(28),
      O => \ex_DataA[28]_i_15_n_0\
    );
\ex_DataA[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(28),
      I1 => \regs_reg[2]_1\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[28]_i_8_n_0\
    );
\ex_DataA[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(28),
      I1 => \regs_reg[6]_5\(28),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(28),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(28),
      O => \ex_DataA[28]_i_9_n_0\
    );
\ex_DataA[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(29),
      I1 => \regs_reg[10]_9\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(29),
      O => \ex_DataA[29]_i_10_n_0\
    );
\ex_DataA[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(29),
      I1 => \regs_reg[14]_13\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(29),
      O => \ex_DataA[29]_i_11_n_0\
    );
\ex_DataA[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(29),
      I1 => \regs_reg[18]_17\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(29),
      O => \ex_DataA[29]_i_12_n_0\
    );
\ex_DataA[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(29),
      I1 => \regs_reg[22]_21\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(29),
      O => \ex_DataA[29]_i_13_n_0\
    );
\ex_DataA[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(29),
      I1 => \regs_reg[26]_25\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(29),
      O => \ex_DataA[29]_i_14_n_0\
    );
\ex_DataA[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(29),
      I1 => \regs_reg[30]_29\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(29),
      O => \ex_DataA[29]_i_15_n_0\
    );
\ex_DataA[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(29),
      I1 => \regs_reg[2]_1\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[29]_i_8_n_0\
    );
\ex_DataA[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(29),
      I1 => \regs_reg[6]_5\(29),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(29),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(29),
      O => \ex_DataA[29]_i_9_n_0\
    );
\ex_DataA[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(2),
      I1 => \regs_reg[10]_9\(2),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(2),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(2),
      O => \ex_DataA[2]_i_10_n_0\
    );
\ex_DataA[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(2),
      I1 => \regs_reg[14]_13\(2),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(2),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(2),
      O => \ex_DataA[2]_i_11_n_0\
    );
\ex_DataA[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(2),
      I1 => \regs_reg[18]_17\(2),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(2),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(2),
      O => \ex_DataA[2]_i_12_n_0\
    );
\ex_DataA[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(2),
      I1 => \regs_reg[22]_21\(2),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(2),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(2),
      O => \ex_DataA[2]_i_13_n_0\
    );
\ex_DataA[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(2),
      I1 => \regs_reg[26]_25\(2),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(2),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(2),
      O => \ex_DataA[2]_i_14_n_0\
    );
\ex_DataA[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(2),
      I1 => \regs_reg[30]_29\(2),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(2),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(2),
      O => \ex_DataA[2]_i_15_n_0\
    );
\ex_DataA[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(2),
      I1 => \regs_reg[2]_1\(2),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(2),
      I4 => Q(0),
      O => \ex_DataA[2]_i_8_n_0\
    );
\ex_DataA[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(2),
      I1 => \regs_reg[6]_5\(2),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(2),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(2),
      O => \ex_DataA[2]_i_9_n_0\
    );
\ex_DataA[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(30),
      I1 => \regs_reg[10]_9\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(30),
      O => \ex_DataA[30]_i_10_n_0\
    );
\ex_DataA[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(30),
      I1 => \regs_reg[14]_13\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(30),
      O => \ex_DataA[30]_i_11_n_0\
    );
\ex_DataA[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(30),
      I1 => \regs_reg[18]_17\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(30),
      O => \ex_DataA[30]_i_12_n_0\
    );
\ex_DataA[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(30),
      I1 => \regs_reg[22]_21\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(30),
      O => \ex_DataA[30]_i_13_n_0\
    );
\ex_DataA[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(30),
      I1 => \regs_reg[26]_25\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(30),
      O => \ex_DataA[30]_i_14_n_0\
    );
\ex_DataA[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(30),
      I1 => \regs_reg[30]_29\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(30),
      O => \ex_DataA[30]_i_15_n_0\
    );
\ex_DataA[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(30),
      I1 => \regs_reg[2]_1\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[30]_i_8_n_0\
    );
\ex_DataA[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(30),
      I1 => \regs_reg[6]_5\(30),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(30),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(30),
      O => \ex_DataA[30]_i_9_n_0\
    );
\ex_DataA[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(31),
      I1 => \regs_reg[2]_1\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[1]_0\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      O => \ex_DataA[31]_i_11_n_0\
    );
\ex_DataA[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(31),
      I1 => \regs_reg[6]_5\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[5]_4\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[4]_3\(31),
      O => \ex_DataA[31]_i_12_n_0\
    );
\ex_DataA[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(31),
      I1 => \regs_reg[10]_9\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[9]_8\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[8]_7\(31),
      O => \ex_DataA[31]_i_13_n_0\
    );
\ex_DataA[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(31),
      I1 => \regs_reg[14]_13\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[13]_12\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[12]_11\(31),
      O => \ex_DataA[31]_i_14_n_0\
    );
\ex_DataA[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(31),
      I1 => \regs_reg[18]_17\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[17]_16\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[16]_15\(31),
      O => \ex_DataA[31]_i_15_n_0\
    );
\ex_DataA[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(31),
      I1 => \regs_reg[22]_21\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[21]_20\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[20]_19\(31),
      O => \ex_DataA[31]_i_16_n_0\
    );
\ex_DataA[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(31),
      I1 => \regs_reg[26]_25\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[25]_24\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[24]_23\(31),
      O => \ex_DataA[31]_i_17_n_0\
    );
\ex_DataA[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(31),
      I1 => \regs_reg[30]_29\(31),
      I2 => \id_inst_reg[16]_rep__0\,
      I3 => \regs_reg[29]_28\(31),
      I4 => \id_inst_reg[15]_rep__0\,
      I5 => \regs_reg[28]_27\(31),
      O => \ex_DataA[31]_i_18_n_0\
    );
\ex_DataA[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(3),
      I1 => \regs_reg[10]_9\(3),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(3),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(3),
      O => \ex_DataA[3]_i_10_n_0\
    );
\ex_DataA[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(3),
      I1 => \regs_reg[14]_13\(3),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(3),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(3),
      O => \ex_DataA[3]_i_11_n_0\
    );
\ex_DataA[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(3),
      I1 => \regs_reg[18]_17\(3),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(3),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(3),
      O => \ex_DataA[3]_i_12_n_0\
    );
\ex_DataA[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(3),
      I1 => \regs_reg[22]_21\(3),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(3),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(3),
      O => \ex_DataA[3]_i_13_n_0\
    );
\ex_DataA[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(3),
      I1 => \regs_reg[26]_25\(3),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(3),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(3),
      O => \ex_DataA[3]_i_14_n_0\
    );
\ex_DataA[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(3),
      I1 => \regs_reg[30]_29\(3),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(3),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(3),
      O => \ex_DataA[3]_i_15_n_0\
    );
\ex_DataA[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(3),
      I1 => \regs_reg[2]_1\(3),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(3),
      I4 => Q(0),
      O => \ex_DataA[3]_i_8_n_0\
    );
\ex_DataA[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(3),
      I1 => \regs_reg[6]_5\(3),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(3),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(3),
      O => \ex_DataA[3]_i_9_n_0\
    );
\ex_DataA[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(4),
      I1 => \regs_reg[10]_9\(4),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(4),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(4),
      O => \ex_DataA[4]_i_10_n_0\
    );
\ex_DataA[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(4),
      I1 => \regs_reg[14]_13\(4),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(4),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(4),
      O => \ex_DataA[4]_i_11_n_0\
    );
\ex_DataA[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(4),
      I1 => \regs_reg[18]_17\(4),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(4),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(4),
      O => \ex_DataA[4]_i_12_n_0\
    );
\ex_DataA[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(4),
      I1 => \regs_reg[22]_21\(4),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(4),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(4),
      O => \ex_DataA[4]_i_13_n_0\
    );
\ex_DataA[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(4),
      I1 => \regs_reg[26]_25\(4),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(4),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(4),
      O => \ex_DataA[4]_i_14_n_0\
    );
\ex_DataA[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(4),
      I1 => \regs_reg[30]_29\(4),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(4),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(4),
      O => \ex_DataA[4]_i_15_n_0\
    );
\ex_DataA[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(4),
      I1 => \regs_reg[2]_1\(4),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(4),
      I4 => Q(0),
      O => \ex_DataA[4]_i_8_n_0\
    );
\ex_DataA[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(4),
      I1 => \regs_reg[6]_5\(4),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(4),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(4),
      O => \ex_DataA[4]_i_9_n_0\
    );
\ex_DataA[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(5),
      I1 => \regs_reg[10]_9\(5),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(5),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(5),
      O => \ex_DataA[5]_i_10_n_0\
    );
\ex_DataA[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(5),
      I1 => \regs_reg[14]_13\(5),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(5),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(5),
      O => \ex_DataA[5]_i_11_n_0\
    );
\ex_DataA[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(5),
      I1 => \regs_reg[18]_17\(5),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(5),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(5),
      O => \ex_DataA[5]_i_12_n_0\
    );
\ex_DataA[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(5),
      I1 => \regs_reg[22]_21\(5),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(5),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(5),
      O => \ex_DataA[5]_i_13_n_0\
    );
\ex_DataA[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(5),
      I1 => \regs_reg[26]_25\(5),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(5),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(5),
      O => \ex_DataA[5]_i_14_n_0\
    );
\ex_DataA[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(5),
      I1 => \regs_reg[30]_29\(5),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(5),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(5),
      O => \ex_DataA[5]_i_15_n_0\
    );
\ex_DataA[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(5),
      I1 => \regs_reg[2]_1\(5),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(5),
      I4 => Q(0),
      O => \ex_DataA[5]_i_8_n_0\
    );
\ex_DataA[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(5),
      I1 => \regs_reg[6]_5\(5),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(5),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(5),
      O => \ex_DataA[5]_i_9_n_0\
    );
\ex_DataA[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(6),
      I1 => \regs_reg[10]_9\(6),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(6),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(6),
      O => \ex_DataA[6]_i_10_n_0\
    );
\ex_DataA[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(6),
      I1 => \regs_reg[14]_13\(6),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(6),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(6),
      O => \ex_DataA[6]_i_11_n_0\
    );
\ex_DataA[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(6),
      I1 => \regs_reg[18]_17\(6),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(6),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(6),
      O => \ex_DataA[6]_i_12_n_0\
    );
\ex_DataA[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(6),
      I1 => \regs_reg[22]_21\(6),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(6),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(6),
      O => \ex_DataA[6]_i_13_n_0\
    );
\ex_DataA[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(6),
      I1 => \regs_reg[26]_25\(6),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(6),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(6),
      O => \ex_DataA[6]_i_14_n_0\
    );
\ex_DataA[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(6),
      I1 => \regs_reg[30]_29\(6),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(6),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(6),
      O => \ex_DataA[6]_i_15_n_0\
    );
\ex_DataA[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(6),
      I1 => \regs_reg[2]_1\(6),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(6),
      I4 => Q(0),
      O => \ex_DataA[6]_i_8_n_0\
    );
\ex_DataA[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(6),
      I1 => \regs_reg[6]_5\(6),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(6),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(6),
      O => \ex_DataA[6]_i_9_n_0\
    );
\ex_DataA[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(7),
      I1 => \regs_reg[10]_9\(7),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(7),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(7),
      O => \ex_DataA[7]_i_10_n_0\
    );
\ex_DataA[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(7),
      I1 => \regs_reg[14]_13\(7),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(7),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(7),
      O => \ex_DataA[7]_i_11_n_0\
    );
\ex_DataA[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(7),
      I1 => \regs_reg[18]_17\(7),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(7),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(7),
      O => \ex_DataA[7]_i_12_n_0\
    );
\ex_DataA[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(7),
      I1 => \regs_reg[22]_21\(7),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(7),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(7),
      O => \ex_DataA[7]_i_13_n_0\
    );
\ex_DataA[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(7),
      I1 => \regs_reg[26]_25\(7),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(7),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(7),
      O => \ex_DataA[7]_i_14_n_0\
    );
\ex_DataA[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(7),
      I1 => \regs_reg[30]_29\(7),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(7),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(7),
      O => \ex_DataA[7]_i_15_n_0\
    );
\ex_DataA[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(7),
      I1 => \regs_reg[2]_1\(7),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(7),
      I4 => Q(0),
      O => \ex_DataA[7]_i_8_n_0\
    );
\ex_DataA[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(7),
      I1 => \regs_reg[6]_5\(7),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(7),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(7),
      O => \ex_DataA[7]_i_9_n_0\
    );
\ex_DataA[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(8),
      I1 => \regs_reg[10]_9\(8),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(8),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(8),
      O => \ex_DataA[8]_i_10_n_0\
    );
\ex_DataA[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(8),
      I1 => \regs_reg[14]_13\(8),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(8),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(8),
      O => \ex_DataA[8]_i_11_n_0\
    );
\ex_DataA[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(8),
      I1 => \regs_reg[18]_17\(8),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(8),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(8),
      O => \ex_DataA[8]_i_12_n_0\
    );
\ex_DataA[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(8),
      I1 => \regs_reg[22]_21\(8),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(8),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(8),
      O => \ex_DataA[8]_i_13_n_0\
    );
\ex_DataA[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(8),
      I1 => \regs_reg[26]_25\(8),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(8),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(8),
      O => \ex_DataA[8]_i_14_n_0\
    );
\ex_DataA[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(8),
      I1 => \regs_reg[30]_29\(8),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(8),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(8),
      O => \ex_DataA[8]_i_15_n_0\
    );
\ex_DataA[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(8),
      I1 => \regs_reg[2]_1\(8),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(8),
      I4 => Q(0),
      O => \ex_DataA[8]_i_8_n_0\
    );
\ex_DataA[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(8),
      I1 => \regs_reg[6]_5\(8),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(8),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(8),
      O => \ex_DataA[8]_i_9_n_0\
    );
\ex_DataA[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(9),
      I1 => \regs_reg[10]_9\(9),
      I2 => Q(1),
      I3 => \regs_reg[9]_8\(9),
      I4 => Q(0),
      I5 => \regs_reg[8]_7\(9),
      O => \ex_DataA[9]_i_10_n_0\
    );
\ex_DataA[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(9),
      I1 => \regs_reg[14]_13\(9),
      I2 => Q(1),
      I3 => \regs_reg[13]_12\(9),
      I4 => Q(0),
      I5 => \regs_reg[12]_11\(9),
      O => \ex_DataA[9]_i_11_n_0\
    );
\ex_DataA[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(9),
      I1 => \regs_reg[18]_17\(9),
      I2 => Q(1),
      I3 => \regs_reg[17]_16\(9),
      I4 => Q(0),
      I5 => \regs_reg[16]_15\(9),
      O => \ex_DataA[9]_i_12_n_0\
    );
\ex_DataA[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(9),
      I1 => \regs_reg[22]_21\(9),
      I2 => Q(1),
      I3 => \regs_reg[21]_20\(9),
      I4 => Q(0),
      I5 => \regs_reg[20]_19\(9),
      O => \ex_DataA[9]_i_13_n_0\
    );
\ex_DataA[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(9),
      I1 => \regs_reg[26]_25\(9),
      I2 => Q(1),
      I3 => \regs_reg[25]_24\(9),
      I4 => Q(0),
      I5 => \regs_reg[24]_23\(9),
      O => \ex_DataA[9]_i_14_n_0\
    );
\ex_DataA[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(9),
      I1 => \regs_reg[30]_29\(9),
      I2 => Q(1),
      I3 => \regs_reg[29]_28\(9),
      I4 => Q(0),
      I5 => \regs_reg[28]_27\(9),
      O => \ex_DataA[9]_i_15_n_0\
    );
\ex_DataA[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(9),
      I1 => \regs_reg[2]_1\(9),
      I2 => Q(1),
      I3 => \regs_reg[1]_0\(9),
      I4 => Q(0),
      O => \ex_DataA[9]_i_8_n_0\
    );
\ex_DataA[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(9),
      I1 => \regs_reg[6]_5\(9),
      I2 => Q(1),
      I3 => \regs_reg[5]_4\(9),
      I4 => Q(0),
      I5 => \regs_reg[4]_3\(9),
      O => \ex_DataA[9]_i_9_n_0\
    );
\ex_DataA_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[0]_i_4_n_0\,
      I1 => \ex_DataA_reg[0]_i_5_n_0\,
      O => \ex_DataA_reg[0]\,
      S => Q(3)
    );
\ex_DataA_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[0]_i_6_n_0\,
      I1 => \ex_DataA_reg[0]_i_7_n_0\,
      O => \ex_DataA_reg[0]_0\,
      S => Q(3)
    );
\ex_DataA_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[0]_i_8_n_0\,
      I1 => \ex_DataA[0]_i_9_n_0\,
      O => \ex_DataA_reg[0]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[0]_i_10_n_0\,
      I1 => \ex_DataA[0]_i_11_n_0\,
      O => \ex_DataA_reg[0]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[0]_i_12_n_0\,
      I1 => \ex_DataA[0]_i_13_n_0\,
      O => \ex_DataA_reg[0]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[0]_i_14_n_0\,
      I1 => \ex_DataA[0]_i_15_n_0\,
      O => \ex_DataA_reg[0]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[10]_i_4_n_0\,
      I1 => \ex_DataA_reg[10]_i_5_n_0\,
      O => \ex_DataA_reg[10]\,
      S => Q(3)
    );
\ex_DataA_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[10]_i_6_n_0\,
      I1 => \ex_DataA_reg[10]_i_7_n_0\,
      O => \ex_DataA_reg[10]_0\,
      S => Q(3)
    );
\ex_DataA_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[10]_i_8_n_0\,
      I1 => \ex_DataA[10]_i_9_n_0\,
      O => \ex_DataA_reg[10]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[10]_i_10_n_0\,
      I1 => \ex_DataA[10]_i_11_n_0\,
      O => \ex_DataA_reg[10]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[10]_i_12_n_0\,
      I1 => \ex_DataA[10]_i_13_n_0\,
      O => \ex_DataA_reg[10]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[10]_i_14_n_0\,
      I1 => \ex_DataA[10]_i_15_n_0\,
      O => \ex_DataA_reg[10]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[11]_i_4_n_0\,
      I1 => \ex_DataA_reg[11]_i_5_n_0\,
      O => \ex_DataA_reg[11]\,
      S => Q(3)
    );
\ex_DataA_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[11]_i_6_n_0\,
      I1 => \ex_DataA_reg[11]_i_7_n_0\,
      O => \ex_DataA_reg[11]_0\,
      S => Q(3)
    );
\ex_DataA_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[11]_i_8_n_0\,
      I1 => \ex_DataA[11]_i_9_n_0\,
      O => \ex_DataA_reg[11]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[11]_i_10_n_0\,
      I1 => \ex_DataA[11]_i_11_n_0\,
      O => \ex_DataA_reg[11]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[11]_i_12_n_0\,
      I1 => \ex_DataA[11]_i_13_n_0\,
      O => \ex_DataA_reg[11]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[11]_i_14_n_0\,
      I1 => \ex_DataA[11]_i_15_n_0\,
      O => \ex_DataA_reg[11]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[12]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[12]_i_4_n_0\,
      I1 => \ex_DataA_reg[12]_i_5_n_0\,
      O => \ex_DataA_reg[12]\,
      S => Q(3)
    );
\ex_DataA_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[12]_i_6_n_0\,
      I1 => \ex_DataA_reg[12]_i_7_n_0\,
      O => \ex_DataA_reg[12]_0\,
      S => Q(3)
    );
\ex_DataA_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[12]_i_8_n_0\,
      I1 => \ex_DataA[12]_i_9_n_0\,
      O => \ex_DataA_reg[12]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[12]_i_10_n_0\,
      I1 => \ex_DataA[12]_i_11_n_0\,
      O => \ex_DataA_reg[12]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[12]_i_12_n_0\,
      I1 => \ex_DataA[12]_i_13_n_0\,
      O => \ex_DataA_reg[12]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[12]_i_14_n_0\,
      I1 => \ex_DataA[12]_i_15_n_0\,
      O => \ex_DataA_reg[12]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[13]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[13]_i_4_n_0\,
      I1 => \ex_DataA_reg[13]_i_5_n_0\,
      O => \ex_DataA_reg[13]\,
      S => Q(3)
    );
\ex_DataA_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[13]_i_6_n_0\,
      I1 => \ex_DataA_reg[13]_i_7_n_0\,
      O => \ex_DataA_reg[13]_0\,
      S => Q(3)
    );
\ex_DataA_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[13]_i_8_n_0\,
      I1 => \ex_DataA[13]_i_9_n_0\,
      O => \ex_DataA_reg[13]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[13]_i_10_n_0\,
      I1 => \ex_DataA[13]_i_11_n_0\,
      O => \ex_DataA_reg[13]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[13]_i_12_n_0\,
      I1 => \ex_DataA[13]_i_13_n_0\,
      O => \ex_DataA_reg[13]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[13]_i_14_n_0\,
      I1 => \ex_DataA[13]_i_15_n_0\,
      O => \ex_DataA_reg[13]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[14]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[14]_i_4_n_0\,
      I1 => \ex_DataA_reg[14]_i_5_n_0\,
      O => \ex_DataA_reg[14]\,
      S => Q(3)
    );
\ex_DataA_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[14]_i_6_n_0\,
      I1 => \ex_DataA_reg[14]_i_7_n_0\,
      O => \ex_DataA_reg[14]_0\,
      S => Q(3)
    );
\ex_DataA_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[14]_i_8_n_0\,
      I1 => \ex_DataA[14]_i_9_n_0\,
      O => \ex_DataA_reg[14]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[14]_i_10_n_0\,
      I1 => \ex_DataA[14]_i_11_n_0\,
      O => \ex_DataA_reg[14]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[14]_i_12_n_0\,
      I1 => \ex_DataA[14]_i_13_n_0\,
      O => \ex_DataA_reg[14]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[14]_i_14_n_0\,
      I1 => \ex_DataA[14]_i_15_n_0\,
      O => \ex_DataA_reg[14]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[15]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[15]_i_4_n_0\,
      I1 => \ex_DataA_reg[15]_i_5_n_0\,
      O => \ex_DataA_reg[15]\,
      S => Q(3)
    );
\ex_DataA_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[15]_i_6_n_0\,
      I1 => \ex_DataA_reg[15]_i_7_n_0\,
      O => \ex_DataA_reg[15]_0\,
      S => Q(3)
    );
\ex_DataA_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[15]_i_8_n_0\,
      I1 => \ex_DataA[15]_i_9_n_0\,
      O => \ex_DataA_reg[15]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[15]_i_10_n_0\,
      I1 => \ex_DataA[15]_i_11_n_0\,
      O => \ex_DataA_reg[15]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[15]_i_12_n_0\,
      I1 => \ex_DataA[15]_i_13_n_0\,
      O => \ex_DataA_reg[15]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[15]_i_14_n_0\,
      I1 => \ex_DataA[15]_i_15_n_0\,
      O => \ex_DataA_reg[15]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[16]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[16]_i_4_n_0\,
      I1 => \ex_DataA_reg[16]_i_5_n_0\,
      O => \ex_DataA_reg[16]\,
      S => Q(3)
    );
\ex_DataA_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[16]_i_6_n_0\,
      I1 => \ex_DataA_reg[16]_i_7_n_0\,
      O => \ex_DataA_reg[16]_0\,
      S => Q(3)
    );
\ex_DataA_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[16]_i_8_n_0\,
      I1 => \ex_DataA[16]_i_9_n_0\,
      O => \ex_DataA_reg[16]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[16]_i_10_n_0\,
      I1 => \ex_DataA[16]_i_11_n_0\,
      O => \ex_DataA_reg[16]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[16]_i_12_n_0\,
      I1 => \ex_DataA[16]_i_13_n_0\,
      O => \ex_DataA_reg[16]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[16]_i_14_n_0\,
      I1 => \ex_DataA[16]_i_15_n_0\,
      O => \ex_DataA_reg[16]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[17]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[17]_i_4_n_0\,
      I1 => \ex_DataA_reg[17]_i_5_n_0\,
      O => \ex_DataA_reg[17]\,
      S => Q(3)
    );
\ex_DataA_reg[17]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[17]_i_6_n_0\,
      I1 => \ex_DataA_reg[17]_i_7_n_0\,
      O => \ex_DataA_reg[17]_0\,
      S => Q(3)
    );
\ex_DataA_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[17]_i_8_n_0\,
      I1 => \ex_DataA[17]_i_9_n_0\,
      O => \ex_DataA_reg[17]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[17]_i_10_n_0\,
      I1 => \ex_DataA[17]_i_11_n_0\,
      O => \ex_DataA_reg[17]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[17]_i_12_n_0\,
      I1 => \ex_DataA[17]_i_13_n_0\,
      O => \ex_DataA_reg[17]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[17]_i_14_n_0\,
      I1 => \ex_DataA[17]_i_15_n_0\,
      O => \ex_DataA_reg[17]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[18]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[18]_i_4_n_0\,
      I1 => \ex_DataA_reg[18]_i_5_n_0\,
      O => \ex_DataA_reg[18]\,
      S => Q(3)
    );
\ex_DataA_reg[18]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[18]_i_6_n_0\,
      I1 => \ex_DataA_reg[18]_i_7_n_0\,
      O => \ex_DataA_reg[18]_0\,
      S => Q(3)
    );
\ex_DataA_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[18]_i_8_n_0\,
      I1 => \ex_DataA[18]_i_9_n_0\,
      O => \ex_DataA_reg[18]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[18]_i_10_n_0\,
      I1 => \ex_DataA[18]_i_11_n_0\,
      O => \ex_DataA_reg[18]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[18]_i_12_n_0\,
      I1 => \ex_DataA[18]_i_13_n_0\,
      O => \ex_DataA_reg[18]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[18]_i_14_n_0\,
      I1 => \ex_DataA[18]_i_15_n_0\,
      O => \ex_DataA_reg[18]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[19]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[19]_i_4_n_0\,
      I1 => \ex_DataA_reg[19]_i_5_n_0\,
      O => \ex_DataA_reg[19]\,
      S => Q(3)
    );
\ex_DataA_reg[19]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[19]_i_6_n_0\,
      I1 => \ex_DataA_reg[19]_i_7_n_0\,
      O => \ex_DataA_reg[19]_0\,
      S => Q(3)
    );
\ex_DataA_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[19]_i_8_n_0\,
      I1 => \ex_DataA[19]_i_9_n_0\,
      O => \ex_DataA_reg[19]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[19]_i_10_n_0\,
      I1 => \ex_DataA[19]_i_11_n_0\,
      O => \ex_DataA_reg[19]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[19]_i_12_n_0\,
      I1 => \ex_DataA[19]_i_13_n_0\,
      O => \ex_DataA_reg[19]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[19]_i_14_n_0\,
      I1 => \ex_DataA[19]_i_15_n_0\,
      O => \ex_DataA_reg[19]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[1]_i_4_n_0\,
      I1 => \ex_DataA_reg[1]_i_5_n_0\,
      O => \ex_DataA_reg[1]\,
      S => Q(3)
    );
\ex_DataA_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[1]_i_6_n_0\,
      I1 => \ex_DataA_reg[1]_i_7_n_0\,
      O => \ex_DataA_reg[1]_0\,
      S => Q(3)
    );
\ex_DataA_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[1]_i_8_n_0\,
      I1 => \ex_DataA[1]_i_9_n_0\,
      O => \ex_DataA_reg[1]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[1]_i_10_n_0\,
      I1 => \ex_DataA[1]_i_11_n_0\,
      O => \ex_DataA_reg[1]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[1]_i_12_n_0\,
      I1 => \ex_DataA[1]_i_13_n_0\,
      O => \ex_DataA_reg[1]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[1]_i_14_n_0\,
      I1 => \ex_DataA[1]_i_15_n_0\,
      O => \ex_DataA_reg[1]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[20]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[20]_i_4_n_0\,
      I1 => \ex_DataA_reg[20]_i_5_n_0\,
      O => \ex_DataA_reg[20]\,
      S => Q(3)
    );
\ex_DataA_reg[20]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[20]_i_6_n_0\,
      I1 => \ex_DataA_reg[20]_i_7_n_0\,
      O => \ex_DataA_reg[20]_0\,
      S => Q(3)
    );
\ex_DataA_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[20]_i_8_n_0\,
      I1 => \ex_DataA[20]_i_9_n_0\,
      O => \ex_DataA_reg[20]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[20]_i_10_n_0\,
      I1 => \ex_DataA[20]_i_11_n_0\,
      O => \ex_DataA_reg[20]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[20]_i_12_n_0\,
      I1 => \ex_DataA[20]_i_13_n_0\,
      O => \ex_DataA_reg[20]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[20]_i_14_n_0\,
      I1 => \ex_DataA[20]_i_15_n_0\,
      O => \ex_DataA_reg[20]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[21]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[21]_i_4_n_0\,
      I1 => \ex_DataA_reg[21]_i_5_n_0\,
      O => \ex_DataA_reg[21]\,
      S => Q(3)
    );
\ex_DataA_reg[21]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[21]_i_6_n_0\,
      I1 => \ex_DataA_reg[21]_i_7_n_0\,
      O => \ex_DataA_reg[21]_0\,
      S => Q(3)
    );
\ex_DataA_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[21]_i_8_n_0\,
      I1 => \ex_DataA[21]_i_9_n_0\,
      O => \ex_DataA_reg[21]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[21]_i_10_n_0\,
      I1 => \ex_DataA[21]_i_11_n_0\,
      O => \ex_DataA_reg[21]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[21]_i_12_n_0\,
      I1 => \ex_DataA[21]_i_13_n_0\,
      O => \ex_DataA_reg[21]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[21]_i_14_n_0\,
      I1 => \ex_DataA[21]_i_15_n_0\,
      O => \ex_DataA_reg[21]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[22]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[22]_i_4_n_0\,
      I1 => \ex_DataA_reg[22]_i_5_n_0\,
      O => \ex_DataA_reg[22]\,
      S => Q(3)
    );
\ex_DataA_reg[22]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[22]_i_6_n_0\,
      I1 => \ex_DataA_reg[22]_i_7_n_0\,
      O => \ex_DataA_reg[22]_0\,
      S => Q(3)
    );
\ex_DataA_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[22]_i_8_n_0\,
      I1 => \ex_DataA[22]_i_9_n_0\,
      O => \ex_DataA_reg[22]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[22]_i_10_n_0\,
      I1 => \ex_DataA[22]_i_11_n_0\,
      O => \ex_DataA_reg[22]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[22]_i_12_n_0\,
      I1 => \ex_DataA[22]_i_13_n_0\,
      O => \ex_DataA_reg[22]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[22]_i_14_n_0\,
      I1 => \ex_DataA[22]_i_15_n_0\,
      O => \ex_DataA_reg[22]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[23]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[23]_i_4_n_0\,
      I1 => \ex_DataA_reg[23]_i_5_n_0\,
      O => \ex_DataA_reg[23]\,
      S => Q(3)
    );
\ex_DataA_reg[23]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[23]_i_6_n_0\,
      I1 => \ex_DataA_reg[23]_i_7_n_0\,
      O => \ex_DataA_reg[23]_0\,
      S => Q(3)
    );
\ex_DataA_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[23]_i_8_n_0\,
      I1 => \ex_DataA[23]_i_9_n_0\,
      O => \ex_DataA_reg[23]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[23]_i_10_n_0\,
      I1 => \ex_DataA[23]_i_11_n_0\,
      O => \ex_DataA_reg[23]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[23]_i_12_n_0\,
      I1 => \ex_DataA[23]_i_13_n_0\,
      O => \ex_DataA_reg[23]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[23]_i_14_n_0\,
      I1 => \ex_DataA[23]_i_15_n_0\,
      O => \ex_DataA_reg[23]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[24]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[24]_i_4_n_0\,
      I1 => \ex_DataA_reg[24]_i_5_n_0\,
      O => \ex_DataA_reg[24]\,
      S => Q(3)
    );
\ex_DataA_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[24]_i_6_n_0\,
      I1 => \ex_DataA_reg[24]_i_7_n_0\,
      O => \ex_DataA_reg[24]_0\,
      S => Q(3)
    );
\ex_DataA_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[24]_i_8_n_0\,
      I1 => \ex_DataA[24]_i_9_n_0\,
      O => \ex_DataA_reg[24]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[24]_i_10_n_0\,
      I1 => \ex_DataA[24]_i_11_n_0\,
      O => \ex_DataA_reg[24]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[24]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[24]_i_12_n_0\,
      I1 => \ex_DataA[24]_i_13_n_0\,
      O => \ex_DataA_reg[24]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[24]_i_14_n_0\,
      I1 => \ex_DataA[24]_i_15_n_0\,
      O => \ex_DataA_reg[24]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[25]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[25]_i_4_n_0\,
      I1 => \ex_DataA_reg[25]_i_5_n_0\,
      O => \ex_DataA_reg[25]\,
      S => Q(3)
    );
\ex_DataA_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[25]_i_6_n_0\,
      I1 => \ex_DataA_reg[25]_i_7_n_0\,
      O => \ex_DataA_reg[25]_0\,
      S => Q(3)
    );
\ex_DataA_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[25]_i_8_n_0\,
      I1 => \ex_DataA[25]_i_9_n_0\,
      O => \ex_DataA_reg[25]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[25]_i_10_n_0\,
      I1 => \ex_DataA[25]_i_11_n_0\,
      O => \ex_DataA_reg[25]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[25]_i_12_n_0\,
      I1 => \ex_DataA[25]_i_13_n_0\,
      O => \ex_DataA_reg[25]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[25]_i_14_n_0\,
      I1 => \ex_DataA[25]_i_15_n_0\,
      O => \ex_DataA_reg[25]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[26]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[26]_i_4_n_0\,
      I1 => \ex_DataA_reg[26]_i_5_n_0\,
      O => \ex_DataA_reg[26]\,
      S => Q(3)
    );
\ex_DataA_reg[26]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[26]_i_6_n_0\,
      I1 => \ex_DataA_reg[26]_i_7_n_0\,
      O => \ex_DataA_reg[26]_0\,
      S => Q(3)
    );
\ex_DataA_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[26]_i_8_n_0\,
      I1 => \ex_DataA[26]_i_9_n_0\,
      O => \ex_DataA_reg[26]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[26]_i_10_n_0\,
      I1 => \ex_DataA[26]_i_11_n_0\,
      O => \ex_DataA_reg[26]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[26]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[26]_i_12_n_0\,
      I1 => \ex_DataA[26]_i_13_n_0\,
      O => \ex_DataA_reg[26]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[26]_i_14_n_0\,
      I1 => \ex_DataA[26]_i_15_n_0\,
      O => \ex_DataA_reg[26]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[27]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[27]_i_4_n_0\,
      I1 => \ex_DataA_reg[27]_i_5_n_0\,
      O => \ex_DataA_reg[27]\,
      S => Q(3)
    );
\ex_DataA_reg[27]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[27]_i_6_n_0\,
      I1 => \ex_DataA_reg[27]_i_7_n_0\,
      O => \ex_DataA_reg[27]_0\,
      S => Q(3)
    );
\ex_DataA_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[27]_i_8_n_0\,
      I1 => \ex_DataA[27]_i_9_n_0\,
      O => \ex_DataA_reg[27]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[27]_i_10_n_0\,
      I1 => \ex_DataA[27]_i_11_n_0\,
      O => \ex_DataA_reg[27]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[27]_i_12_n_0\,
      I1 => \ex_DataA[27]_i_13_n_0\,
      O => \ex_DataA_reg[27]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[27]_i_14_n_0\,
      I1 => \ex_DataA[27]_i_15_n_0\,
      O => \ex_DataA_reg[27]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[28]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[28]_i_4_n_0\,
      I1 => \ex_DataA_reg[28]_i_5_n_0\,
      O => \ex_DataA_reg[28]\,
      S => Q(3)
    );
\ex_DataA_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[28]_i_6_n_0\,
      I1 => \ex_DataA_reg[28]_i_7_n_0\,
      O => \ex_DataA_reg[28]_0\,
      S => Q(3)
    );
\ex_DataA_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[28]_i_8_n_0\,
      I1 => \ex_DataA[28]_i_9_n_0\,
      O => \ex_DataA_reg[28]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[28]_i_10_n_0\,
      I1 => \ex_DataA[28]_i_11_n_0\,
      O => \ex_DataA_reg[28]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[28]_i_12_n_0\,
      I1 => \ex_DataA[28]_i_13_n_0\,
      O => \ex_DataA_reg[28]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[28]_i_14_n_0\,
      I1 => \ex_DataA[28]_i_15_n_0\,
      O => \ex_DataA_reg[28]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[29]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[29]_i_4_n_0\,
      I1 => \ex_DataA_reg[29]_i_5_n_0\,
      O => \ex_DataA_reg[29]\,
      S => Q(3)
    );
\ex_DataA_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[29]_i_6_n_0\,
      I1 => \ex_DataA_reg[29]_i_7_n_0\,
      O => \ex_DataA_reg[29]_0\,
      S => Q(3)
    );
\ex_DataA_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[29]_i_8_n_0\,
      I1 => \ex_DataA[29]_i_9_n_0\,
      O => \ex_DataA_reg[29]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[29]_i_10_n_0\,
      I1 => \ex_DataA[29]_i_11_n_0\,
      O => \ex_DataA_reg[29]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[29]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[29]_i_12_n_0\,
      I1 => \ex_DataA[29]_i_13_n_0\,
      O => \ex_DataA_reg[29]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[29]_i_14_n_0\,
      I1 => \ex_DataA[29]_i_15_n_0\,
      O => \ex_DataA_reg[29]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[2]_i_4_n_0\,
      I1 => \ex_DataA_reg[2]_i_5_n_0\,
      O => \ex_DataA_reg[2]\,
      S => Q(3)
    );
\ex_DataA_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[2]_i_6_n_0\,
      I1 => \ex_DataA_reg[2]_i_7_n_0\,
      O => \ex_DataA_reg[2]_0\,
      S => Q(3)
    );
\ex_DataA_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[2]_i_8_n_0\,
      I1 => \ex_DataA[2]_i_9_n_0\,
      O => \ex_DataA_reg[2]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[2]_i_10_n_0\,
      I1 => \ex_DataA[2]_i_11_n_0\,
      O => \ex_DataA_reg[2]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[2]_i_12_n_0\,
      I1 => \ex_DataA[2]_i_13_n_0\,
      O => \ex_DataA_reg[2]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[2]_i_14_n_0\,
      I1 => \ex_DataA[2]_i_15_n_0\,
      O => \ex_DataA_reg[2]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[30]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[30]_i_4_n_0\,
      I1 => \ex_DataA_reg[30]_i_5_n_0\,
      O => \ex_DataA_reg[30]\,
      S => Q(3)
    );
\ex_DataA_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[30]_i_6_n_0\,
      I1 => \ex_DataA_reg[30]_i_7_n_0\,
      O => \ex_DataA_reg[30]_0\,
      S => Q(3)
    );
\ex_DataA_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[30]_i_8_n_0\,
      I1 => \ex_DataA[30]_i_9_n_0\,
      O => \ex_DataA_reg[30]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[30]_i_10_n_0\,
      I1 => \ex_DataA[30]_i_11_n_0\,
      O => \ex_DataA_reg[30]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[30]_i_12_n_0\,
      I1 => \ex_DataA[30]_i_13_n_0\,
      O => \ex_DataA_reg[30]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[30]_i_14_n_0\,
      I1 => \ex_DataA[30]_i_15_n_0\,
      O => \ex_DataA_reg[30]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[31]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[31]_i_6_n_0\,
      I1 => \ex_DataA_reg[31]_i_7_n_0\,
      O => \ex_DataA_reg[31]\,
      S => Q(3)
    );
\ex_DataA_reg[31]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[31]_i_8_n_0\,
      I1 => \ex_DataA_reg[31]_i_9_n_0\,
      O => \ex_DataA_reg[31]_0\,
      S => Q(3)
    );
\ex_DataA_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[31]_i_11_n_0\,
      I1 => \ex_DataA[31]_i_12_n_0\,
      O => \ex_DataA_reg[31]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[31]_i_13_n_0\,
      I1 => \ex_DataA[31]_i_14_n_0\,
      O => \ex_DataA_reg[31]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[31]_i_15_n_0\,
      I1 => \ex_DataA[31]_i_16_n_0\,
      O => \ex_DataA_reg[31]_i_8_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[31]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[31]_i_17_n_0\,
      I1 => \ex_DataA[31]_i_18_n_0\,
      O => \ex_DataA_reg[31]_i_9_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[3]_i_4_n_0\,
      I1 => \ex_DataA_reg[3]_i_5_n_0\,
      O => \ex_DataA_reg[3]\,
      S => Q(3)
    );
\ex_DataA_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[3]_i_6_n_0\,
      I1 => \ex_DataA_reg[3]_i_7_n_0\,
      O => \ex_DataA_reg[3]_0\,
      S => Q(3)
    );
\ex_DataA_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[3]_i_8_n_0\,
      I1 => \ex_DataA[3]_i_9_n_0\,
      O => \ex_DataA_reg[3]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[3]_i_10_n_0\,
      I1 => \ex_DataA[3]_i_11_n_0\,
      O => \ex_DataA_reg[3]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[3]_i_12_n_0\,
      I1 => \ex_DataA[3]_i_13_n_0\,
      O => \ex_DataA_reg[3]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[3]_i_14_n_0\,
      I1 => \ex_DataA[3]_i_15_n_0\,
      O => \ex_DataA_reg[3]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[4]_i_4_n_0\,
      I1 => \ex_DataA_reg[4]_i_5_n_0\,
      O => \ex_DataA_reg[4]\,
      S => Q(3)
    );
\ex_DataA_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[4]_i_6_n_0\,
      I1 => \ex_DataA_reg[4]_i_7_n_0\,
      O => \ex_DataA_reg[4]_0\,
      S => Q(3)
    );
\ex_DataA_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[4]_i_8_n_0\,
      I1 => \ex_DataA[4]_i_9_n_0\,
      O => \ex_DataA_reg[4]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[4]_i_10_n_0\,
      I1 => \ex_DataA[4]_i_11_n_0\,
      O => \ex_DataA_reg[4]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[4]_i_12_n_0\,
      I1 => \ex_DataA[4]_i_13_n_0\,
      O => \ex_DataA_reg[4]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[4]_i_14_n_0\,
      I1 => \ex_DataA[4]_i_15_n_0\,
      O => \ex_DataA_reg[4]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[5]_i_4_n_0\,
      I1 => \ex_DataA_reg[5]_i_5_n_0\,
      O => \ex_DataA_reg[5]\,
      S => Q(3)
    );
\ex_DataA_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[5]_i_6_n_0\,
      I1 => \ex_DataA_reg[5]_i_7_n_0\,
      O => \ex_DataA_reg[5]_0\,
      S => Q(3)
    );
\ex_DataA_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[5]_i_8_n_0\,
      I1 => \ex_DataA[5]_i_9_n_0\,
      O => \ex_DataA_reg[5]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[5]_i_10_n_0\,
      I1 => \ex_DataA[5]_i_11_n_0\,
      O => \ex_DataA_reg[5]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[5]_i_12_n_0\,
      I1 => \ex_DataA[5]_i_13_n_0\,
      O => \ex_DataA_reg[5]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[5]_i_14_n_0\,
      I1 => \ex_DataA[5]_i_15_n_0\,
      O => \ex_DataA_reg[5]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[6]_i_4_n_0\,
      I1 => \ex_DataA_reg[6]_i_5_n_0\,
      O => \ex_DataA_reg[6]\,
      S => Q(3)
    );
\ex_DataA_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[6]_i_6_n_0\,
      I1 => \ex_DataA_reg[6]_i_7_n_0\,
      O => \ex_DataA_reg[6]_0\,
      S => Q(3)
    );
\ex_DataA_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[6]_i_8_n_0\,
      I1 => \ex_DataA[6]_i_9_n_0\,
      O => \ex_DataA_reg[6]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[6]_i_10_n_0\,
      I1 => \ex_DataA[6]_i_11_n_0\,
      O => \ex_DataA_reg[6]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[6]_i_12_n_0\,
      I1 => \ex_DataA[6]_i_13_n_0\,
      O => \ex_DataA_reg[6]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[6]_i_14_n_0\,
      I1 => \ex_DataA[6]_i_15_n_0\,
      O => \ex_DataA_reg[6]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[7]_i_4_n_0\,
      I1 => \ex_DataA_reg[7]_i_5_n_0\,
      O => \ex_DataA_reg[7]\,
      S => Q(3)
    );
\ex_DataA_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[7]_i_6_n_0\,
      I1 => \ex_DataA_reg[7]_i_7_n_0\,
      O => \ex_DataA_reg[7]_0\,
      S => Q(3)
    );
\ex_DataA_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[7]_i_8_n_0\,
      I1 => \ex_DataA[7]_i_9_n_0\,
      O => \ex_DataA_reg[7]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[7]_i_10_n_0\,
      I1 => \ex_DataA[7]_i_11_n_0\,
      O => \ex_DataA_reg[7]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[7]_i_12_n_0\,
      I1 => \ex_DataA[7]_i_13_n_0\,
      O => \ex_DataA_reg[7]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[7]_i_14_n_0\,
      I1 => \ex_DataA[7]_i_15_n_0\,
      O => \ex_DataA_reg[7]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[8]_i_4_n_0\,
      I1 => \ex_DataA_reg[8]_i_5_n_0\,
      O => \ex_DataA_reg[8]\,
      S => Q(3)
    );
\ex_DataA_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[8]_i_6_n_0\,
      I1 => \ex_DataA_reg[8]_i_7_n_0\,
      O => \ex_DataA_reg[8]_0\,
      S => Q(3)
    );
\ex_DataA_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[8]_i_8_n_0\,
      I1 => \ex_DataA[8]_i_9_n_0\,
      O => \ex_DataA_reg[8]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[8]_i_10_n_0\,
      I1 => \ex_DataA[8]_i_11_n_0\,
      O => \ex_DataA_reg[8]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[8]_i_12_n_0\,
      I1 => \ex_DataA[8]_i_13_n_0\,
      O => \ex_DataA_reg[8]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[8]_i_14_n_0\,
      I1 => \ex_DataA[8]_i_15_n_0\,
      O => \ex_DataA_reg[8]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[9]_i_4_n_0\,
      I1 => \ex_DataA_reg[9]_i_5_n_0\,
      O => \ex_DataA_reg[9]\,
      S => Q(3)
    );
\ex_DataA_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataA_reg[9]_i_6_n_0\,
      I1 => \ex_DataA_reg[9]_i_7_n_0\,
      O => \ex_DataA_reg[9]_0\,
      S => Q(3)
    );
\ex_DataA_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[9]_i_8_n_0\,
      I1 => \ex_DataA[9]_i_9_n_0\,
      O => \ex_DataA_reg[9]_i_4_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[9]_i_10_n_0\,
      I1 => \ex_DataA[9]_i_11_n_0\,
      O => \ex_DataA_reg[9]_i_5_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[9]_i_12_n_0\,
      I1 => \ex_DataA[9]_i_13_n_0\,
      O => \ex_DataA_reg[9]_i_6_n_0\,
      S => Q(2)
    );
\ex_DataA_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataA[9]_i_14_n_0\,
      I1 => \ex_DataA[9]_i_15_n_0\,
      O => \ex_DataA_reg[9]_i_7_n_0\,
      S => Q(2)
    );
\ex_DataB[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(0),
      I1 => \regs_reg[10]_9\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(0),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(0),
      O => \ex_DataB[0]_i_10_n_0\
    );
\ex_DataB[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(0),
      I1 => \regs_reg[14]_13\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(0),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(0),
      O => \ex_DataB[0]_i_11_n_0\
    );
\ex_DataB[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(0),
      I1 => \regs_reg[18]_17\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(0),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(0),
      O => \ex_DataB[0]_i_12_n_0\
    );
\ex_DataB[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(0),
      I1 => \regs_reg[22]_21\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(0),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(0),
      O => \ex_DataB[0]_i_13_n_0\
    );
\ex_DataB[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(0),
      I1 => \regs_reg[26]_25\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(0),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(0),
      O => \ex_DataB[0]_i_14_n_0\
    );
\ex_DataB[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(0),
      I1 => \regs_reg[30]_29\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(0),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(0),
      O => \ex_DataB[0]_i_15_n_0\
    );
\ex_DataB[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(0),
      I1 => \regs_reg[2]_1\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(0),
      I4 => id_rs2(0),
      O => \ex_DataB[0]_i_8_n_0\
    );
\ex_DataB[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(0),
      I1 => \regs_reg[6]_5\(0),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(0),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(0),
      O => \ex_DataB[0]_i_9_n_0\
    );
\ex_DataB[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(10),
      I1 => \regs_reg[10]_9\(10),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(10),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(10),
      O => \ex_DataB[10]_i_10_n_0\
    );
\ex_DataB[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(10),
      I1 => \regs_reg[14]_13\(10),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(10),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(10),
      O => \ex_DataB[10]_i_11_n_0\
    );
\ex_DataB[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(10),
      I1 => \regs_reg[18]_17\(10),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(10),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(10),
      O => \ex_DataB[10]_i_12_n_0\
    );
\ex_DataB[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(10),
      I1 => \regs_reg[22]_21\(10),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(10),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(10),
      O => \ex_DataB[10]_i_13_n_0\
    );
\ex_DataB[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(10),
      I1 => \regs_reg[26]_25\(10),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(10),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(10),
      O => \ex_DataB[10]_i_14_n_0\
    );
\ex_DataB[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(10),
      I1 => \regs_reg[30]_29\(10),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(10),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(10),
      O => \ex_DataB[10]_i_15_n_0\
    );
\ex_DataB[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(10),
      I1 => \regs_reg[2]_1\(10),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(10),
      I4 => id_rs2(0),
      O => \ex_DataB[10]_i_8_n_0\
    );
\ex_DataB[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(10),
      I1 => \regs_reg[6]_5\(10),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(10),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(10),
      O => \ex_DataB[10]_i_9_n_0\
    );
\ex_DataB[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(11),
      I1 => \regs_reg[10]_9\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(11),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(11),
      O => \ex_DataB[11]_i_10_n_0\
    );
\ex_DataB[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(11),
      I1 => \regs_reg[14]_13\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(11),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(11),
      O => \ex_DataB[11]_i_11_n_0\
    );
\ex_DataB[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(11),
      I1 => \regs_reg[18]_17\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(11),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(11),
      O => \ex_DataB[11]_i_12_n_0\
    );
\ex_DataB[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(11),
      I1 => \regs_reg[22]_21\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(11),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(11),
      O => \ex_DataB[11]_i_13_n_0\
    );
\ex_DataB[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(11),
      I1 => \regs_reg[26]_25\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(11),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(11),
      O => \ex_DataB[11]_i_14_n_0\
    );
\ex_DataB[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(11),
      I1 => \regs_reg[30]_29\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(11),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(11),
      O => \ex_DataB[11]_i_15_n_0\
    );
\ex_DataB[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(11),
      I1 => \regs_reg[2]_1\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(11),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[11]_i_8_n_0\
    );
\ex_DataB[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(11),
      I1 => \regs_reg[6]_5\(11),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(11),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(11),
      O => \ex_DataB[11]_i_9_n_0\
    );
\ex_DataB[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(12),
      I1 => \regs_reg[10]_9\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(12),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(12),
      O => \ex_DataB[12]_i_10_n_0\
    );
\ex_DataB[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(12),
      I1 => \regs_reg[14]_13\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(12),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(12),
      O => \ex_DataB[12]_i_11_n_0\
    );
\ex_DataB[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(12),
      I1 => \regs_reg[18]_17\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(12),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(12),
      O => \ex_DataB[12]_i_12_n_0\
    );
\ex_DataB[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(12),
      I1 => \regs_reg[22]_21\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(12),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(12),
      O => \ex_DataB[12]_i_13_n_0\
    );
\ex_DataB[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(12),
      I1 => \regs_reg[26]_25\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(12),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(12),
      O => \ex_DataB[12]_i_14_n_0\
    );
\ex_DataB[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(12),
      I1 => \regs_reg[30]_29\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(12),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(12),
      O => \ex_DataB[12]_i_15_n_0\
    );
\ex_DataB[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(12),
      I1 => \regs_reg[2]_1\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(12),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[12]_i_8_n_0\
    );
\ex_DataB[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(12),
      I1 => \regs_reg[6]_5\(12),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(12),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(12),
      O => \ex_DataB[12]_i_9_n_0\
    );
\ex_DataB[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(13),
      I1 => \regs_reg[10]_9\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(13),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(13),
      O => \ex_DataB[13]_i_10_n_0\
    );
\ex_DataB[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(13),
      I1 => \regs_reg[14]_13\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(13),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(13),
      O => \ex_DataB[13]_i_11_n_0\
    );
\ex_DataB[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(13),
      I1 => \regs_reg[18]_17\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(13),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(13),
      O => \ex_DataB[13]_i_12_n_0\
    );
\ex_DataB[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(13),
      I1 => \regs_reg[22]_21\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(13),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(13),
      O => \ex_DataB[13]_i_13_n_0\
    );
\ex_DataB[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(13),
      I1 => \regs_reg[26]_25\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(13),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(13),
      O => \ex_DataB[13]_i_14_n_0\
    );
\ex_DataB[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(13),
      I1 => \regs_reg[30]_29\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(13),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(13),
      O => \ex_DataB[13]_i_15_n_0\
    );
\ex_DataB[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(13),
      I1 => \regs_reg[2]_1\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(13),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[13]_i_8_n_0\
    );
\ex_DataB[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(13),
      I1 => \regs_reg[6]_5\(13),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(13),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(13),
      O => \ex_DataB[13]_i_9_n_0\
    );
\ex_DataB[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(14),
      I1 => \regs_reg[10]_9\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(14),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(14),
      O => \ex_DataB[14]_i_10_n_0\
    );
\ex_DataB[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(14),
      I1 => \regs_reg[14]_13\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(14),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(14),
      O => \ex_DataB[14]_i_11_n_0\
    );
\ex_DataB[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(14),
      I1 => \regs_reg[18]_17\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(14),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(14),
      O => \ex_DataB[14]_i_12_n_0\
    );
\ex_DataB[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(14),
      I1 => \regs_reg[22]_21\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(14),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(14),
      O => \ex_DataB[14]_i_13_n_0\
    );
\ex_DataB[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(14),
      I1 => \regs_reg[26]_25\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(14),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(14),
      O => \ex_DataB[14]_i_14_n_0\
    );
\ex_DataB[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(14),
      I1 => \regs_reg[30]_29\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(14),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(14),
      O => \ex_DataB[14]_i_15_n_0\
    );
\ex_DataB[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(14),
      I1 => \regs_reg[2]_1\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(14),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[14]_i_8_n_0\
    );
\ex_DataB[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(14),
      I1 => \regs_reg[6]_5\(14),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(14),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(14),
      O => \ex_DataB[14]_i_9_n_0\
    );
\ex_DataB[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(15),
      I1 => \regs_reg[10]_9\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(15),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(15),
      O => \ex_DataB[15]_i_10_n_0\
    );
\ex_DataB[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(15),
      I1 => \regs_reg[14]_13\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(15),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(15),
      O => \ex_DataB[15]_i_11_n_0\
    );
\ex_DataB[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(15),
      I1 => \regs_reg[18]_17\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(15),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(15),
      O => \ex_DataB[15]_i_12_n_0\
    );
\ex_DataB[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(15),
      I1 => \regs_reg[22]_21\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(15),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(15),
      O => \ex_DataB[15]_i_13_n_0\
    );
\ex_DataB[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(15),
      I1 => \regs_reg[26]_25\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(15),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(15),
      O => \ex_DataB[15]_i_14_n_0\
    );
\ex_DataB[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(15),
      I1 => \regs_reg[30]_29\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(15),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(15),
      O => \ex_DataB[15]_i_15_n_0\
    );
\ex_DataB[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(15),
      I1 => \regs_reg[2]_1\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(15),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[15]_i_8_n_0\
    );
\ex_DataB[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(15),
      I1 => \regs_reg[6]_5\(15),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(15),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(15),
      O => \ex_DataB[15]_i_9_n_0\
    );
\ex_DataB[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(16),
      I1 => \regs_reg[10]_9\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(16),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(16),
      O => \ex_DataB[16]_i_10_n_0\
    );
\ex_DataB[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(16),
      I1 => \regs_reg[14]_13\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(16),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(16),
      O => \ex_DataB[16]_i_11_n_0\
    );
\ex_DataB[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(16),
      I1 => \regs_reg[18]_17\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(16),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(16),
      O => \ex_DataB[16]_i_12_n_0\
    );
\ex_DataB[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(16),
      I1 => \regs_reg[22]_21\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(16),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(16),
      O => \ex_DataB[16]_i_13_n_0\
    );
\ex_DataB[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(16),
      I1 => \regs_reg[26]_25\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(16),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(16),
      O => \ex_DataB[16]_i_14_n_0\
    );
\ex_DataB[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(16),
      I1 => \regs_reg[30]_29\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(16),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(16),
      O => \ex_DataB[16]_i_15_n_0\
    );
\ex_DataB[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(16),
      I1 => \regs_reg[2]_1\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(16),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[16]_i_8_n_0\
    );
\ex_DataB[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(16),
      I1 => \regs_reg[6]_5\(16),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(16),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(16),
      O => \ex_DataB[16]_i_9_n_0\
    );
\ex_DataB[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(17),
      I1 => \regs_reg[10]_9\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(17),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(17),
      O => \ex_DataB[17]_i_10_n_0\
    );
\ex_DataB[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(17),
      I1 => \regs_reg[14]_13\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(17),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(17),
      O => \ex_DataB[17]_i_11_n_0\
    );
\ex_DataB[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(17),
      I1 => \regs_reg[18]_17\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(17),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(17),
      O => \ex_DataB[17]_i_12_n_0\
    );
\ex_DataB[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(17),
      I1 => \regs_reg[22]_21\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(17),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(17),
      O => \ex_DataB[17]_i_13_n_0\
    );
\ex_DataB[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(17),
      I1 => \regs_reg[26]_25\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(17),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(17),
      O => \ex_DataB[17]_i_14_n_0\
    );
\ex_DataB[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(17),
      I1 => \regs_reg[30]_29\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(17),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(17),
      O => \ex_DataB[17]_i_15_n_0\
    );
\ex_DataB[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(17),
      I1 => \regs_reg[2]_1\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(17),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[17]_i_8_n_0\
    );
\ex_DataB[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(17),
      I1 => \regs_reg[6]_5\(17),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(17),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(17),
      O => \ex_DataB[17]_i_9_n_0\
    );
\ex_DataB[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(18),
      I1 => \regs_reg[10]_9\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(18),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(18),
      O => \ex_DataB[18]_i_10_n_0\
    );
\ex_DataB[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(18),
      I1 => \regs_reg[14]_13\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(18),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(18),
      O => \ex_DataB[18]_i_11_n_0\
    );
\ex_DataB[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(18),
      I1 => \regs_reg[18]_17\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(18),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(18),
      O => \ex_DataB[18]_i_12_n_0\
    );
\ex_DataB[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(18),
      I1 => \regs_reg[22]_21\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(18),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(18),
      O => \ex_DataB[18]_i_13_n_0\
    );
\ex_DataB[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(18),
      I1 => \regs_reg[26]_25\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(18),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(18),
      O => \ex_DataB[18]_i_14_n_0\
    );
\ex_DataB[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(18),
      I1 => \regs_reg[30]_29\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(18),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(18),
      O => \ex_DataB[18]_i_15_n_0\
    );
\ex_DataB[18]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(18),
      I1 => \regs_reg[2]_1\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(18),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[18]_i_8_n_0\
    );
\ex_DataB[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(18),
      I1 => \regs_reg[6]_5\(18),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(18),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(18),
      O => \ex_DataB[18]_i_9_n_0\
    );
\ex_DataB[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(19),
      I1 => \regs_reg[10]_9\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(19),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(19),
      O => \ex_DataB[19]_i_10_n_0\
    );
\ex_DataB[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(19),
      I1 => \regs_reg[14]_13\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(19),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(19),
      O => \ex_DataB[19]_i_11_n_0\
    );
\ex_DataB[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(19),
      I1 => \regs_reg[18]_17\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(19),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(19),
      O => \ex_DataB[19]_i_12_n_0\
    );
\ex_DataB[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(19),
      I1 => \regs_reg[22]_21\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(19),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(19),
      O => \ex_DataB[19]_i_13_n_0\
    );
\ex_DataB[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(19),
      I1 => \regs_reg[26]_25\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(19),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(19),
      O => \ex_DataB[19]_i_14_n_0\
    );
\ex_DataB[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(19),
      I1 => \regs_reg[30]_29\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(19),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(19),
      O => \ex_DataB[19]_i_15_n_0\
    );
\ex_DataB[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(19),
      I1 => \regs_reg[2]_1\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(19),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[19]_i_8_n_0\
    );
\ex_DataB[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(19),
      I1 => \regs_reg[6]_5\(19),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(19),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(19),
      O => \ex_DataB[19]_i_9_n_0\
    );
\ex_DataB[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(1),
      I1 => \regs_reg[10]_9\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(1),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(1),
      O => \ex_DataB[1]_i_10_n_0\
    );
\ex_DataB[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(1),
      I1 => \regs_reg[14]_13\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(1),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(1),
      O => \ex_DataB[1]_i_11_n_0\
    );
\ex_DataB[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(1),
      I1 => \regs_reg[18]_17\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(1),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(1),
      O => \ex_DataB[1]_i_12_n_0\
    );
\ex_DataB[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(1),
      I1 => \regs_reg[22]_21\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(1),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(1),
      O => \ex_DataB[1]_i_13_n_0\
    );
\ex_DataB[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(1),
      I1 => \regs_reg[26]_25\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(1),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(1),
      O => \ex_DataB[1]_i_14_n_0\
    );
\ex_DataB[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(1),
      I1 => \regs_reg[30]_29\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(1),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(1),
      O => \ex_DataB[1]_i_15_n_0\
    );
\ex_DataB[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(1),
      I1 => \regs_reg[2]_1\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(1),
      I4 => id_rs2(0),
      O => \ex_DataB[1]_i_8_n_0\
    );
\ex_DataB[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(1),
      I1 => \regs_reg[6]_5\(1),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(1),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(1),
      O => \ex_DataB[1]_i_9_n_0\
    );
\ex_DataB[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(20),
      I1 => \regs_reg[10]_9\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(20),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(20),
      O => \ex_DataB[20]_i_10_n_0\
    );
\ex_DataB[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(20),
      I1 => \regs_reg[14]_13\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(20),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(20),
      O => \ex_DataB[20]_i_11_n_0\
    );
\ex_DataB[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(20),
      I1 => \regs_reg[18]_17\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[17]_16\(20),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[16]_15\(20),
      O => \ex_DataB[20]_i_12_n_0\
    );
\ex_DataB[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(20),
      I1 => \regs_reg[22]_21\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[21]_20\(20),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[20]_19\(20),
      O => \ex_DataB[20]_i_13_n_0\
    );
\ex_DataB[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(20),
      I1 => \regs_reg[26]_25\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[25]_24\(20),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[24]_23\(20),
      O => \ex_DataB[20]_i_14_n_0\
    );
\ex_DataB[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(20),
      I1 => \regs_reg[30]_29\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[29]_28\(20),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[28]_27\(20),
      O => \ex_DataB[20]_i_15_n_0\
    );
\ex_DataB[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(20),
      I1 => \regs_reg[2]_1\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[1]_0\(20),
      I4 => \id_inst_reg[20]\,
      O => \ex_DataB[20]_i_8_n_0\
    );
\ex_DataB[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(20),
      I1 => \regs_reg[6]_5\(20),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(20),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(20),
      O => \ex_DataB[20]_i_9_n_0\
    );
\ex_DataB[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(21),
      I1 => \regs_reg[10]_9\(21),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[9]_8\(21),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[8]_7\(21),
      O => \ex_DataB[21]_i_10_n_0\
    );
\ex_DataB[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(21),
      I1 => \regs_reg[14]_13\(21),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[13]_12\(21),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[12]_11\(21),
      O => \ex_DataB[21]_i_11_n_0\
    );
\ex_DataB[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(21),
      I1 => \regs_reg[18]_17\(21),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(21),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(21),
      O => \ex_DataB[21]_i_12_n_0\
    );
\ex_DataB[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(21),
      I1 => \regs_reg[22]_21\(21),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(21),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(21),
      O => \ex_DataB[21]_i_13_n_0\
    );
\ex_DataB[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(21),
      I1 => \regs_reg[26]_25\(21),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(21),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(21),
      O => \ex_DataB[21]_i_14_n_0\
    );
\ex_DataB[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(21),
      I1 => \regs_reg[30]_29\(21),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(21),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(21),
      O => \ex_DataB[21]_i_15_n_0\
    );
\ex_DataB[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(21),
      I1 => \regs_reg[2]_1\(21),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(21),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[21]_i_8_n_0\
    );
\ex_DataB[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(21),
      I1 => \regs_reg[6]_5\(21),
      I2 => \id_inst_reg[21]\,
      I3 => \regs_reg[5]_4\(21),
      I4 => \id_inst_reg[20]\,
      I5 => \regs_reg[4]_3\(21),
      O => \ex_DataB[21]_i_9_n_0\
    );
\ex_DataB[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(22),
      I1 => \regs_reg[10]_9\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(22),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(22),
      O => \ex_DataB[22]_i_10_n_0\
    );
\ex_DataB[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(22),
      I1 => \regs_reg[14]_13\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(22),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(22),
      O => \ex_DataB[22]_i_11_n_0\
    );
\ex_DataB[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(22),
      I1 => \regs_reg[18]_17\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(22),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(22),
      O => \ex_DataB[22]_i_12_n_0\
    );
\ex_DataB[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(22),
      I1 => \regs_reg[22]_21\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(22),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(22),
      O => \ex_DataB[22]_i_13_n_0\
    );
\ex_DataB[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(22),
      I1 => \regs_reg[26]_25\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(22),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(22),
      O => \ex_DataB[22]_i_14_n_0\
    );
\ex_DataB[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(22),
      I1 => \regs_reg[30]_29\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(22),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(22),
      O => \ex_DataB[22]_i_15_n_0\
    );
\ex_DataB[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(22),
      I1 => \regs_reg[2]_1\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(22),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[22]_i_8_n_0\
    );
\ex_DataB[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(22),
      I1 => \regs_reg[6]_5\(22),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(22),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(22),
      O => \ex_DataB[22]_i_9_n_0\
    );
\ex_DataB[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(23),
      I1 => \regs_reg[10]_9\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(23),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(23),
      O => \ex_DataB[23]_i_10_n_0\
    );
\ex_DataB[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(23),
      I1 => \regs_reg[14]_13\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(23),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(23),
      O => \ex_DataB[23]_i_11_n_0\
    );
\ex_DataB[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(23),
      I1 => \regs_reg[18]_17\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(23),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(23),
      O => \ex_DataB[23]_i_12_n_0\
    );
\ex_DataB[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(23),
      I1 => \regs_reg[22]_21\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(23),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(23),
      O => \ex_DataB[23]_i_13_n_0\
    );
\ex_DataB[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(23),
      I1 => \regs_reg[26]_25\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(23),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(23),
      O => \ex_DataB[23]_i_14_n_0\
    );
\ex_DataB[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(23),
      I1 => \regs_reg[30]_29\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(23),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(23),
      O => \ex_DataB[23]_i_15_n_0\
    );
\ex_DataB[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(23),
      I1 => \regs_reg[2]_1\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(23),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[23]_i_8_n_0\
    );
\ex_DataB[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(23),
      I1 => \regs_reg[6]_5\(23),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(23),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(23),
      O => \ex_DataB[23]_i_9_n_0\
    );
\ex_DataB[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(24),
      I1 => \regs_reg[10]_9\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(24),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(24),
      O => \ex_DataB[24]_i_10_n_0\
    );
\ex_DataB[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(24),
      I1 => \regs_reg[14]_13\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(24),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(24),
      O => \ex_DataB[24]_i_11_n_0\
    );
\ex_DataB[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(24),
      I1 => \regs_reg[18]_17\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(24),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(24),
      O => \ex_DataB[24]_i_12_n_0\
    );
\ex_DataB[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(24),
      I1 => \regs_reg[22]_21\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(24),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(24),
      O => \ex_DataB[24]_i_13_n_0\
    );
\ex_DataB[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(24),
      I1 => \regs_reg[26]_25\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(24),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(24),
      O => \ex_DataB[24]_i_14_n_0\
    );
\ex_DataB[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(24),
      I1 => \regs_reg[30]_29\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(24),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(24),
      O => \ex_DataB[24]_i_15_n_0\
    );
\ex_DataB[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(24),
      I1 => \regs_reg[2]_1\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(24),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[24]_i_8_n_0\
    );
\ex_DataB[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(24),
      I1 => \regs_reg[6]_5\(24),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(24),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(24),
      O => \ex_DataB[24]_i_9_n_0\
    );
\ex_DataB[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(25),
      I1 => \regs_reg[10]_9\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(25),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(25),
      O => \ex_DataB[25]_i_10_n_0\
    );
\ex_DataB[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(25),
      I1 => \regs_reg[14]_13\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(25),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(25),
      O => \ex_DataB[25]_i_11_n_0\
    );
\ex_DataB[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(25),
      I1 => \regs_reg[18]_17\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(25),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(25),
      O => \ex_DataB[25]_i_12_n_0\
    );
\ex_DataB[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(25),
      I1 => \regs_reg[22]_21\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(25),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(25),
      O => \ex_DataB[25]_i_13_n_0\
    );
\ex_DataB[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(25),
      I1 => \regs_reg[26]_25\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(25),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(25),
      O => \ex_DataB[25]_i_14_n_0\
    );
\ex_DataB[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(25),
      I1 => \regs_reg[30]_29\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(25),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(25),
      O => \ex_DataB[25]_i_15_n_0\
    );
\ex_DataB[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(25),
      I1 => \regs_reg[2]_1\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(25),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[25]_i_8_n_0\
    );
\ex_DataB[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(25),
      I1 => \regs_reg[6]_5\(25),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(25),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(25),
      O => \ex_DataB[25]_i_9_n_0\
    );
\ex_DataB[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(26),
      I1 => \regs_reg[10]_9\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(26),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(26),
      O => \ex_DataB[26]_i_10_n_0\
    );
\ex_DataB[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(26),
      I1 => \regs_reg[14]_13\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(26),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(26),
      O => \ex_DataB[26]_i_11_n_0\
    );
\ex_DataB[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(26),
      I1 => \regs_reg[18]_17\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(26),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(26),
      O => \ex_DataB[26]_i_12_n_0\
    );
\ex_DataB[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(26),
      I1 => \regs_reg[22]_21\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(26),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(26),
      O => \ex_DataB[26]_i_13_n_0\
    );
\ex_DataB[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(26),
      I1 => \regs_reg[26]_25\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(26),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(26),
      O => \ex_DataB[26]_i_14_n_0\
    );
\ex_DataB[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(26),
      I1 => \regs_reg[30]_29\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(26),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(26),
      O => \ex_DataB[26]_i_15_n_0\
    );
\ex_DataB[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(26),
      I1 => \regs_reg[2]_1\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(26),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[26]_i_8_n_0\
    );
\ex_DataB[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(26),
      I1 => \regs_reg[6]_5\(26),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(26),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(26),
      O => \ex_DataB[26]_i_9_n_0\
    );
\ex_DataB[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(27),
      I1 => \regs_reg[10]_9\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(27),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(27),
      O => \ex_DataB[27]_i_10_n_0\
    );
\ex_DataB[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(27),
      I1 => \regs_reg[14]_13\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(27),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(27),
      O => \ex_DataB[27]_i_11_n_0\
    );
\ex_DataB[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(27),
      I1 => \regs_reg[18]_17\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(27),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(27),
      O => \ex_DataB[27]_i_12_n_0\
    );
\ex_DataB[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(27),
      I1 => \regs_reg[22]_21\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(27),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(27),
      O => \ex_DataB[27]_i_13_n_0\
    );
\ex_DataB[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(27),
      I1 => \regs_reg[26]_25\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(27),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(27),
      O => \ex_DataB[27]_i_14_n_0\
    );
\ex_DataB[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(27),
      I1 => \regs_reg[30]_29\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(27),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(27),
      O => \ex_DataB[27]_i_15_n_0\
    );
\ex_DataB[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(27),
      I1 => \regs_reg[2]_1\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(27),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[27]_i_8_n_0\
    );
\ex_DataB[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(27),
      I1 => \regs_reg[6]_5\(27),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(27),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(27),
      O => \ex_DataB[27]_i_9_n_0\
    );
\ex_DataB[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(28),
      I1 => \regs_reg[10]_9\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(28),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(28),
      O => \ex_DataB[28]_i_10_n_0\
    );
\ex_DataB[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(28),
      I1 => \regs_reg[14]_13\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(28),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(28),
      O => \ex_DataB[28]_i_11_n_0\
    );
\ex_DataB[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(28),
      I1 => \regs_reg[18]_17\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(28),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(28),
      O => \ex_DataB[28]_i_12_n_0\
    );
\ex_DataB[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(28),
      I1 => \regs_reg[22]_21\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(28),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(28),
      O => \ex_DataB[28]_i_13_n_0\
    );
\ex_DataB[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(28),
      I1 => \regs_reg[26]_25\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(28),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(28),
      O => \ex_DataB[28]_i_14_n_0\
    );
\ex_DataB[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(28),
      I1 => \regs_reg[30]_29\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(28),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(28),
      O => \ex_DataB[28]_i_15_n_0\
    );
\ex_DataB[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(28),
      I1 => \regs_reg[2]_1\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(28),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[28]_i_8_n_0\
    );
\ex_DataB[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(28),
      I1 => \regs_reg[6]_5\(28),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(28),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(28),
      O => \ex_DataB[28]_i_9_n_0\
    );
\ex_DataB[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(29),
      I1 => \regs_reg[10]_9\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(29),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(29),
      O => \ex_DataB[29]_i_10_n_0\
    );
\ex_DataB[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(29),
      I1 => \regs_reg[14]_13\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(29),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(29),
      O => \ex_DataB[29]_i_11_n_0\
    );
\ex_DataB[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(29),
      I1 => \regs_reg[18]_17\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(29),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(29),
      O => \ex_DataB[29]_i_12_n_0\
    );
\ex_DataB[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(29),
      I1 => \regs_reg[22]_21\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(29),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(29),
      O => \ex_DataB[29]_i_13_n_0\
    );
\ex_DataB[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(29),
      I1 => \regs_reg[26]_25\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(29),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(29),
      O => \ex_DataB[29]_i_14_n_0\
    );
\ex_DataB[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(29),
      I1 => \regs_reg[30]_29\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(29),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(29),
      O => \ex_DataB[29]_i_15_n_0\
    );
\ex_DataB[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(29),
      I1 => \regs_reg[2]_1\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(29),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[29]_i_8_n_0\
    );
\ex_DataB[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(29),
      I1 => \regs_reg[6]_5\(29),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(29),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(29),
      O => \ex_DataB[29]_i_9_n_0\
    );
\ex_DataB[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(2),
      I1 => \regs_reg[10]_9\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(2),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(2),
      O => \ex_DataB[2]_i_10_n_0\
    );
\ex_DataB[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(2),
      I1 => \regs_reg[14]_13\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(2),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(2),
      O => \ex_DataB[2]_i_11_n_0\
    );
\ex_DataB[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(2),
      I1 => \regs_reg[18]_17\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(2),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(2),
      O => \ex_DataB[2]_i_12_n_0\
    );
\ex_DataB[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(2),
      I1 => \regs_reg[22]_21\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(2),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(2),
      O => \ex_DataB[2]_i_13_n_0\
    );
\ex_DataB[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(2),
      I1 => \regs_reg[26]_25\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(2),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(2),
      O => \ex_DataB[2]_i_14_n_0\
    );
\ex_DataB[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(2),
      I1 => \regs_reg[30]_29\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(2),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(2),
      O => \ex_DataB[2]_i_15_n_0\
    );
\ex_DataB[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(2),
      I1 => \regs_reg[2]_1\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(2),
      I4 => id_rs2(0),
      O => \ex_DataB[2]_i_8_n_0\
    );
\ex_DataB[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(2),
      I1 => \regs_reg[6]_5\(2),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(2),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(2),
      O => \ex_DataB[2]_i_9_n_0\
    );
\ex_DataB[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(30),
      I1 => \regs_reg[10]_9\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(30),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(30),
      O => \ex_DataB[30]_i_10_n_0\
    );
\ex_DataB[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(30),
      I1 => \regs_reg[14]_13\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(30),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(30),
      O => \ex_DataB[30]_i_11_n_0\
    );
\ex_DataB[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(30),
      I1 => \regs_reg[18]_17\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(30),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(30),
      O => \ex_DataB[30]_i_12_n_0\
    );
\ex_DataB[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(30),
      I1 => \regs_reg[22]_21\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(30),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(30),
      O => \ex_DataB[30]_i_13_n_0\
    );
\ex_DataB[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(30),
      I1 => \regs_reg[26]_25\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(30),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(30),
      O => \ex_DataB[30]_i_14_n_0\
    );
\ex_DataB[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(30),
      I1 => \regs_reg[30]_29\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(30),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(30),
      O => \ex_DataB[30]_i_15_n_0\
    );
\ex_DataB[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(30),
      I1 => \regs_reg[2]_1\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(30),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[30]_i_8_n_0\
    );
\ex_DataB[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(30),
      I1 => \regs_reg[6]_5\(30),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(30),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(30),
      O => \ex_DataB[30]_i_9_n_0\
    );
\ex_DataB[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(31),
      I1 => \regs_reg[2]_1\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[1]_0\(31),
      I4 => \id_inst_reg[20]_0\,
      O => \ex_DataB[31]_i_13_n_0\
    );
\ex_DataB[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(31),
      I1 => \regs_reg[6]_5\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[5]_4\(31),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[4]_3\(31),
      O => \ex_DataB[31]_i_14_n_0\
    );
\ex_DataB[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(31),
      I1 => \regs_reg[10]_9\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[9]_8\(31),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[8]_7\(31),
      O => \ex_DataB[31]_i_15_n_0\
    );
\ex_DataB[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(31),
      I1 => \regs_reg[14]_13\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[13]_12\(31),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[12]_11\(31),
      O => \ex_DataB[31]_i_16_n_0\
    );
\ex_DataB[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(31),
      I1 => \regs_reg[18]_17\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[17]_16\(31),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[16]_15\(31),
      O => \ex_DataB[31]_i_17_n_0\
    );
\ex_DataB[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(31),
      I1 => \regs_reg[22]_21\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[21]_20\(31),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[20]_19\(31),
      O => \ex_DataB[31]_i_18_n_0\
    );
\ex_DataB[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(31),
      I1 => \regs_reg[26]_25\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[25]_24\(31),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[24]_23\(31),
      O => \ex_DataB[31]_i_19_n_0\
    );
\ex_DataB[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(31),
      I1 => \regs_reg[30]_29\(31),
      I2 => \id_inst_reg[21]_0\,
      I3 => \regs_reg[29]_28\(31),
      I4 => \id_inst_reg[20]_0\,
      I5 => \regs_reg[28]_27\(31),
      O => \ex_DataB[31]_i_20_n_0\
    );
\ex_DataB[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(3),
      I1 => \regs_reg[10]_9\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(3),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(3),
      O => \ex_DataB[3]_i_10_n_0\
    );
\ex_DataB[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(3),
      I1 => \regs_reg[14]_13\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(3),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(3),
      O => \ex_DataB[3]_i_11_n_0\
    );
\ex_DataB[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(3),
      I1 => \regs_reg[18]_17\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(3),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(3),
      O => \ex_DataB[3]_i_12_n_0\
    );
\ex_DataB[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(3),
      I1 => \regs_reg[22]_21\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(3),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(3),
      O => \ex_DataB[3]_i_13_n_0\
    );
\ex_DataB[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(3),
      I1 => \regs_reg[26]_25\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(3),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(3),
      O => \ex_DataB[3]_i_14_n_0\
    );
\ex_DataB[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(3),
      I1 => \regs_reg[30]_29\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(3),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(3),
      O => \ex_DataB[3]_i_15_n_0\
    );
\ex_DataB[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(3),
      I1 => \regs_reg[2]_1\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(3),
      I4 => id_rs2(0),
      O => \ex_DataB[3]_i_8_n_0\
    );
\ex_DataB[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(3),
      I1 => \regs_reg[6]_5\(3),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(3),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(3),
      O => \ex_DataB[3]_i_9_n_0\
    );
\ex_DataB[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(4),
      I1 => \regs_reg[10]_9\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(4),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(4),
      O => \ex_DataB[4]_i_10_n_0\
    );
\ex_DataB[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(4),
      I1 => \regs_reg[14]_13\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(4),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(4),
      O => \ex_DataB[4]_i_11_n_0\
    );
\ex_DataB[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(4),
      I1 => \regs_reg[18]_17\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(4),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(4),
      O => \ex_DataB[4]_i_12_n_0\
    );
\ex_DataB[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(4),
      I1 => \regs_reg[22]_21\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(4),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(4),
      O => \ex_DataB[4]_i_13_n_0\
    );
\ex_DataB[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(4),
      I1 => \regs_reg[26]_25\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(4),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(4),
      O => \ex_DataB[4]_i_14_n_0\
    );
\ex_DataB[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(4),
      I1 => \regs_reg[30]_29\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(4),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(4),
      O => \ex_DataB[4]_i_15_n_0\
    );
\ex_DataB[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(4),
      I1 => \regs_reg[2]_1\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(4),
      I4 => id_rs2(0),
      O => \ex_DataB[4]_i_8_n_0\
    );
\ex_DataB[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(4),
      I1 => \regs_reg[6]_5\(4),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(4),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(4),
      O => \ex_DataB[4]_i_9_n_0\
    );
\ex_DataB[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(5),
      I1 => \regs_reg[10]_9\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(5),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(5),
      O => \ex_DataB[5]_i_10_n_0\
    );
\ex_DataB[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(5),
      I1 => \regs_reg[14]_13\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(5),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(5),
      O => \ex_DataB[5]_i_11_n_0\
    );
\ex_DataB[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(5),
      I1 => \regs_reg[18]_17\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(5),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(5),
      O => \ex_DataB[5]_i_12_n_0\
    );
\ex_DataB[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(5),
      I1 => \regs_reg[22]_21\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(5),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(5),
      O => \ex_DataB[5]_i_13_n_0\
    );
\ex_DataB[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(5),
      I1 => \regs_reg[26]_25\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(5),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(5),
      O => \ex_DataB[5]_i_14_n_0\
    );
\ex_DataB[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(5),
      I1 => \regs_reg[30]_29\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(5),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(5),
      O => \ex_DataB[5]_i_15_n_0\
    );
\ex_DataB[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(5),
      I1 => \regs_reg[2]_1\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(5),
      I4 => id_rs2(0),
      O => \ex_DataB[5]_i_8_n_0\
    );
\ex_DataB[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(5),
      I1 => \regs_reg[6]_5\(5),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(5),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(5),
      O => \ex_DataB[5]_i_9_n_0\
    );
\ex_DataB[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(6),
      I1 => \regs_reg[10]_9\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(6),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(6),
      O => \ex_DataB[6]_i_10_n_0\
    );
\ex_DataB[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(6),
      I1 => \regs_reg[14]_13\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(6),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(6),
      O => \ex_DataB[6]_i_11_n_0\
    );
\ex_DataB[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(6),
      I1 => \regs_reg[18]_17\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(6),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(6),
      O => \ex_DataB[6]_i_12_n_0\
    );
\ex_DataB[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(6),
      I1 => \regs_reg[22]_21\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(6),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(6),
      O => \ex_DataB[6]_i_13_n_0\
    );
\ex_DataB[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(6),
      I1 => \regs_reg[26]_25\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(6),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(6),
      O => \ex_DataB[6]_i_14_n_0\
    );
\ex_DataB[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(6),
      I1 => \regs_reg[30]_29\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(6),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(6),
      O => \ex_DataB[6]_i_15_n_0\
    );
\ex_DataB[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(6),
      I1 => \regs_reg[2]_1\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(6),
      I4 => id_rs2(0),
      O => \ex_DataB[6]_i_8_n_0\
    );
\ex_DataB[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(6),
      I1 => \regs_reg[6]_5\(6),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(6),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(6),
      O => \ex_DataB[6]_i_9_n_0\
    );
\ex_DataB[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(7),
      I1 => \regs_reg[10]_9\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(7),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(7),
      O => \ex_DataB[7]_i_10_n_0\
    );
\ex_DataB[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(7),
      I1 => \regs_reg[14]_13\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(7),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(7),
      O => \ex_DataB[7]_i_11_n_0\
    );
\ex_DataB[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(7),
      I1 => \regs_reg[18]_17\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(7),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(7),
      O => \ex_DataB[7]_i_12_n_0\
    );
\ex_DataB[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(7),
      I1 => \regs_reg[22]_21\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(7),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(7),
      O => \ex_DataB[7]_i_13_n_0\
    );
\ex_DataB[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(7),
      I1 => \regs_reg[26]_25\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(7),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(7),
      O => \ex_DataB[7]_i_14_n_0\
    );
\ex_DataB[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(7),
      I1 => \regs_reg[30]_29\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(7),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(7),
      O => \ex_DataB[7]_i_15_n_0\
    );
\ex_DataB[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(7),
      I1 => \regs_reg[2]_1\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(7),
      I4 => id_rs2(0),
      O => \ex_DataB[7]_i_8_n_0\
    );
\ex_DataB[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(7),
      I1 => \regs_reg[6]_5\(7),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(7),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(7),
      O => \ex_DataB[7]_i_9_n_0\
    );
\ex_DataB[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(8),
      I1 => \regs_reg[10]_9\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(8),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(8),
      O => \ex_DataB[8]_i_10_n_0\
    );
\ex_DataB[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(8),
      I1 => \regs_reg[14]_13\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(8),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(8),
      O => \ex_DataB[8]_i_11_n_0\
    );
\ex_DataB[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(8),
      I1 => \regs_reg[18]_17\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(8),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(8),
      O => \ex_DataB[8]_i_12_n_0\
    );
\ex_DataB[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(8),
      I1 => \regs_reg[22]_21\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(8),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(8),
      O => \ex_DataB[8]_i_13_n_0\
    );
\ex_DataB[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(8),
      I1 => \regs_reg[26]_25\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(8),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(8),
      O => \ex_DataB[8]_i_14_n_0\
    );
\ex_DataB[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(8),
      I1 => \regs_reg[30]_29\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(8),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(8),
      O => \ex_DataB[8]_i_15_n_0\
    );
\ex_DataB[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(8),
      I1 => \regs_reg[2]_1\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(8),
      I4 => id_rs2(0),
      O => \ex_DataB[8]_i_8_n_0\
    );
\ex_DataB[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(8),
      I1 => \regs_reg[6]_5\(8),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(8),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(8),
      O => \ex_DataB[8]_i_9_n_0\
    );
\ex_DataB[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[11]_10\(9),
      I1 => \regs_reg[10]_9\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[9]_8\(9),
      I4 => id_rs2(0),
      I5 => \regs_reg[8]_7\(9),
      O => \ex_DataB[9]_i_10_n_0\
    );
\ex_DataB[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[15]_14\(9),
      I1 => \regs_reg[14]_13\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[13]_12\(9),
      I4 => id_rs2(0),
      I5 => \regs_reg[12]_11\(9),
      O => \ex_DataB[9]_i_11_n_0\
    );
\ex_DataB[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[19]_18\(9),
      I1 => \regs_reg[18]_17\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[17]_16\(9),
      I4 => id_rs2(0),
      I5 => \regs_reg[16]_15\(9),
      O => \ex_DataB[9]_i_12_n_0\
    );
\ex_DataB[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[23]_22\(9),
      I1 => \regs_reg[22]_21\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[21]_20\(9),
      I4 => id_rs2(0),
      I5 => \regs_reg[20]_19\(9),
      O => \ex_DataB[9]_i_13_n_0\
    );
\ex_DataB[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[27]_26\(9),
      I1 => \regs_reg[26]_25\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[25]_24\(9),
      I4 => id_rs2(0),
      I5 => \regs_reg[24]_23\(9),
      O => \ex_DataB[9]_i_14_n_0\
    );
\ex_DataB[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[31]_30\(9),
      I1 => \regs_reg[30]_29\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[29]_28\(9),
      I4 => id_rs2(0),
      I5 => \regs_reg[28]_27\(9),
      O => \ex_DataB[9]_i_15_n_0\
    );
\ex_DataB[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \regs_reg[3]_2\(9),
      I1 => \regs_reg[2]_1\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[1]_0\(9),
      I4 => id_rs2(0),
      O => \ex_DataB[9]_i_8_n_0\
    );
\ex_DataB[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \regs_reg[7]_6\(9),
      I1 => \regs_reg[6]_5\(9),
      I2 => id_rs2(1),
      I3 => \regs_reg[5]_4\(9),
      I4 => id_rs2(0),
      I5 => \regs_reg[4]_3\(9),
      O => \ex_DataB[9]_i_9_n_0\
    );
\ex_DataB_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[0]_i_4_n_0\,
      I1 => \ex_DataB_reg[0]_i_5_n_0\,
      O => \ex_DataB_reg[0]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[0]_i_6_n_0\,
      I1 => \ex_DataB_reg[0]_i_7_n_0\,
      O => \ex_DataB_reg[0]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[0]_i_8_n_0\,
      I1 => \ex_DataB[0]_i_9_n_0\,
      O => \ex_DataB_reg[0]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[0]_i_10_n_0\,
      I1 => \ex_DataB[0]_i_11_n_0\,
      O => \ex_DataB_reg[0]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[0]_i_12_n_0\,
      I1 => \ex_DataB[0]_i_13_n_0\,
      O => \ex_DataB_reg[0]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[0]_i_14_n_0\,
      I1 => \ex_DataB[0]_i_15_n_0\,
      O => \ex_DataB_reg[0]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[10]_i_4_n_0\,
      I1 => \ex_DataB_reg[10]_i_5_n_0\,
      O => \ex_DataB_reg[10]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[10]_i_6_n_0\,
      I1 => \ex_DataB_reg[10]_i_7_n_0\,
      O => \ex_DataB_reg[10]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[10]_i_8_n_0\,
      I1 => \ex_DataB[10]_i_9_n_0\,
      O => \ex_DataB_reg[10]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[10]_i_10_n_0\,
      I1 => \ex_DataB[10]_i_11_n_0\,
      O => \ex_DataB_reg[10]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[10]_i_12_n_0\,
      I1 => \ex_DataB[10]_i_13_n_0\,
      O => \ex_DataB_reg[10]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[10]_i_14_n_0\,
      I1 => \ex_DataB[10]_i_15_n_0\,
      O => \ex_DataB_reg[10]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[11]_i_4_n_0\,
      I1 => \ex_DataB_reg[11]_i_5_n_0\,
      O => \ex_DataB_reg[11]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[11]_i_6_n_0\,
      I1 => \ex_DataB_reg[11]_i_7_n_0\,
      O => \ex_DataB_reg[11]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[11]_i_8_n_0\,
      I1 => \ex_DataB[11]_i_9_n_0\,
      O => \ex_DataB_reg[11]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[11]_i_10_n_0\,
      I1 => \ex_DataB[11]_i_11_n_0\,
      O => \ex_DataB_reg[11]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[11]_i_12_n_0\,
      I1 => \ex_DataB[11]_i_13_n_0\,
      O => \ex_DataB_reg[11]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[11]_i_14_n_0\,
      I1 => \ex_DataB[11]_i_15_n_0\,
      O => \ex_DataB_reg[11]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[12]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[12]_i_4_n_0\,
      I1 => \ex_DataB_reg[12]_i_5_n_0\,
      O => \ex_DataB_reg[12]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[12]_i_6_n_0\,
      I1 => \ex_DataB_reg[12]_i_7_n_0\,
      O => \ex_DataB_reg[12]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[12]_i_8_n_0\,
      I1 => \ex_DataB[12]_i_9_n_0\,
      O => \ex_DataB_reg[12]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[12]_i_10_n_0\,
      I1 => \ex_DataB[12]_i_11_n_0\,
      O => \ex_DataB_reg[12]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[12]_i_12_n_0\,
      I1 => \ex_DataB[12]_i_13_n_0\,
      O => \ex_DataB_reg[12]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[12]_i_14_n_0\,
      I1 => \ex_DataB[12]_i_15_n_0\,
      O => \ex_DataB_reg[12]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[13]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[13]_i_4_n_0\,
      I1 => \ex_DataB_reg[13]_i_5_n_0\,
      O => \ex_DataB_reg[13]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[13]_i_6_n_0\,
      I1 => \ex_DataB_reg[13]_i_7_n_0\,
      O => \ex_DataB_reg[13]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[13]_i_8_n_0\,
      I1 => \ex_DataB[13]_i_9_n_0\,
      O => \ex_DataB_reg[13]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[13]_i_10_n_0\,
      I1 => \ex_DataB[13]_i_11_n_0\,
      O => \ex_DataB_reg[13]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[13]_i_12_n_0\,
      I1 => \ex_DataB[13]_i_13_n_0\,
      O => \ex_DataB_reg[13]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[13]_i_14_n_0\,
      I1 => \ex_DataB[13]_i_15_n_0\,
      O => \ex_DataB_reg[13]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[14]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[14]_i_4_n_0\,
      I1 => \ex_DataB_reg[14]_i_5_n_0\,
      O => \ex_DataB_reg[14]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[14]_i_6_n_0\,
      I1 => \ex_DataB_reg[14]_i_7_n_0\,
      O => \ex_DataB_reg[14]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[14]_i_8_n_0\,
      I1 => \ex_DataB[14]_i_9_n_0\,
      O => \ex_DataB_reg[14]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[14]_i_10_n_0\,
      I1 => \ex_DataB[14]_i_11_n_0\,
      O => \ex_DataB_reg[14]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[14]_i_12_n_0\,
      I1 => \ex_DataB[14]_i_13_n_0\,
      O => \ex_DataB_reg[14]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[14]_i_14_n_0\,
      I1 => \ex_DataB[14]_i_15_n_0\,
      O => \ex_DataB_reg[14]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[15]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[15]_i_4_n_0\,
      I1 => \ex_DataB_reg[15]_i_5_n_0\,
      O => \ex_DataB_reg[15]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[15]_i_6_n_0\,
      I1 => \ex_DataB_reg[15]_i_7_n_0\,
      O => \ex_DataB_reg[15]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[15]_i_8_n_0\,
      I1 => \ex_DataB[15]_i_9_n_0\,
      O => \ex_DataB_reg[15]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[15]_i_10_n_0\,
      I1 => \ex_DataB[15]_i_11_n_0\,
      O => \ex_DataB_reg[15]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[15]_i_12_n_0\,
      I1 => \ex_DataB[15]_i_13_n_0\,
      O => \ex_DataB_reg[15]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[15]_i_14_n_0\,
      I1 => \ex_DataB[15]_i_15_n_0\,
      O => \ex_DataB_reg[15]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[16]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[16]_i_4_n_0\,
      I1 => \ex_DataB_reg[16]_i_5_n_0\,
      O => \ex_DataB_reg[16]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[16]_i_6_n_0\,
      I1 => \ex_DataB_reg[16]_i_7_n_0\,
      O => \ex_DataB_reg[16]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[16]_i_8_n_0\,
      I1 => \ex_DataB[16]_i_9_n_0\,
      O => \ex_DataB_reg[16]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[16]_i_10_n_0\,
      I1 => \ex_DataB[16]_i_11_n_0\,
      O => \ex_DataB_reg[16]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[16]_i_12_n_0\,
      I1 => \ex_DataB[16]_i_13_n_0\,
      O => \ex_DataB_reg[16]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[16]_i_14_n_0\,
      I1 => \ex_DataB[16]_i_15_n_0\,
      O => \ex_DataB_reg[16]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[17]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[17]_i_4_n_0\,
      I1 => \ex_DataB_reg[17]_i_5_n_0\,
      O => \ex_DataB_reg[17]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[17]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[17]_i_6_n_0\,
      I1 => \ex_DataB_reg[17]_i_7_n_0\,
      O => \ex_DataB_reg[17]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[17]_i_8_n_0\,
      I1 => \ex_DataB[17]_i_9_n_0\,
      O => \ex_DataB_reg[17]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[17]_i_10_n_0\,
      I1 => \ex_DataB[17]_i_11_n_0\,
      O => \ex_DataB_reg[17]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[17]_i_12_n_0\,
      I1 => \ex_DataB[17]_i_13_n_0\,
      O => \ex_DataB_reg[17]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[17]_i_14_n_0\,
      I1 => \ex_DataB[17]_i_15_n_0\,
      O => \ex_DataB_reg[17]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[18]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[18]_i_4_n_0\,
      I1 => \ex_DataB_reg[18]_i_5_n_0\,
      O => \ex_DataB_reg[18]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[18]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[18]_i_6_n_0\,
      I1 => \ex_DataB_reg[18]_i_7_n_0\,
      O => \ex_DataB_reg[18]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[18]_i_8_n_0\,
      I1 => \ex_DataB[18]_i_9_n_0\,
      O => \ex_DataB_reg[18]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[18]_i_10_n_0\,
      I1 => \ex_DataB[18]_i_11_n_0\,
      O => \ex_DataB_reg[18]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[18]_i_12_n_0\,
      I1 => \ex_DataB[18]_i_13_n_0\,
      O => \ex_DataB_reg[18]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[18]_i_14_n_0\,
      I1 => \ex_DataB[18]_i_15_n_0\,
      O => \ex_DataB_reg[18]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[19]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[19]_i_4_n_0\,
      I1 => \ex_DataB_reg[19]_i_5_n_0\,
      O => \ex_DataB_reg[19]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[19]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[19]_i_6_n_0\,
      I1 => \ex_DataB_reg[19]_i_7_n_0\,
      O => \ex_DataB_reg[19]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[19]_i_8_n_0\,
      I1 => \ex_DataB[19]_i_9_n_0\,
      O => \ex_DataB_reg[19]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[19]_i_10_n_0\,
      I1 => \ex_DataB[19]_i_11_n_0\,
      O => \ex_DataB_reg[19]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[19]_i_12_n_0\,
      I1 => \ex_DataB[19]_i_13_n_0\,
      O => \ex_DataB_reg[19]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[19]_i_14_n_0\,
      I1 => \ex_DataB[19]_i_15_n_0\,
      O => \ex_DataB_reg[19]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[1]_i_4_n_0\,
      I1 => \ex_DataB_reg[1]_i_5_n_0\,
      O => \ex_DataB_reg[1]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[1]_i_6_n_0\,
      I1 => \ex_DataB_reg[1]_i_7_n_0\,
      O => \ex_DataB_reg[1]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[1]_i_8_n_0\,
      I1 => \ex_DataB[1]_i_9_n_0\,
      O => \ex_DataB_reg[1]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[1]_i_10_n_0\,
      I1 => \ex_DataB[1]_i_11_n_0\,
      O => \ex_DataB_reg[1]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[1]_i_12_n_0\,
      I1 => \ex_DataB[1]_i_13_n_0\,
      O => \ex_DataB_reg[1]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[1]_i_14_n_0\,
      I1 => \ex_DataB[1]_i_15_n_0\,
      O => \ex_DataB_reg[1]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[20]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[20]_i_4_n_0\,
      I1 => \ex_DataB_reg[20]_i_5_n_0\,
      O => \ex_DataB_reg[20]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[20]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[20]_i_6_n_0\,
      I1 => \ex_DataB_reg[20]_i_7_n_0\,
      O => \ex_DataB_reg[20]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[20]_i_8_n_0\,
      I1 => \ex_DataB[20]_i_9_n_0\,
      O => \ex_DataB_reg[20]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[20]_i_10_n_0\,
      I1 => \ex_DataB[20]_i_11_n_0\,
      O => \ex_DataB_reg[20]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[20]_i_12_n_0\,
      I1 => \ex_DataB[20]_i_13_n_0\,
      O => \ex_DataB_reg[20]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[20]_i_14_n_0\,
      I1 => \ex_DataB[20]_i_15_n_0\,
      O => \ex_DataB_reg[20]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[21]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[21]_i_4_n_0\,
      I1 => \ex_DataB_reg[21]_i_5_n_0\,
      O => \ex_DataB_reg[21]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[21]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[21]_i_6_n_0\,
      I1 => \ex_DataB_reg[21]_i_7_n_0\,
      O => \ex_DataB_reg[21]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[21]_i_8_n_0\,
      I1 => \ex_DataB[21]_i_9_n_0\,
      O => \ex_DataB_reg[21]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[21]_i_10_n_0\,
      I1 => \ex_DataB[21]_i_11_n_0\,
      O => \ex_DataB_reg[21]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[21]_i_12_n_0\,
      I1 => \ex_DataB[21]_i_13_n_0\,
      O => \ex_DataB_reg[21]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[21]_i_14_n_0\,
      I1 => \ex_DataB[21]_i_15_n_0\,
      O => \ex_DataB_reg[21]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[22]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[22]_i_4_n_0\,
      I1 => \ex_DataB_reg[22]_i_5_n_0\,
      O => \ex_DataB_reg[22]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[22]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[22]_i_6_n_0\,
      I1 => \ex_DataB_reg[22]_i_7_n_0\,
      O => \ex_DataB_reg[22]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[22]_i_8_n_0\,
      I1 => \ex_DataB[22]_i_9_n_0\,
      O => \ex_DataB_reg[22]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[22]_i_10_n_0\,
      I1 => \ex_DataB[22]_i_11_n_0\,
      O => \ex_DataB_reg[22]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[22]_i_12_n_0\,
      I1 => \ex_DataB[22]_i_13_n_0\,
      O => \ex_DataB_reg[22]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[22]_i_14_n_0\,
      I1 => \ex_DataB[22]_i_15_n_0\,
      O => \ex_DataB_reg[22]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[23]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[23]_i_4_n_0\,
      I1 => \ex_DataB_reg[23]_i_5_n_0\,
      O => \ex_DataB_reg[23]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[23]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[23]_i_6_n_0\,
      I1 => \ex_DataB_reg[23]_i_7_n_0\,
      O => \ex_DataB_reg[23]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[23]_i_8_n_0\,
      I1 => \ex_DataB[23]_i_9_n_0\,
      O => \ex_DataB_reg[23]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[23]_i_10_n_0\,
      I1 => \ex_DataB[23]_i_11_n_0\,
      O => \ex_DataB_reg[23]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[23]_i_12_n_0\,
      I1 => \ex_DataB[23]_i_13_n_0\,
      O => \ex_DataB_reg[23]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[23]_i_14_n_0\,
      I1 => \ex_DataB[23]_i_15_n_0\,
      O => \ex_DataB_reg[23]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[24]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[24]_i_4_n_0\,
      I1 => \ex_DataB_reg[24]_i_5_n_0\,
      O => \ex_DataB_reg[24]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[24]_i_6_n_0\,
      I1 => \ex_DataB_reg[24]_i_7_n_0\,
      O => \ex_DataB_reg[24]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[24]_i_8_n_0\,
      I1 => \ex_DataB[24]_i_9_n_0\,
      O => \ex_DataB_reg[24]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[24]_i_10_n_0\,
      I1 => \ex_DataB[24]_i_11_n_0\,
      O => \ex_DataB_reg[24]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[24]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[24]_i_12_n_0\,
      I1 => \ex_DataB[24]_i_13_n_0\,
      O => \ex_DataB_reg[24]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[24]_i_14_n_0\,
      I1 => \ex_DataB[24]_i_15_n_0\,
      O => \ex_DataB_reg[24]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[25]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[25]_i_4_n_0\,
      I1 => \ex_DataB_reg[25]_i_5_n_0\,
      O => \ex_DataB_reg[25]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[25]_i_6_n_0\,
      I1 => \ex_DataB_reg[25]_i_7_n_0\,
      O => \ex_DataB_reg[25]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[25]_i_8_n_0\,
      I1 => \ex_DataB[25]_i_9_n_0\,
      O => \ex_DataB_reg[25]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[25]_i_10_n_0\,
      I1 => \ex_DataB[25]_i_11_n_0\,
      O => \ex_DataB_reg[25]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[25]_i_12_n_0\,
      I1 => \ex_DataB[25]_i_13_n_0\,
      O => \ex_DataB_reg[25]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[25]_i_14_n_0\,
      I1 => \ex_DataB[25]_i_15_n_0\,
      O => \ex_DataB_reg[25]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[26]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[26]_i_4_n_0\,
      I1 => \ex_DataB_reg[26]_i_5_n_0\,
      O => \ex_DataB_reg[26]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[26]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[26]_i_6_n_0\,
      I1 => \ex_DataB_reg[26]_i_7_n_0\,
      O => \ex_DataB_reg[26]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[26]_i_8_n_0\,
      I1 => \ex_DataB[26]_i_9_n_0\,
      O => \ex_DataB_reg[26]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[26]_i_10_n_0\,
      I1 => \ex_DataB[26]_i_11_n_0\,
      O => \ex_DataB_reg[26]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[26]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[26]_i_12_n_0\,
      I1 => \ex_DataB[26]_i_13_n_0\,
      O => \ex_DataB_reg[26]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[26]_i_14_n_0\,
      I1 => \ex_DataB[26]_i_15_n_0\,
      O => \ex_DataB_reg[26]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[27]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[27]_i_4_n_0\,
      I1 => \ex_DataB_reg[27]_i_5_n_0\,
      O => \ex_DataB_reg[27]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[27]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[27]_i_6_n_0\,
      I1 => \ex_DataB_reg[27]_i_7_n_0\,
      O => \ex_DataB_reg[27]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[27]_i_8_n_0\,
      I1 => \ex_DataB[27]_i_9_n_0\,
      O => \ex_DataB_reg[27]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[27]_i_10_n_0\,
      I1 => \ex_DataB[27]_i_11_n_0\,
      O => \ex_DataB_reg[27]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[27]_i_12_n_0\,
      I1 => \ex_DataB[27]_i_13_n_0\,
      O => \ex_DataB_reg[27]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[27]_i_14_n_0\,
      I1 => \ex_DataB[27]_i_15_n_0\,
      O => \ex_DataB_reg[27]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[28]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[28]_i_4_n_0\,
      I1 => \ex_DataB_reg[28]_i_5_n_0\,
      O => \ex_DataB_reg[28]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[28]_i_6_n_0\,
      I1 => \ex_DataB_reg[28]_i_7_n_0\,
      O => \ex_DataB_reg[28]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[28]_i_8_n_0\,
      I1 => \ex_DataB[28]_i_9_n_0\,
      O => \ex_DataB_reg[28]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[28]_i_10_n_0\,
      I1 => \ex_DataB[28]_i_11_n_0\,
      O => \ex_DataB_reg[28]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[28]_i_12_n_0\,
      I1 => \ex_DataB[28]_i_13_n_0\,
      O => \ex_DataB_reg[28]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[28]_i_14_n_0\,
      I1 => \ex_DataB[28]_i_15_n_0\,
      O => \ex_DataB_reg[28]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[29]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[29]_i_4_n_0\,
      I1 => \ex_DataB_reg[29]_i_5_n_0\,
      O => \ex_DataB_reg[29]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[29]_i_6_n_0\,
      I1 => \ex_DataB_reg[29]_i_7_n_0\,
      O => \ex_DataB_reg[29]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[29]_i_8_n_0\,
      I1 => \ex_DataB[29]_i_9_n_0\,
      O => \ex_DataB_reg[29]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[29]_i_10_n_0\,
      I1 => \ex_DataB[29]_i_11_n_0\,
      O => \ex_DataB_reg[29]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[29]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[29]_i_12_n_0\,
      I1 => \ex_DataB[29]_i_13_n_0\,
      O => \ex_DataB_reg[29]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[29]_i_14_n_0\,
      I1 => \ex_DataB[29]_i_15_n_0\,
      O => \ex_DataB_reg[29]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[2]_i_4_n_0\,
      I1 => \ex_DataB_reg[2]_i_5_n_0\,
      O => \ex_DataB_reg[2]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[2]_i_6_n_0\,
      I1 => \ex_DataB_reg[2]_i_7_n_0\,
      O => \ex_DataB_reg[2]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[2]_i_8_n_0\,
      I1 => \ex_DataB[2]_i_9_n_0\,
      O => \ex_DataB_reg[2]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[2]_i_10_n_0\,
      I1 => \ex_DataB[2]_i_11_n_0\,
      O => \ex_DataB_reg[2]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[2]_i_12_n_0\,
      I1 => \ex_DataB[2]_i_13_n_0\,
      O => \ex_DataB_reg[2]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[2]_i_14_n_0\,
      I1 => \ex_DataB[2]_i_15_n_0\,
      O => \ex_DataB_reg[2]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[30]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[30]_i_4_n_0\,
      I1 => \ex_DataB_reg[30]_i_5_n_0\,
      O => \ex_DataB_reg[30]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[30]_i_6_n_0\,
      I1 => \ex_DataB_reg[30]_i_7_n_0\,
      O => \ex_DataB_reg[30]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[30]_i_8_n_0\,
      I1 => \ex_DataB[30]_i_9_n_0\,
      O => \ex_DataB_reg[30]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[30]_i_10_n_0\,
      I1 => \ex_DataB[30]_i_11_n_0\,
      O => \ex_DataB_reg[30]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[30]_i_12_n_0\,
      I1 => \ex_DataB[30]_i_13_n_0\,
      O => \ex_DataB_reg[30]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[30]_i_14_n_0\,
      I1 => \ex_DataB[30]_i_15_n_0\,
      O => \ex_DataB_reg[30]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[31]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[31]_i_6_n_0\,
      I1 => \ex_DataB_reg[31]_i_7_n_0\,
      O => \ex_DataB_reg[31]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[31]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[31]_i_8_n_0\,
      I1 => \ex_DataB_reg[31]_i_9_n_0\,
      O => \ex_DataB_reg[31]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[31]_i_13_n_0\,
      I1 => \ex_DataB[31]_i_14_n_0\,
      O => \ex_DataB_reg[31]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[31]_i_15_n_0\,
      I1 => \ex_DataB[31]_i_16_n_0\,
      O => \ex_DataB_reg[31]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[31]_i_17_n_0\,
      I1 => \ex_DataB[31]_i_18_n_0\,
      O => \ex_DataB_reg[31]_i_8_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[31]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[31]_i_19_n_0\,
      I1 => \ex_DataB[31]_i_20_n_0\,
      O => \ex_DataB_reg[31]_i_9_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[3]_i_4_n_0\,
      I1 => \ex_DataB_reg[3]_i_5_n_0\,
      O => \ex_DataB_reg[3]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[3]_i_6_n_0\,
      I1 => \ex_DataB_reg[3]_i_7_n_0\,
      O => \ex_DataB_reg[3]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[3]_i_8_n_0\,
      I1 => \ex_DataB[3]_i_9_n_0\,
      O => \ex_DataB_reg[3]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[3]_i_10_n_0\,
      I1 => \ex_DataB[3]_i_11_n_0\,
      O => \ex_DataB_reg[3]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[3]_i_12_n_0\,
      I1 => \ex_DataB[3]_i_13_n_0\,
      O => \ex_DataB_reg[3]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[3]_i_14_n_0\,
      I1 => \ex_DataB[3]_i_15_n_0\,
      O => \ex_DataB_reg[3]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[4]_i_4_n_0\,
      I1 => \ex_DataB_reg[4]_i_5_n_0\,
      O => \ex_DataB_reg[4]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[4]_i_6_n_0\,
      I1 => \ex_DataB_reg[4]_i_7_n_0\,
      O => \ex_DataB_reg[4]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[4]_i_8_n_0\,
      I1 => \ex_DataB[4]_i_9_n_0\,
      O => \ex_DataB_reg[4]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[4]_i_10_n_0\,
      I1 => \ex_DataB[4]_i_11_n_0\,
      O => \ex_DataB_reg[4]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[4]_i_12_n_0\,
      I1 => \ex_DataB[4]_i_13_n_0\,
      O => \ex_DataB_reg[4]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[4]_i_14_n_0\,
      I1 => \ex_DataB[4]_i_15_n_0\,
      O => \ex_DataB_reg[4]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[5]_i_4_n_0\,
      I1 => \ex_DataB_reg[5]_i_5_n_0\,
      O => \ex_DataB_reg[5]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[5]_i_6_n_0\,
      I1 => \ex_DataB_reg[5]_i_7_n_0\,
      O => \ex_DataB_reg[5]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[5]_i_8_n_0\,
      I1 => \ex_DataB[5]_i_9_n_0\,
      O => \ex_DataB_reg[5]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[5]_i_10_n_0\,
      I1 => \ex_DataB[5]_i_11_n_0\,
      O => \ex_DataB_reg[5]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[5]_i_12_n_0\,
      I1 => \ex_DataB[5]_i_13_n_0\,
      O => \ex_DataB_reg[5]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[5]_i_14_n_0\,
      I1 => \ex_DataB[5]_i_15_n_0\,
      O => \ex_DataB_reg[5]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[6]_i_4_n_0\,
      I1 => \ex_DataB_reg[6]_i_5_n_0\,
      O => \ex_DataB_reg[6]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[6]_i_6_n_0\,
      I1 => \ex_DataB_reg[6]_i_7_n_0\,
      O => \ex_DataB_reg[6]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[6]_i_8_n_0\,
      I1 => \ex_DataB[6]_i_9_n_0\,
      O => \ex_DataB_reg[6]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[6]_i_10_n_0\,
      I1 => \ex_DataB[6]_i_11_n_0\,
      O => \ex_DataB_reg[6]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[6]_i_12_n_0\,
      I1 => \ex_DataB[6]_i_13_n_0\,
      O => \ex_DataB_reg[6]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[6]_i_14_n_0\,
      I1 => \ex_DataB[6]_i_15_n_0\,
      O => \ex_DataB_reg[6]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[7]_i_4_n_0\,
      I1 => \ex_DataB_reg[7]_i_5_n_0\,
      O => \ex_DataB_reg[7]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[7]_i_6_n_0\,
      I1 => \ex_DataB_reg[7]_i_7_n_0\,
      O => \ex_DataB_reg[7]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[7]_i_8_n_0\,
      I1 => \ex_DataB[7]_i_9_n_0\,
      O => \ex_DataB_reg[7]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[7]_i_10_n_0\,
      I1 => \ex_DataB[7]_i_11_n_0\,
      O => \ex_DataB_reg[7]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[7]_i_12_n_0\,
      I1 => \ex_DataB[7]_i_13_n_0\,
      O => \ex_DataB_reg[7]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[7]_i_14_n_0\,
      I1 => \ex_DataB[7]_i_15_n_0\,
      O => \ex_DataB_reg[7]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[8]_i_4_n_0\,
      I1 => \ex_DataB_reg[8]_i_5_n_0\,
      O => \ex_DataB_reg[8]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[8]_i_6_n_0\,
      I1 => \ex_DataB_reg[8]_i_7_n_0\,
      O => \ex_DataB_reg[8]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[8]_i_8_n_0\,
      I1 => \ex_DataB[8]_i_9_n_0\,
      O => \ex_DataB_reg[8]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[8]_i_10_n_0\,
      I1 => \ex_DataB[8]_i_11_n_0\,
      O => \ex_DataB_reg[8]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[8]_i_12_n_0\,
      I1 => \ex_DataB[8]_i_13_n_0\,
      O => \ex_DataB_reg[8]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[8]_i_14_n_0\,
      I1 => \ex_DataB[8]_i_15_n_0\,
      O => \ex_DataB_reg[8]_i_7_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[9]_i_4_n_0\,
      I1 => \ex_DataB_reg[9]_i_5_n_0\,
      O => \ex_DataB_reg[9]\,
      S => id_rs2(3)
    );
\ex_DataB_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ex_DataB_reg[9]_i_6_n_0\,
      I1 => \ex_DataB_reg[9]_i_7_n_0\,
      O => \ex_DataB_reg[9]_0\,
      S => id_rs2(3)
    );
\ex_DataB_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[9]_i_8_n_0\,
      I1 => \ex_DataB[9]_i_9_n_0\,
      O => \ex_DataB_reg[9]_i_4_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[9]_i_10_n_0\,
      I1 => \ex_DataB[9]_i_11_n_0\,
      O => \ex_DataB_reg[9]_i_5_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[9]_i_12_n_0\,
      I1 => \ex_DataB[9]_i_13_n_0\,
      O => \ex_DataB_reg[9]_i_6_n_0\,
      S => id_rs2(2)
    );
\ex_DataB_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ex_DataB[9]_i_14_n_0\,
      I1 => \ex_DataB[9]_i_15_n_0\,
      O => \ex_DataB_reg[9]_i_7_n_0\,
      S => id_rs2(2)
    );
\mem_ALU_out[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \^p_0_in\
    );
\regs_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[10]_9\(0),
      R => \^p_0_in\
    );
\regs_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[10]_9\(10),
      R => \^p_0_in\
    );
\regs_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[10]_9\(11),
      R => \^p_0_in\
    );
\regs_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[10]_9\(12),
      R => \^p_0_in\
    );
\regs_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[10]_9\(13),
      R => \^p_0_in\
    );
\regs_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[10]_9\(14),
      R => \^p_0_in\
    );
\regs_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[10]_9\(15),
      R => \^p_0_in\
    );
\regs_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[10]_9\(16),
      R => \^p_0_in\
    );
\regs_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[10]_9\(17),
      R => \^p_0_in\
    );
\regs_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[10]_9\(18),
      R => \^p_0_in\
    );
\regs_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[10]_9\(19),
      R => \^p_0_in\
    );
\regs_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[10]_9\(1),
      R => \^p_0_in\
    );
\regs_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[10]_9\(20),
      R => \^p_0_in\
    );
\regs_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[10]_9\(21),
      R => \^p_0_in\
    );
\regs_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[10]_9\(22),
      R => \^p_0_in\
    );
\regs_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[10]_9\(23),
      R => \^p_0_in\
    );
\regs_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[10]_9\(24),
      R => \^p_0_in\
    );
\regs_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[10]_9\(25),
      R => \^p_0_in\
    );
\regs_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[10]_9\(26),
      R => \^p_0_in\
    );
\regs_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[10]_9\(27),
      R => \^p_0_in\
    );
\regs_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[10]_9\(28),
      R => \^p_0_in\
    );
\regs_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[10]_9\(29),
      R => \^p_0_in\
    );
\regs_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[10]_9\(2),
      R => \^p_0_in\
    );
\regs_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[10]_9\(30),
      R => \^p_0_in\
    );
\regs_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[10]_9\(31),
      R => \^p_0_in\
    );
\regs_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[10]_9\(3),
      R => \^p_0_in\
    );
\regs_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[10]_9\(4),
      R => \^p_0_in\
    );
\regs_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[10]_9\(5),
      R => \^p_0_in\
    );
\regs_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[10]_9\(6),
      R => \^p_0_in\
    );
\regs_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[10]_9\(7),
      R => \^p_0_in\
    );
\regs_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[10]_9\(8),
      R => \^p_0_in\
    );
\regs_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_7(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[10]_9\(9),
      R => \^p_0_in\
    );
\regs_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[11]_10\(0),
      R => \^p_0_in\
    );
\regs_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[11]_10\(10),
      R => \^p_0_in\
    );
\regs_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[11]_10\(11),
      R => \^p_0_in\
    );
\regs_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[11]_10\(12),
      R => \^p_0_in\
    );
\regs_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[11]_10\(13),
      R => \^p_0_in\
    );
\regs_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[11]_10\(14),
      R => \^p_0_in\
    );
\regs_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[11]_10\(15),
      R => \^p_0_in\
    );
\regs_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[11]_10\(16),
      R => \^p_0_in\
    );
\regs_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[11]_10\(17),
      R => \^p_0_in\
    );
\regs_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[11]_10\(18),
      R => \^p_0_in\
    );
\regs_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[11]_10\(19),
      R => \^p_0_in\
    );
\regs_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[11]_10\(1),
      R => \^p_0_in\
    );
\regs_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[11]_10\(20),
      R => \^p_0_in\
    );
\regs_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[11]_10\(21),
      R => \^p_0_in\
    );
\regs_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[11]_10\(22),
      R => \^p_0_in\
    );
\regs_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[11]_10\(23),
      R => \^p_0_in\
    );
\regs_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[11]_10\(24),
      R => \^p_0_in\
    );
\regs_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[11]_10\(25),
      R => \^p_0_in\
    );
\regs_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[11]_10\(26),
      R => \^p_0_in\
    );
\regs_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[11]_10\(27),
      R => \^p_0_in\
    );
\regs_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[11]_10\(28),
      R => \^p_0_in\
    );
\regs_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[11]_10\(29),
      R => \^p_0_in\
    );
\regs_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[11]_10\(2),
      R => \^p_0_in\
    );
\regs_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[11]_10\(30),
      R => \^p_0_in\
    );
\regs_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[11]_10\(31),
      R => \^p_0_in\
    );
\regs_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[11]_10\(3),
      R => \^p_0_in\
    );
\regs_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[11]_10\(4),
      R => \^p_0_in\
    );
\regs_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[11]_10\(5),
      R => \^p_0_in\
    );
\regs_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[11]_10\(6),
      R => \^p_0_in\
    );
\regs_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[11]_10\(7),
      R => \^p_0_in\
    );
\regs_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[11]_10\(8),
      R => \^p_0_in\
    );
\regs_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_8(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[11]_10\(9),
      R => \^p_0_in\
    );
\regs_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[12]_11\(0),
      R => \^p_0_in\
    );
\regs_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[12]_11\(10),
      R => \^p_0_in\
    );
\regs_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[12]_11\(11),
      R => \^p_0_in\
    );
\regs_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[12]_11\(12),
      R => \^p_0_in\
    );
\regs_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[12]_11\(13),
      R => \^p_0_in\
    );
\regs_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[12]_11\(14),
      R => \^p_0_in\
    );
\regs_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[12]_11\(15),
      R => \^p_0_in\
    );
\regs_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[12]_11\(16),
      R => \^p_0_in\
    );
\regs_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[12]_11\(17),
      R => \^p_0_in\
    );
\regs_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[12]_11\(18),
      R => \^p_0_in\
    );
\regs_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[12]_11\(19),
      R => \^p_0_in\
    );
\regs_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[12]_11\(1),
      R => \^p_0_in\
    );
\regs_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[12]_11\(20),
      R => \^p_0_in\
    );
\regs_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[12]_11\(21),
      R => \^p_0_in\
    );
\regs_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[12]_11\(22),
      R => \^p_0_in\
    );
\regs_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[12]_11\(23),
      R => \^p_0_in\
    );
\regs_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[12]_11\(24),
      R => \^p_0_in\
    );
\regs_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[12]_11\(25),
      R => \^p_0_in\
    );
\regs_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[12]_11\(26),
      R => \^p_0_in\
    );
\regs_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[12]_11\(27),
      R => \^p_0_in\
    );
\regs_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[12]_11\(28),
      R => \^p_0_in\
    );
\regs_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[12]_11\(29),
      R => \^p_0_in\
    );
\regs_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[12]_11\(2),
      R => \^p_0_in\
    );
\regs_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[12]_11\(30),
      R => \^p_0_in\
    );
\regs_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[12]_11\(31),
      R => \^p_0_in\
    );
\regs_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[12]_11\(3),
      R => \^p_0_in\
    );
\regs_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[12]_11\(4),
      R => \^p_0_in\
    );
\regs_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[12]_11\(5),
      R => \^p_0_in\
    );
\regs_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[12]_11\(6),
      R => \^p_0_in\
    );
\regs_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[12]_11\(7),
      R => \^p_0_in\
    );
\regs_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[12]_11\(8),
      R => \^p_0_in\
    );
\regs_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_9(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[12]_11\(9),
      R => \^p_0_in\
    );
\regs_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[13]_12\(0),
      R => \^p_0_in\
    );
\regs_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[13]_12\(10),
      R => \^p_0_in\
    );
\regs_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[13]_12\(11),
      R => \^p_0_in\
    );
\regs_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[13]_12\(12),
      R => \^p_0_in\
    );
\regs_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[13]_12\(13),
      R => \^p_0_in\
    );
\regs_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[13]_12\(14),
      R => \^p_0_in\
    );
\regs_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[13]_12\(15),
      R => \^p_0_in\
    );
\regs_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[13]_12\(16),
      R => \^p_0_in\
    );
\regs_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[13]_12\(17),
      R => \^p_0_in\
    );
\regs_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[13]_12\(18),
      R => \^p_0_in\
    );
\regs_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[13]_12\(19),
      R => \^p_0_in\
    );
\regs_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[13]_12\(1),
      R => \^p_0_in\
    );
\regs_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[13]_12\(20),
      R => \^p_0_in\
    );
\regs_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[13]_12\(21),
      R => \^p_0_in\
    );
\regs_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[13]_12\(22),
      R => \^p_0_in\
    );
\regs_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[13]_12\(23),
      R => \^p_0_in\
    );
\regs_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[13]_12\(24),
      R => \^p_0_in\
    );
\regs_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[13]_12\(25),
      R => \^p_0_in\
    );
\regs_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[13]_12\(26),
      R => \^p_0_in\
    );
\regs_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[13]_12\(27),
      R => \^p_0_in\
    );
\regs_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[13]_12\(28),
      R => \^p_0_in\
    );
\regs_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[13]_12\(29),
      R => \^p_0_in\
    );
\regs_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[13]_12\(2),
      R => \^p_0_in\
    );
\regs_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[13]_12\(30),
      R => \^p_0_in\
    );
\regs_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[13]_12\(31),
      R => \^p_0_in\
    );
\regs_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[13]_12\(3),
      R => \^p_0_in\
    );
\regs_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[13]_12\(4),
      R => \^p_0_in\
    );
\regs_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[13]_12\(5),
      R => \^p_0_in\
    );
\regs_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[13]_12\(6),
      R => \^p_0_in\
    );
\regs_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[13]_12\(7),
      R => \^p_0_in\
    );
\regs_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[13]_12\(8),
      R => \^p_0_in\
    );
\regs_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_10(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[13]_12\(9),
      R => \^p_0_in\
    );
\regs_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[14]_13\(0),
      R => \^p_0_in\
    );
\regs_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[14]_13\(10),
      R => \^p_0_in\
    );
\regs_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[14]_13\(11),
      R => \^p_0_in\
    );
\regs_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[14]_13\(12),
      R => \^p_0_in\
    );
\regs_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[14]_13\(13),
      R => \^p_0_in\
    );
\regs_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[14]_13\(14),
      R => \^p_0_in\
    );
\regs_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[14]_13\(15),
      R => \^p_0_in\
    );
\regs_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[14]_13\(16),
      R => \^p_0_in\
    );
\regs_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[14]_13\(17),
      R => \^p_0_in\
    );
\regs_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[14]_13\(18),
      R => \^p_0_in\
    );
\regs_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[14]_13\(19),
      R => \^p_0_in\
    );
\regs_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[14]_13\(1),
      R => \^p_0_in\
    );
\regs_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[14]_13\(20),
      R => \^p_0_in\
    );
\regs_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[14]_13\(21),
      R => \^p_0_in\
    );
\regs_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[14]_13\(22),
      R => \^p_0_in\
    );
\regs_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[14]_13\(23),
      R => \^p_0_in\
    );
\regs_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[14]_13\(24),
      R => \^p_0_in\
    );
\regs_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[14]_13\(25),
      R => \^p_0_in\
    );
\regs_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[14]_13\(26),
      R => \^p_0_in\
    );
\regs_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[14]_13\(27),
      R => \^p_0_in\
    );
\regs_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[14]_13\(28),
      R => \^p_0_in\
    );
\regs_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[14]_13\(29),
      R => \^p_0_in\
    );
\regs_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[14]_13\(2),
      R => \^p_0_in\
    );
\regs_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[14]_13\(30),
      R => \^p_0_in\
    );
\regs_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[14]_13\(31),
      R => \^p_0_in\
    );
\regs_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[14]_13\(3),
      R => \^p_0_in\
    );
\regs_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[14]_13\(4),
      R => \^p_0_in\
    );
\regs_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[14]_13\(5),
      R => \^p_0_in\
    );
\regs_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[14]_13\(6),
      R => \^p_0_in\
    );
\regs_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[14]_13\(7),
      R => \^p_0_in\
    );
\regs_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[14]_13\(8),
      R => \^p_0_in\
    );
\regs_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_11(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[14]_13\(9),
      R => \^p_0_in\
    );
\regs_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[15]_14\(0),
      R => \^p_0_in\
    );
\regs_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[15]_14\(10),
      R => \^p_0_in\
    );
\regs_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[15]_14\(11),
      R => \^p_0_in\
    );
\regs_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[15]_14\(12),
      R => \^p_0_in\
    );
\regs_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[15]_14\(13),
      R => \^p_0_in\
    );
\regs_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[15]_14\(14),
      R => \^p_0_in\
    );
\regs_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[15]_14\(15),
      R => \^p_0_in\
    );
\regs_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[15]_14\(16),
      R => \^p_0_in\
    );
\regs_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[15]_14\(17),
      R => \^p_0_in\
    );
\regs_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[15]_14\(18),
      R => \^p_0_in\
    );
\regs_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[15]_14\(19),
      R => \^p_0_in\
    );
\regs_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[15]_14\(1),
      R => \^p_0_in\
    );
\regs_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[15]_14\(20),
      R => \^p_0_in\
    );
\regs_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[15]_14\(21),
      R => \^p_0_in\
    );
\regs_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[15]_14\(22),
      R => \^p_0_in\
    );
\regs_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[15]_14\(23),
      R => \^p_0_in\
    );
\regs_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[15]_14\(24),
      R => \^p_0_in\
    );
\regs_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[15]_14\(25),
      R => \^p_0_in\
    );
\regs_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[15]_14\(26),
      R => \^p_0_in\
    );
\regs_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[15]_14\(27),
      R => \^p_0_in\
    );
\regs_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[15]_14\(28),
      R => \^p_0_in\
    );
\regs_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[15]_14\(29),
      R => \^p_0_in\
    );
\regs_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[15]_14\(2),
      R => \^p_0_in\
    );
\regs_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[15]_14\(30),
      R => \^p_0_in\
    );
\regs_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[15]_14\(31),
      R => \^p_0_in\
    );
\regs_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[15]_14\(3),
      R => \^p_0_in\
    );
\regs_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[15]_14\(4),
      R => \^p_0_in\
    );
\regs_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[15]_14\(5),
      R => \^p_0_in\
    );
\regs_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[15]_14\(6),
      R => \^p_0_in\
    );
\regs_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[15]_14\(7),
      R => \^p_0_in\
    );
\regs_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[15]_14\(8),
      R => \^p_0_in\
    );
\regs_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_12(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[15]_14\(9),
      R => \^p_0_in\
    );
\regs_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[16]_15\(0),
      R => \^p_0_in\
    );
\regs_reg[16][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[16]_15\(10),
      R => \^p_0_in\
    );
\regs_reg[16][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[16]_15\(11),
      R => \^p_0_in\
    );
\regs_reg[16][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[16]_15\(12),
      R => \^p_0_in\
    );
\regs_reg[16][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[16]_15\(13),
      R => \^p_0_in\
    );
\regs_reg[16][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[16]_15\(14),
      R => \^p_0_in\
    );
\regs_reg[16][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[16]_15\(15),
      R => \^p_0_in\
    );
\regs_reg[16][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[16]_15\(16),
      R => \^p_0_in\
    );
\regs_reg[16][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[16]_15\(17),
      R => \^p_0_in\
    );
\regs_reg[16][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[16]_15\(18),
      R => \^p_0_in\
    );
\regs_reg[16][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[16]_15\(19),
      R => \^p_0_in\
    );
\regs_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[16]_15\(1),
      R => \^p_0_in\
    );
\regs_reg[16][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[16]_15\(20),
      R => \^p_0_in\
    );
\regs_reg[16][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[16]_15\(21),
      R => \^p_0_in\
    );
\regs_reg[16][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[16]_15\(22),
      R => \^p_0_in\
    );
\regs_reg[16][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[16]_15\(23),
      R => \^p_0_in\
    );
\regs_reg[16][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[16]_15\(24),
      R => \^p_0_in\
    );
\regs_reg[16][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[16]_15\(25),
      R => \^p_0_in\
    );
\regs_reg[16][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[16]_15\(26),
      R => \^p_0_in\
    );
\regs_reg[16][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[16]_15\(27),
      R => \^p_0_in\
    );
\regs_reg[16][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[16]_15\(28),
      R => \^p_0_in\
    );
\regs_reg[16][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[16]_15\(29),
      R => \^p_0_in\
    );
\regs_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[16]_15\(2),
      R => \^p_0_in\
    );
\regs_reg[16][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[16]_15\(30),
      R => \^p_0_in\
    );
\regs_reg[16][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[16]_15\(31),
      R => \^p_0_in\
    );
\regs_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[16]_15\(3),
      R => \^p_0_in\
    );
\regs_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[16]_15\(4),
      R => \^p_0_in\
    );
\regs_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[16]_15\(5),
      R => \^p_0_in\
    );
\regs_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[16]_15\(6),
      R => \^p_0_in\
    );
\regs_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[16]_15\(7),
      R => \^p_0_in\
    );
\regs_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[16]_15\(8),
      R => \^p_0_in\
    );
\regs_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_13(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[16]_15\(9),
      R => \^p_0_in\
    );
\regs_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[17]_16\(0),
      R => '0'
    );
\regs_reg[17][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[17]_16\(10),
      R => '0'
    );
\regs_reg[17][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[17]_16\(11),
      R => '0'
    );
\regs_reg[17][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[17]_16\(12),
      R => '0'
    );
\regs_reg[17][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[17]_16\(13),
      R => '0'
    );
\regs_reg[17][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[17]_16\(14),
      R => '0'
    );
\regs_reg[17][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[17]_16\(15),
      R => '0'
    );
\regs_reg[17][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[17]_16\(16),
      R => '0'
    );
\regs_reg[17][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[17]_16\(17),
      R => '0'
    );
\regs_reg[17][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[17]_16\(18),
      R => '0'
    );
\regs_reg[17][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[17]_16\(19),
      R => '0'
    );
\regs_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[17]_16\(1),
      R => '0'
    );
\regs_reg[17][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[17]_16\(20),
      R => '0'
    );
\regs_reg[17][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[17]_16\(21),
      R => '0'
    );
\regs_reg[17][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[17]_16\(22),
      R => '0'
    );
\regs_reg[17][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[17]_16\(23),
      R => '0'
    );
\regs_reg[17][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[17]_16\(24),
      R => '0'
    );
\regs_reg[17][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[17]_16\(25),
      R => '0'
    );
\regs_reg[17][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[17]_16\(26),
      R => '0'
    );
\regs_reg[17][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[17]_16\(27),
      R => '0'
    );
\regs_reg[17][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[17]_16\(28),
      R => '0'
    );
\regs_reg[17][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[17]_16\(29),
      R => '0'
    );
\regs_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[17]_16\(2),
      R => '0'
    );
\regs_reg[17][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[17]_16\(30),
      R => '0'
    );
\regs_reg[17][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[17]_16\(31),
      R => '0'
    );
\regs_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[17]_16\(3),
      R => '0'
    );
\regs_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[17]_16\(4),
      R => '0'
    );
\regs_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[17]_16\(5),
      R => '0'
    );
\regs_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[17]_16\(6),
      R => '0'
    );
\regs_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[17]_16\(7),
      R => '0'
    );
\regs_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[17]_16\(8),
      R => '0'
    );
\regs_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[0]\(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[17]_16\(9),
      R => '0'
    );
\regs_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[18]_17\(0),
      R => \^p_0_in\
    );
\regs_reg[18][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[18]_17\(10),
      R => \^p_0_in\
    );
\regs_reg[18][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[18]_17\(11),
      R => \^p_0_in\
    );
\regs_reg[18][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[18]_17\(12),
      R => \^p_0_in\
    );
\regs_reg[18][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[18]_17\(13),
      R => \^p_0_in\
    );
\regs_reg[18][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[18]_17\(14),
      R => \^p_0_in\
    );
\regs_reg[18][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[18]_17\(15),
      R => \^p_0_in\
    );
\regs_reg[18][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[18]_17\(16),
      R => \^p_0_in\
    );
\regs_reg[18][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[18]_17\(17),
      R => \^p_0_in\
    );
\regs_reg[18][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[18]_17\(18),
      R => \^p_0_in\
    );
\regs_reg[18][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[18]_17\(19),
      R => \^p_0_in\
    );
\regs_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[18]_17\(1),
      R => \^p_0_in\
    );
\regs_reg[18][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[18]_17\(20),
      R => \^p_0_in\
    );
\regs_reg[18][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[18]_17\(21),
      R => \^p_0_in\
    );
\regs_reg[18][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[18]_17\(22),
      R => \^p_0_in\
    );
\regs_reg[18][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[18]_17\(23),
      R => \^p_0_in\
    );
\regs_reg[18][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[18]_17\(24),
      R => \^p_0_in\
    );
\regs_reg[18][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[18]_17\(25),
      R => \^p_0_in\
    );
\regs_reg[18][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[18]_17\(26),
      R => \^p_0_in\
    );
\regs_reg[18][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[18]_17\(27),
      R => \^p_0_in\
    );
\regs_reg[18][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[18]_17\(28),
      R => \^p_0_in\
    );
\regs_reg[18][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[18]_17\(29),
      R => \^p_0_in\
    );
\regs_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[18]_17\(2),
      R => \^p_0_in\
    );
\regs_reg[18][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[18]_17\(30),
      R => \^p_0_in\
    );
\regs_reg[18][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[18]_17\(31),
      R => \^p_0_in\
    );
\regs_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[18]_17\(3),
      R => \^p_0_in\
    );
\regs_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[18]_17\(4),
      R => \^p_0_in\
    );
\regs_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[18]_17\(5),
      R => \^p_0_in\
    );
\regs_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[18]_17\(6),
      R => \^p_0_in\
    );
\regs_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[18]_17\(7),
      R => \^p_0_in\
    );
\regs_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[18]_17\(8),
      R => \^p_0_in\
    );
\regs_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_14(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[18]_17\(9),
      R => \^p_0_in\
    );
\regs_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[19]_18\(0),
      R => \^p_0_in\
    );
\regs_reg[19][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[19]_18\(10),
      R => \^p_0_in\
    );
\regs_reg[19][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[19]_18\(11),
      R => \^p_0_in\
    );
\regs_reg[19][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[19]_18\(12),
      R => \^p_0_in\
    );
\regs_reg[19][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[19]_18\(13),
      R => \^p_0_in\
    );
\regs_reg[19][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[19]_18\(14),
      R => \^p_0_in\
    );
\regs_reg[19][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[19]_18\(15),
      R => \^p_0_in\
    );
\regs_reg[19][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[19]_18\(16),
      R => \^p_0_in\
    );
\regs_reg[19][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[19]_18\(17),
      R => \^p_0_in\
    );
\regs_reg[19][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[19]_18\(18),
      R => \^p_0_in\
    );
\regs_reg[19][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[19]_18\(19),
      R => \^p_0_in\
    );
\regs_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[19]_18\(1),
      R => \^p_0_in\
    );
\regs_reg[19][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[19]_18\(20),
      R => \^p_0_in\
    );
\regs_reg[19][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[19]_18\(21),
      R => \^p_0_in\
    );
\regs_reg[19][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[19]_18\(22),
      R => \^p_0_in\
    );
\regs_reg[19][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[19]_18\(23),
      R => \^p_0_in\
    );
\regs_reg[19][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[19]_18\(24),
      R => \^p_0_in\
    );
\regs_reg[19][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[19]_18\(25),
      R => \^p_0_in\
    );
\regs_reg[19][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[19]_18\(26),
      R => \^p_0_in\
    );
\regs_reg[19][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[19]_18\(27),
      R => \^p_0_in\
    );
\regs_reg[19][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[19]_18\(28),
      R => \^p_0_in\
    );
\regs_reg[19][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[19]_18\(29),
      R => \^p_0_in\
    );
\regs_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[19]_18\(2),
      R => \^p_0_in\
    );
\regs_reg[19][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[19]_18\(30),
      R => \^p_0_in\
    );
\regs_reg[19][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[19]_18\(31),
      R => \^p_0_in\
    );
\regs_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[19]_18\(3),
      R => \^p_0_in\
    );
\regs_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[19]_18\(4),
      R => \^p_0_in\
    );
\regs_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[19]_18\(5),
      R => \^p_0_in\
    );
\regs_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[19]_18\(6),
      R => \^p_0_in\
    );
\regs_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[19]_18\(7),
      R => \^p_0_in\
    );
\regs_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[19]_18\(8),
      R => \^p_0_in\
    );
\regs_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_15(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[19]_18\(9),
      R => \^p_0_in\
    );
\regs_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[1]_0\(0),
      R => \^p_0_in\
    );
\regs_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[1]_0\(10),
      R => \^p_0_in\
    );
\regs_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[1]_0\(11),
      R => \^p_0_in\
    );
\regs_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[1]_0\(12),
      R => \^p_0_in\
    );
\regs_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[1]_0\(13),
      R => \^p_0_in\
    );
\regs_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[1]_0\(14),
      R => \^p_0_in\
    );
\regs_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[1]_0\(15),
      R => \^p_0_in\
    );
\regs_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[1]_0\(16),
      R => \^p_0_in\
    );
\regs_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[1]_0\(17),
      R => \^p_0_in\
    );
\regs_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[1]_0\(18),
      R => \^p_0_in\
    );
\regs_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[1]_0\(19),
      R => \^p_0_in\
    );
\regs_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[1]_0\(1),
      R => \^p_0_in\
    );
\regs_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[1]_0\(20),
      R => \^p_0_in\
    );
\regs_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[1]_0\(21),
      R => \^p_0_in\
    );
\regs_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[1]_0\(22),
      R => \^p_0_in\
    );
\regs_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[1]_0\(23),
      R => \^p_0_in\
    );
\regs_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[1]_0\(24),
      R => \^p_0_in\
    );
\regs_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[1]_0\(25),
      R => \^p_0_in\
    );
\regs_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[1]_0\(26),
      R => \^p_0_in\
    );
\regs_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[1]_0\(27),
      R => \^p_0_in\
    );
\regs_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[1]_0\(28),
      R => \^p_0_in\
    );
\regs_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[1]_0\(29),
      R => \^p_0_in\
    );
\regs_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[1]_0\(2),
      R => \^p_0_in\
    );
\regs_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[1]_0\(30),
      R => \^p_0_in\
    );
\regs_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[1]_0\(31),
      R => \^p_0_in\
    );
\regs_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[1]_0\(3),
      R => \^p_0_in\
    );
\regs_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[1]_0\(4),
      R => \^p_0_in\
    );
\regs_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[1]_0\(5),
      R => \^p_0_in\
    );
\regs_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[1]_0\(6),
      R => \^p_0_in\
    );
\regs_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[1]_0\(7),
      R => \^p_0_in\
    );
\regs_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[1]_0\(8),
      R => \^p_0_in\
    );
\regs_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[1]_0\(9),
      R => \^p_0_in\
    );
\regs_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[20]_19\(0),
      R => \^p_0_in\
    );
\regs_reg[20][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[20]_19\(10),
      R => \^p_0_in\
    );
\regs_reg[20][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[20]_19\(11),
      R => \^p_0_in\
    );
\regs_reg[20][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[20]_19\(12),
      R => \^p_0_in\
    );
\regs_reg[20][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[20]_19\(13),
      R => \^p_0_in\
    );
\regs_reg[20][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[20]_19\(14),
      R => \^p_0_in\
    );
\regs_reg[20][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[20]_19\(15),
      R => \^p_0_in\
    );
\regs_reg[20][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[20]_19\(16),
      R => \^p_0_in\
    );
\regs_reg[20][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[20]_19\(17),
      R => \^p_0_in\
    );
\regs_reg[20][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[20]_19\(18),
      R => \^p_0_in\
    );
\regs_reg[20][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[20]_19\(19),
      R => \^p_0_in\
    );
\regs_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[20]_19\(1),
      R => \^p_0_in\
    );
\regs_reg[20][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[20]_19\(20),
      R => \^p_0_in\
    );
\regs_reg[20][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[20]_19\(21),
      R => \^p_0_in\
    );
\regs_reg[20][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[20]_19\(22),
      R => \^p_0_in\
    );
\regs_reg[20][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[20]_19\(23),
      R => \^p_0_in\
    );
\regs_reg[20][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[20]_19\(24),
      R => \^p_0_in\
    );
\regs_reg[20][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[20]_19\(25),
      R => \^p_0_in\
    );
\regs_reg[20][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[20]_19\(26),
      R => \^p_0_in\
    );
\regs_reg[20][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[20]_19\(27),
      R => \^p_0_in\
    );
\regs_reg[20][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[20]_19\(28),
      R => \^p_0_in\
    );
\regs_reg[20][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[20]_19\(29),
      R => \^p_0_in\
    );
\regs_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[20]_19\(2),
      R => \^p_0_in\
    );
\regs_reg[20][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[20]_19\(30),
      R => \^p_0_in\
    );
\regs_reg[20][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[20]_19\(31),
      R => \^p_0_in\
    );
\regs_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[20]_19\(3),
      R => \^p_0_in\
    );
\regs_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[20]_19\(4),
      R => \^p_0_in\
    );
\regs_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[20]_19\(5),
      R => \^p_0_in\
    );
\regs_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[20]_19\(6),
      R => \^p_0_in\
    );
\regs_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[20]_19\(7),
      R => \^p_0_in\
    );
\regs_reg[20][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[20]_19\(8),
      R => \^p_0_in\
    );
\regs_reg[20][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_16(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[20]_19\(9),
      R => \^p_0_in\
    );
\regs_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[21]_20\(0),
      R => \^p_0_in\
    );
\regs_reg[21][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[21]_20\(10),
      R => \^p_0_in\
    );
\regs_reg[21][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[21]_20\(11),
      R => \^p_0_in\
    );
\regs_reg[21][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[21]_20\(12),
      R => \^p_0_in\
    );
\regs_reg[21][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[21]_20\(13),
      R => \^p_0_in\
    );
\regs_reg[21][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[21]_20\(14),
      R => \^p_0_in\
    );
\regs_reg[21][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[21]_20\(15),
      R => \^p_0_in\
    );
\regs_reg[21][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[21]_20\(16),
      R => \^p_0_in\
    );
\regs_reg[21][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[21]_20\(17),
      R => \^p_0_in\
    );
\regs_reg[21][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[21]_20\(18),
      R => \^p_0_in\
    );
\regs_reg[21][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[21]_20\(19),
      R => \^p_0_in\
    );
\regs_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[21]_20\(1),
      R => \^p_0_in\
    );
\regs_reg[21][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[21]_20\(20),
      R => \^p_0_in\
    );
\regs_reg[21][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[21]_20\(21),
      R => \^p_0_in\
    );
\regs_reg[21][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[21]_20\(22),
      R => \^p_0_in\
    );
\regs_reg[21][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[21]_20\(23),
      R => \^p_0_in\
    );
\regs_reg[21][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[21]_20\(24),
      R => \^p_0_in\
    );
\regs_reg[21][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[21]_20\(25),
      R => \^p_0_in\
    );
\regs_reg[21][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[21]_20\(26),
      R => \^p_0_in\
    );
\regs_reg[21][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[21]_20\(27),
      R => \^p_0_in\
    );
\regs_reg[21][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[21]_20\(28),
      R => \^p_0_in\
    );
\regs_reg[21][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[21]_20\(29),
      R => \^p_0_in\
    );
\regs_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[21]_20\(2),
      R => \^p_0_in\
    );
\regs_reg[21][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[21]_20\(30),
      R => \^p_0_in\
    );
\regs_reg[21][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[21]_20\(31),
      R => \^p_0_in\
    );
\regs_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[21]_20\(3),
      R => \^p_0_in\
    );
\regs_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[21]_20\(4),
      R => \^p_0_in\
    );
\regs_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[21]_20\(5),
      R => \^p_0_in\
    );
\regs_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[21]_20\(6),
      R => \^p_0_in\
    );
\regs_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[21]_20\(7),
      R => \^p_0_in\
    );
\regs_reg[21][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[21]_20\(8),
      R => \^p_0_in\
    );
\regs_reg[21][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_17(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[21]_20\(9),
      R => \^p_0_in\
    );
\regs_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[22]_21\(0),
      R => \^p_0_in\
    );
\regs_reg[22][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[22]_21\(10),
      R => \^p_0_in\
    );
\regs_reg[22][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[22]_21\(11),
      R => \^p_0_in\
    );
\regs_reg[22][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[22]_21\(12),
      R => \^p_0_in\
    );
\regs_reg[22][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[22]_21\(13),
      R => \^p_0_in\
    );
\regs_reg[22][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[22]_21\(14),
      R => \^p_0_in\
    );
\regs_reg[22][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[22]_21\(15),
      R => \^p_0_in\
    );
\regs_reg[22][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[22]_21\(16),
      R => \^p_0_in\
    );
\regs_reg[22][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[22]_21\(17),
      R => \^p_0_in\
    );
\regs_reg[22][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[22]_21\(18),
      R => \^p_0_in\
    );
\regs_reg[22][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[22]_21\(19),
      R => \^p_0_in\
    );
\regs_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[22]_21\(1),
      R => \^p_0_in\
    );
\regs_reg[22][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[22]_21\(20),
      R => \^p_0_in\
    );
\regs_reg[22][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[22]_21\(21),
      R => \^p_0_in\
    );
\regs_reg[22][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[22]_21\(22),
      R => \^p_0_in\
    );
\regs_reg[22][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[22]_21\(23),
      R => \^p_0_in\
    );
\regs_reg[22][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[22]_21\(24),
      R => \^p_0_in\
    );
\regs_reg[22][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[22]_21\(25),
      R => \^p_0_in\
    );
\regs_reg[22][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[22]_21\(26),
      R => \^p_0_in\
    );
\regs_reg[22][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[22]_21\(27),
      R => \^p_0_in\
    );
\regs_reg[22][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[22]_21\(28),
      R => \^p_0_in\
    );
\regs_reg[22][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[22]_21\(29),
      R => \^p_0_in\
    );
\regs_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[22]_21\(2),
      R => \^p_0_in\
    );
\regs_reg[22][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[22]_21\(30),
      R => \^p_0_in\
    );
\regs_reg[22][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[22]_21\(31),
      R => \^p_0_in\
    );
\regs_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[22]_21\(3),
      R => \^p_0_in\
    );
\regs_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[22]_21\(4),
      R => \^p_0_in\
    );
\regs_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[22]_21\(5),
      R => \^p_0_in\
    );
\regs_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[22]_21\(6),
      R => \^p_0_in\
    );
\regs_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[22]_21\(7),
      R => \^p_0_in\
    );
\regs_reg[22][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[22]_21\(8),
      R => \^p_0_in\
    );
\regs_reg[22][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_18(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[22]_21\(9),
      R => \^p_0_in\
    );
\regs_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[23]_22\(0),
      R => \^p_0_in\
    );
\regs_reg[23][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[23]_22\(10),
      R => \^p_0_in\
    );
\regs_reg[23][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[23]_22\(11),
      R => \^p_0_in\
    );
\regs_reg[23][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[23]_22\(12),
      R => \^p_0_in\
    );
\regs_reg[23][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[23]_22\(13),
      R => \^p_0_in\
    );
\regs_reg[23][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[23]_22\(14),
      R => \^p_0_in\
    );
\regs_reg[23][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[23]_22\(15),
      R => \^p_0_in\
    );
\regs_reg[23][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[23]_22\(16),
      R => \^p_0_in\
    );
\regs_reg[23][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[23]_22\(17),
      R => \^p_0_in\
    );
\regs_reg[23][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[23]_22\(18),
      R => \^p_0_in\
    );
\regs_reg[23][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[23]_22\(19),
      R => \^p_0_in\
    );
\regs_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[23]_22\(1),
      R => \^p_0_in\
    );
\regs_reg[23][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[23]_22\(20),
      R => \^p_0_in\
    );
\regs_reg[23][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[23]_22\(21),
      R => \^p_0_in\
    );
\regs_reg[23][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[23]_22\(22),
      R => \^p_0_in\
    );
\regs_reg[23][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[23]_22\(23),
      R => \^p_0_in\
    );
\regs_reg[23][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[23]_22\(24),
      R => \^p_0_in\
    );
\regs_reg[23][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[23]_22\(25),
      R => \^p_0_in\
    );
\regs_reg[23][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[23]_22\(26),
      R => \^p_0_in\
    );
\regs_reg[23][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[23]_22\(27),
      R => \^p_0_in\
    );
\regs_reg[23][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[23]_22\(28),
      R => \^p_0_in\
    );
\regs_reg[23][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[23]_22\(29),
      R => \^p_0_in\
    );
\regs_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[23]_22\(2),
      R => \^p_0_in\
    );
\regs_reg[23][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[23]_22\(30),
      R => \^p_0_in\
    );
\regs_reg[23][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[23]_22\(31),
      R => \^p_0_in\
    );
\regs_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[23]_22\(3),
      R => \^p_0_in\
    );
\regs_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[23]_22\(4),
      R => \^p_0_in\
    );
\regs_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[23]_22\(5),
      R => \^p_0_in\
    );
\regs_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[23]_22\(6),
      R => \^p_0_in\
    );
\regs_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[23]_22\(7),
      R => \^p_0_in\
    );
\regs_reg[23][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[23]_22\(8),
      R => \^p_0_in\
    );
\regs_reg[23][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_19(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[23]_22\(9),
      R => \^p_0_in\
    );
\regs_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[24]_23\(0),
      R => \^p_0_in\
    );
\regs_reg[24][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[24]_23\(10),
      R => \^p_0_in\
    );
\regs_reg[24][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[24]_23\(11),
      R => \^p_0_in\
    );
\regs_reg[24][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[24]_23\(12),
      R => \^p_0_in\
    );
\regs_reg[24][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[24]_23\(13),
      R => \^p_0_in\
    );
\regs_reg[24][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[24]_23\(14),
      R => \^p_0_in\
    );
\regs_reg[24][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[24]_23\(15),
      R => \^p_0_in\
    );
\regs_reg[24][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[24]_23\(16),
      R => \^p_0_in\
    );
\regs_reg[24][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[24]_23\(17),
      R => \^p_0_in\
    );
\regs_reg[24][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[24]_23\(18),
      R => \^p_0_in\
    );
\regs_reg[24][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[24]_23\(19),
      R => \^p_0_in\
    );
\regs_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[24]_23\(1),
      R => \^p_0_in\
    );
\regs_reg[24][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[24]_23\(20),
      R => \^p_0_in\
    );
\regs_reg[24][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[24]_23\(21),
      R => \^p_0_in\
    );
\regs_reg[24][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[24]_23\(22),
      R => \^p_0_in\
    );
\regs_reg[24][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[24]_23\(23),
      R => \^p_0_in\
    );
\regs_reg[24][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[24]_23\(24),
      R => \^p_0_in\
    );
\regs_reg[24][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[24]_23\(25),
      R => \^p_0_in\
    );
\regs_reg[24][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[24]_23\(26),
      R => \^p_0_in\
    );
\regs_reg[24][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[24]_23\(27),
      R => \^p_0_in\
    );
\regs_reg[24][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[24]_23\(28),
      R => \^p_0_in\
    );
\regs_reg[24][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[24]_23\(29),
      R => \^p_0_in\
    );
\regs_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[24]_23\(2),
      R => \^p_0_in\
    );
\regs_reg[24][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[24]_23\(30),
      R => \^p_0_in\
    );
\regs_reg[24][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[24]_23\(31),
      R => \^p_0_in\
    );
\regs_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[24]_23\(3),
      R => \^p_0_in\
    );
\regs_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[24]_23\(4),
      R => \^p_0_in\
    );
\regs_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[24]_23\(5),
      R => \^p_0_in\
    );
\regs_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[24]_23\(6),
      R => \^p_0_in\
    );
\regs_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[24]_23\(7),
      R => \^p_0_in\
    );
\regs_reg[24][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[24]_23\(8),
      R => \^p_0_in\
    );
\regs_reg[24][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_20(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[24]_23\(9),
      R => \^p_0_in\
    );
\regs_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[25]_24\(0),
      R => \^p_0_in\
    );
\regs_reg[25][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[25]_24\(10),
      R => \^p_0_in\
    );
\regs_reg[25][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[25]_24\(11),
      R => \^p_0_in\
    );
\regs_reg[25][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[25]_24\(12),
      R => \^p_0_in\
    );
\regs_reg[25][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[25]_24\(13),
      R => \^p_0_in\
    );
\regs_reg[25][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[25]_24\(14),
      R => \^p_0_in\
    );
\regs_reg[25][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[25]_24\(15),
      R => \^p_0_in\
    );
\regs_reg[25][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[25]_24\(16),
      R => \^p_0_in\
    );
\regs_reg[25][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[25]_24\(17),
      R => \^p_0_in\
    );
\regs_reg[25][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[25]_24\(18),
      R => \^p_0_in\
    );
\regs_reg[25][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[25]_24\(19),
      R => \^p_0_in\
    );
\regs_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[25]_24\(1),
      R => \^p_0_in\
    );
\regs_reg[25][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[25]_24\(20),
      R => \^p_0_in\
    );
\regs_reg[25][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[25]_24\(21),
      R => \^p_0_in\
    );
\regs_reg[25][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[25]_24\(22),
      R => \^p_0_in\
    );
\regs_reg[25][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[25]_24\(23),
      R => \^p_0_in\
    );
\regs_reg[25][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[25]_24\(24),
      R => \^p_0_in\
    );
\regs_reg[25][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[25]_24\(25),
      R => \^p_0_in\
    );
\regs_reg[25][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[25]_24\(26),
      R => \^p_0_in\
    );
\regs_reg[25][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[25]_24\(27),
      R => \^p_0_in\
    );
\regs_reg[25][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[25]_24\(28),
      R => \^p_0_in\
    );
\regs_reg[25][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[25]_24\(29),
      R => \^p_0_in\
    );
\regs_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[25]_24\(2),
      R => \^p_0_in\
    );
\regs_reg[25][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[25]_24\(30),
      R => \^p_0_in\
    );
\regs_reg[25][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[25]_24\(31),
      R => \^p_0_in\
    );
\regs_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[25]_24\(3),
      R => \^p_0_in\
    );
\regs_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[25]_24\(4),
      R => \^p_0_in\
    );
\regs_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[25]_24\(5),
      R => \^p_0_in\
    );
\regs_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[25]_24\(6),
      R => \^p_0_in\
    );
\regs_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[25]_24\(7),
      R => \^p_0_in\
    );
\regs_reg[25][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[25]_24\(8),
      R => \^p_0_in\
    );
\regs_reg[25][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_21(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[25]_24\(9),
      R => \^p_0_in\
    );
\regs_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[26]_25\(0),
      R => \^p_0_in\
    );
\regs_reg[26][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[26]_25\(10),
      R => \^p_0_in\
    );
\regs_reg[26][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[26]_25\(11),
      R => \^p_0_in\
    );
\regs_reg[26][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[26]_25\(12),
      R => \^p_0_in\
    );
\regs_reg[26][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[26]_25\(13),
      R => \^p_0_in\
    );
\regs_reg[26][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[26]_25\(14),
      R => \^p_0_in\
    );
\regs_reg[26][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[26]_25\(15),
      R => \^p_0_in\
    );
\regs_reg[26][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[26]_25\(16),
      R => \^p_0_in\
    );
\regs_reg[26][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[26]_25\(17),
      R => \^p_0_in\
    );
\regs_reg[26][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[26]_25\(18),
      R => \^p_0_in\
    );
\regs_reg[26][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[26]_25\(19),
      R => \^p_0_in\
    );
\regs_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[26]_25\(1),
      R => \^p_0_in\
    );
\regs_reg[26][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[26]_25\(20),
      R => \^p_0_in\
    );
\regs_reg[26][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[26]_25\(21),
      R => \^p_0_in\
    );
\regs_reg[26][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[26]_25\(22),
      R => \^p_0_in\
    );
\regs_reg[26][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[26]_25\(23),
      R => \^p_0_in\
    );
\regs_reg[26][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[26]_25\(24),
      R => \^p_0_in\
    );
\regs_reg[26][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[26]_25\(25),
      R => \^p_0_in\
    );
\regs_reg[26][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[26]_25\(26),
      R => \^p_0_in\
    );
\regs_reg[26][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[26]_25\(27),
      R => \^p_0_in\
    );
\regs_reg[26][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[26]_25\(28),
      R => \^p_0_in\
    );
\regs_reg[26][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[26]_25\(29),
      R => \^p_0_in\
    );
\regs_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[26]_25\(2),
      R => \^p_0_in\
    );
\regs_reg[26][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[26]_25\(30),
      R => \^p_0_in\
    );
\regs_reg[26][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[26]_25\(31),
      R => \^p_0_in\
    );
\regs_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[26]_25\(3),
      R => \^p_0_in\
    );
\regs_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[26]_25\(4),
      R => \^p_0_in\
    );
\regs_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[26]_25\(5),
      R => \^p_0_in\
    );
\regs_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[26]_25\(6),
      R => \^p_0_in\
    );
\regs_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[26]_25\(7),
      R => \^p_0_in\
    );
\regs_reg[26][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[26]_25\(8),
      R => \^p_0_in\
    );
\regs_reg[26][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_22(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[26]_25\(9),
      R => \^p_0_in\
    );
\regs_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[27]_26\(0),
      R => '0'
    );
\regs_reg[27][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[27]_26\(10),
      R => '0'
    );
\regs_reg[27][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[27]_26\(11),
      R => '0'
    );
\regs_reg[27][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[27]_26\(12),
      R => '0'
    );
\regs_reg[27][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[27]_26\(13),
      R => '0'
    );
\regs_reg[27][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[27]_26\(14),
      R => '0'
    );
\regs_reg[27][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[27]_26\(15),
      R => '0'
    );
\regs_reg[27][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[27]_26\(16),
      R => '0'
    );
\regs_reg[27][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[27]_26\(17),
      R => '0'
    );
\regs_reg[27][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[27]_26\(18),
      R => '0'
    );
\regs_reg[27][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[27]_26\(19),
      R => '0'
    );
\regs_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[27]_26\(1),
      R => '0'
    );
\regs_reg[27][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[27]_26\(20),
      R => '0'
    );
\regs_reg[27][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[27]_26\(21),
      R => '0'
    );
\regs_reg[27][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[27]_26\(22),
      R => '0'
    );
\regs_reg[27][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[27]_26\(23),
      R => '0'
    );
\regs_reg[27][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[27]_26\(24),
      R => '0'
    );
\regs_reg[27][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[27]_26\(25),
      R => '0'
    );
\regs_reg[27][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[27]_26\(26),
      R => '0'
    );
\regs_reg[27][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[27]_26\(27),
      R => '0'
    );
\regs_reg[27][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[27]_26\(28),
      R => '0'
    );
\regs_reg[27][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[27]_26\(29),
      R => '0'
    );
\regs_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[27]_26\(2),
      R => '0'
    );
\regs_reg[27][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[27]_26\(30),
      R => '0'
    );
\regs_reg[27][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[27]_26\(31),
      R => '0'
    );
\regs_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[27]_26\(3),
      R => '0'
    );
\regs_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[27]_26\(4),
      R => '0'
    );
\regs_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[27]_26\(5),
      R => '0'
    );
\regs_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[27]_26\(6),
      R => '0'
    );
\regs_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[27]_26\(7),
      R => '0'
    );
\regs_reg[27][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[27]_26\(8),
      R => '0'
    );
\regs_reg[27][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wb_rd_reg[2]\(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[27]_26\(9),
      R => '0'
    );
\regs_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[28]_27\(0),
      R => \^p_0_in\
    );
\regs_reg[28][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[28]_27\(10),
      R => \^p_0_in\
    );
\regs_reg[28][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[28]_27\(11),
      R => \^p_0_in\
    );
\regs_reg[28][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[28]_27\(12),
      R => \^p_0_in\
    );
\regs_reg[28][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[28]_27\(13),
      R => \^p_0_in\
    );
\regs_reg[28][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[28]_27\(14),
      R => \^p_0_in\
    );
\regs_reg[28][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[28]_27\(15),
      R => \^p_0_in\
    );
\regs_reg[28][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[28]_27\(16),
      R => \^p_0_in\
    );
\regs_reg[28][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[28]_27\(17),
      R => \^p_0_in\
    );
\regs_reg[28][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[28]_27\(18),
      R => \^p_0_in\
    );
\regs_reg[28][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[28]_27\(19),
      R => \^p_0_in\
    );
\regs_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[28]_27\(1),
      R => \^p_0_in\
    );
\regs_reg[28][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[28]_27\(20),
      R => \^p_0_in\
    );
\regs_reg[28][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[28]_27\(21),
      R => \^p_0_in\
    );
\regs_reg[28][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[28]_27\(22),
      R => \^p_0_in\
    );
\regs_reg[28][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[28]_27\(23),
      R => \^p_0_in\
    );
\regs_reg[28][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[28]_27\(24),
      R => \^p_0_in\
    );
\regs_reg[28][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[28]_27\(25),
      R => \^p_0_in\
    );
\regs_reg[28][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[28]_27\(26),
      R => \^p_0_in\
    );
\regs_reg[28][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[28]_27\(27),
      R => \^p_0_in\
    );
\regs_reg[28][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[28]_27\(28),
      R => \^p_0_in\
    );
\regs_reg[28][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[28]_27\(29),
      R => \^p_0_in\
    );
\regs_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[28]_27\(2),
      R => \^p_0_in\
    );
\regs_reg[28][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[28]_27\(30),
      R => \^p_0_in\
    );
\regs_reg[28][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[28]_27\(31),
      R => \^p_0_in\
    );
\regs_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[28]_27\(3),
      R => \^p_0_in\
    );
\regs_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[28]_27\(4),
      R => \^p_0_in\
    );
\regs_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[28]_27\(5),
      R => \^p_0_in\
    );
\regs_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[28]_27\(6),
      R => \^p_0_in\
    );
\regs_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[28]_27\(7),
      R => \^p_0_in\
    );
\regs_reg[28][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[28]_27\(8),
      R => \^p_0_in\
    );
\regs_reg[28][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_23(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[28]_27\(9),
      R => \^p_0_in\
    );
\regs_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[29]_28\(0),
      R => \^p_0_in\
    );
\regs_reg[29][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[29]_28\(10),
      R => \^p_0_in\
    );
\regs_reg[29][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[29]_28\(11),
      R => \^p_0_in\
    );
\regs_reg[29][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[29]_28\(12),
      R => \^p_0_in\
    );
\regs_reg[29][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[29]_28\(13),
      R => \^p_0_in\
    );
\regs_reg[29][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[29]_28\(14),
      R => \^p_0_in\
    );
\regs_reg[29][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[29]_28\(15),
      R => \^p_0_in\
    );
\regs_reg[29][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[29]_28\(16),
      R => \^p_0_in\
    );
\regs_reg[29][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[29]_28\(17),
      R => \^p_0_in\
    );
\regs_reg[29][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[29]_28\(18),
      R => \^p_0_in\
    );
\regs_reg[29][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[29]_28\(19),
      R => \^p_0_in\
    );
\regs_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[29]_28\(1),
      R => \^p_0_in\
    );
\regs_reg[29][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[29]_28\(20),
      R => \^p_0_in\
    );
\regs_reg[29][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[29]_28\(21),
      R => \^p_0_in\
    );
\regs_reg[29][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[29]_28\(22),
      R => \^p_0_in\
    );
\regs_reg[29][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[29]_28\(23),
      R => \^p_0_in\
    );
\regs_reg[29][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[29]_28\(24),
      R => \^p_0_in\
    );
\regs_reg[29][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[29]_28\(25),
      R => \^p_0_in\
    );
\regs_reg[29][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[29]_28\(26),
      R => \^p_0_in\
    );
\regs_reg[29][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[29]_28\(27),
      R => \^p_0_in\
    );
\regs_reg[29][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[29]_28\(28),
      R => \^p_0_in\
    );
\regs_reg[29][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[29]_28\(29),
      R => \^p_0_in\
    );
\regs_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[29]_28\(2),
      R => \^p_0_in\
    );
\regs_reg[29][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[29]_28\(30),
      R => \^p_0_in\
    );
\regs_reg[29][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[29]_28\(31),
      R => \^p_0_in\
    );
\regs_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[29]_28\(3),
      R => \^p_0_in\
    );
\regs_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[29]_28\(4),
      R => \^p_0_in\
    );
\regs_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[29]_28\(5),
      R => \^p_0_in\
    );
\regs_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[29]_28\(6),
      R => \^p_0_in\
    );
\regs_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[29]_28\(7),
      R => \^p_0_in\
    );
\regs_reg[29][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[29]_28\(8),
      R => \^p_0_in\
    );
\regs_reg[29][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_24(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[29]_28\(9),
      R => \^p_0_in\
    );
\regs_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[2]_1\(0),
      R => \^p_0_in\
    );
\regs_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[2]_1\(10),
      R => \^p_0_in\
    );
\regs_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[2]_1\(11),
      R => \^p_0_in\
    );
\regs_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[2]_1\(12),
      R => \^p_0_in\
    );
\regs_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[2]_1\(13),
      R => \^p_0_in\
    );
\regs_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[2]_1\(14),
      R => \^p_0_in\
    );
\regs_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[2]_1\(15),
      R => \^p_0_in\
    );
\regs_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[2]_1\(16),
      R => \^p_0_in\
    );
\regs_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[2]_1\(17),
      R => \^p_0_in\
    );
\regs_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[2]_1\(18),
      R => \^p_0_in\
    );
\regs_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[2]_1\(19),
      R => \^p_0_in\
    );
\regs_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[2]_1\(1),
      R => \^p_0_in\
    );
\regs_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[2]_1\(20),
      R => \^p_0_in\
    );
\regs_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[2]_1\(21),
      R => \^p_0_in\
    );
\regs_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[2]_1\(22),
      R => \^p_0_in\
    );
\regs_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[2]_1\(23),
      R => \^p_0_in\
    );
\regs_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[2]_1\(24),
      R => \^p_0_in\
    );
\regs_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[2]_1\(25),
      R => \^p_0_in\
    );
\regs_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[2]_1\(26),
      R => \^p_0_in\
    );
\regs_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[2]_1\(27),
      R => \^p_0_in\
    );
\regs_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[2]_1\(28),
      R => \^p_0_in\
    );
\regs_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[2]_1\(29),
      R => \^p_0_in\
    );
\regs_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[2]_1\(2),
      R => \^p_0_in\
    );
\regs_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[2]_1\(30),
      R => \^p_0_in\
    );
\regs_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[2]_1\(31),
      R => \^p_0_in\
    );
\regs_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[2]_1\(3),
      R => \^p_0_in\
    );
\regs_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[2]_1\(4),
      R => \^p_0_in\
    );
\regs_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[2]_1\(5),
      R => \^p_0_in\
    );
\regs_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[2]_1\(6),
      R => \^p_0_in\
    );
\regs_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[2]_1\(7),
      R => \^p_0_in\
    );
\regs_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[2]_1\(8),
      R => \^p_0_in\
    );
\regs_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[2]_1\(9),
      R => \^p_0_in\
    );
\regs_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[30]_29\(0),
      R => \^p_0_in\
    );
\regs_reg[30][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[30]_29\(10),
      R => \^p_0_in\
    );
\regs_reg[30][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[30]_29\(11),
      R => \^p_0_in\
    );
\regs_reg[30][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[30]_29\(12),
      R => \^p_0_in\
    );
\regs_reg[30][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[30]_29\(13),
      R => \^p_0_in\
    );
\regs_reg[30][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[30]_29\(14),
      R => \^p_0_in\
    );
\regs_reg[30][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[30]_29\(15),
      R => \^p_0_in\
    );
\regs_reg[30][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[30]_29\(16),
      R => \^p_0_in\
    );
\regs_reg[30][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[30]_29\(17),
      R => \^p_0_in\
    );
\regs_reg[30][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[30]_29\(18),
      R => \^p_0_in\
    );
\regs_reg[30][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[30]_29\(19),
      R => \^p_0_in\
    );
\regs_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[30]_29\(1),
      R => \^p_0_in\
    );
\regs_reg[30][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[30]_29\(20),
      R => \^p_0_in\
    );
\regs_reg[30][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[30]_29\(21),
      R => \^p_0_in\
    );
\regs_reg[30][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[30]_29\(22),
      R => \^p_0_in\
    );
\regs_reg[30][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[30]_29\(23),
      R => \^p_0_in\
    );
\regs_reg[30][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[30]_29\(24),
      R => \^p_0_in\
    );
\regs_reg[30][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[30]_29\(25),
      R => \^p_0_in\
    );
\regs_reg[30][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[30]_29\(26),
      R => \^p_0_in\
    );
\regs_reg[30][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[30]_29\(27),
      R => \^p_0_in\
    );
\regs_reg[30][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[30]_29\(28),
      R => \^p_0_in\
    );
\regs_reg[30][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[30]_29\(29),
      R => \^p_0_in\
    );
\regs_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[30]_29\(2),
      R => \^p_0_in\
    );
\regs_reg[30][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[30]_29\(30),
      R => \^p_0_in\
    );
\regs_reg[30][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[30]_29\(31),
      R => \^p_0_in\
    );
\regs_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[30]_29\(3),
      R => \^p_0_in\
    );
\regs_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[30]_29\(4),
      R => \^p_0_in\
    );
\regs_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[30]_29\(5),
      R => \^p_0_in\
    );
\regs_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[30]_29\(6),
      R => \^p_0_in\
    );
\regs_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[30]_29\(7),
      R => \^p_0_in\
    );
\regs_reg[30][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[30]_29\(8),
      R => \^p_0_in\
    );
\regs_reg[30][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_25(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[30]_29\(9),
      R => \^p_0_in\
    );
\regs_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[31]_30\(0),
      R => \^p_0_in\
    );
\regs_reg[31][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[31]_30\(10),
      R => \^p_0_in\
    );
\regs_reg[31][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[31]_30\(11),
      R => \^p_0_in\
    );
\regs_reg[31][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[31]_30\(12),
      R => \^p_0_in\
    );
\regs_reg[31][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[31]_30\(13),
      R => \^p_0_in\
    );
\regs_reg[31][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[31]_30\(14),
      R => \^p_0_in\
    );
\regs_reg[31][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[31]_30\(15),
      R => \^p_0_in\
    );
\regs_reg[31][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[31]_30\(16),
      R => \^p_0_in\
    );
\regs_reg[31][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[31]_30\(17),
      R => \^p_0_in\
    );
\regs_reg[31][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[31]_30\(18),
      R => \^p_0_in\
    );
\regs_reg[31][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[31]_30\(19),
      R => \^p_0_in\
    );
\regs_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[31]_30\(1),
      R => \^p_0_in\
    );
\regs_reg[31][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[31]_30\(20),
      R => \^p_0_in\
    );
\regs_reg[31][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[31]_30\(21),
      R => \^p_0_in\
    );
\regs_reg[31][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[31]_30\(22),
      R => \^p_0_in\
    );
\regs_reg[31][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[31]_30\(23),
      R => \^p_0_in\
    );
\regs_reg[31][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[31]_30\(24),
      R => \^p_0_in\
    );
\regs_reg[31][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[31]_30\(25),
      R => \^p_0_in\
    );
\regs_reg[31][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[31]_30\(26),
      R => \^p_0_in\
    );
\regs_reg[31][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[31]_30\(27),
      R => \^p_0_in\
    );
\regs_reg[31][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[31]_30\(28),
      R => \^p_0_in\
    );
\regs_reg[31][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[31]_30\(29),
      R => \^p_0_in\
    );
\regs_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[31]_30\(2),
      R => \^p_0_in\
    );
\regs_reg[31][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[31]_30\(30),
      R => \^p_0_in\
    );
\regs_reg[31][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[31]_30\(31),
      R => \^p_0_in\
    );
\regs_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[31]_30\(3),
      R => \^p_0_in\
    );
\regs_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[31]_30\(4),
      R => \^p_0_in\
    );
\regs_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[31]_30\(5),
      R => \^p_0_in\
    );
\regs_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[31]_30\(6),
      R => \^p_0_in\
    );
\regs_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[31]_30\(7),
      R => \^p_0_in\
    );
\regs_reg[31][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[31]_30\(8),
      R => \^p_0_in\
    );
\regs_reg[31][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_26(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[31]_30\(9),
      R => \^p_0_in\
    );
\regs_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[3]_2\(0),
      R => \^p_0_in\
    );
\regs_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[3]_2\(10),
      R => \^p_0_in\
    );
\regs_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[3]_2\(11),
      R => \^p_0_in\
    );
\regs_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[3]_2\(12),
      R => \^p_0_in\
    );
\regs_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[3]_2\(13),
      R => \^p_0_in\
    );
\regs_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[3]_2\(14),
      R => \^p_0_in\
    );
\regs_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[3]_2\(15),
      R => \^p_0_in\
    );
\regs_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[3]_2\(16),
      R => \^p_0_in\
    );
\regs_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[3]_2\(17),
      R => \^p_0_in\
    );
\regs_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[3]_2\(18),
      R => \^p_0_in\
    );
\regs_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[3]_2\(19),
      R => \^p_0_in\
    );
\regs_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[3]_2\(1),
      R => \^p_0_in\
    );
\regs_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[3]_2\(20),
      R => \^p_0_in\
    );
\regs_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[3]_2\(21),
      R => \^p_0_in\
    );
\regs_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[3]_2\(22),
      R => \^p_0_in\
    );
\regs_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[3]_2\(23),
      R => \^p_0_in\
    );
\regs_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[3]_2\(24),
      R => \^p_0_in\
    );
\regs_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[3]_2\(25),
      R => \^p_0_in\
    );
\regs_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[3]_2\(26),
      R => \^p_0_in\
    );
\regs_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[3]_2\(27),
      R => \^p_0_in\
    );
\regs_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[3]_2\(28),
      R => \^p_0_in\
    );
\regs_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[3]_2\(29),
      R => \^p_0_in\
    );
\regs_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[3]_2\(2),
      R => \^p_0_in\
    );
\regs_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[3]_2\(30),
      R => \^p_0_in\
    );
\regs_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[3]_2\(31),
      R => \^p_0_in\
    );
\regs_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[3]_2\(3),
      R => \^p_0_in\
    );
\regs_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[3]_2\(4),
      R => \^p_0_in\
    );
\regs_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[3]_2\(5),
      R => \^p_0_in\
    );
\regs_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[3]_2\(6),
      R => \^p_0_in\
    );
\regs_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[3]_2\(7),
      R => \^p_0_in\
    );
\regs_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[3]_2\(8),
      R => \^p_0_in\
    );
\regs_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_0(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[3]_2\(9),
      R => \^p_0_in\
    );
\regs_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[4]_3\(0),
      R => \^p_0_in\
    );
\regs_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[4]_3\(10),
      R => \^p_0_in\
    );
\regs_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[4]_3\(11),
      R => \^p_0_in\
    );
\regs_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[4]_3\(12),
      R => \^p_0_in\
    );
\regs_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[4]_3\(13),
      R => \^p_0_in\
    );
\regs_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[4]_3\(14),
      R => \^p_0_in\
    );
\regs_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[4]_3\(15),
      R => \^p_0_in\
    );
\regs_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[4]_3\(16),
      R => \^p_0_in\
    );
\regs_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[4]_3\(17),
      R => \^p_0_in\
    );
\regs_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[4]_3\(18),
      R => \^p_0_in\
    );
\regs_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[4]_3\(19),
      R => \^p_0_in\
    );
\regs_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[4]_3\(1),
      R => \^p_0_in\
    );
\regs_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[4]_3\(20),
      R => \^p_0_in\
    );
\regs_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[4]_3\(21),
      R => \^p_0_in\
    );
\regs_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[4]_3\(22),
      R => \^p_0_in\
    );
\regs_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[4]_3\(23),
      R => \^p_0_in\
    );
\regs_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[4]_3\(24),
      R => \^p_0_in\
    );
\regs_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[4]_3\(25),
      R => \^p_0_in\
    );
\regs_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[4]_3\(26),
      R => \^p_0_in\
    );
\regs_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[4]_3\(27),
      R => \^p_0_in\
    );
\regs_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[4]_3\(28),
      R => \^p_0_in\
    );
\regs_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[4]_3\(29),
      R => \^p_0_in\
    );
\regs_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[4]_3\(2),
      R => \^p_0_in\
    );
\regs_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[4]_3\(30),
      R => \^p_0_in\
    );
\regs_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[4]_3\(31),
      R => \^p_0_in\
    );
\regs_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[4]_3\(3),
      R => \^p_0_in\
    );
\regs_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[4]_3\(4),
      R => \^p_0_in\
    );
\regs_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[4]_3\(5),
      R => \^p_0_in\
    );
\regs_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[4]_3\(6),
      R => \^p_0_in\
    );
\regs_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[4]_3\(7),
      R => \^p_0_in\
    );
\regs_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[4]_3\(8),
      R => \^p_0_in\
    );
\regs_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_1(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[4]_3\(9),
      R => \^p_0_in\
    );
\regs_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[5]_4\(0),
      R => \^p_0_in\
    );
\regs_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[5]_4\(10),
      R => \^p_0_in\
    );
\regs_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[5]_4\(11),
      R => \^p_0_in\
    );
\regs_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[5]_4\(12),
      R => \^p_0_in\
    );
\regs_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[5]_4\(13),
      R => \^p_0_in\
    );
\regs_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[5]_4\(14),
      R => \^p_0_in\
    );
\regs_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[5]_4\(15),
      R => \^p_0_in\
    );
\regs_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[5]_4\(16),
      R => \^p_0_in\
    );
\regs_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[5]_4\(17),
      R => \^p_0_in\
    );
\regs_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[5]_4\(18),
      R => \^p_0_in\
    );
\regs_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[5]_4\(19),
      R => \^p_0_in\
    );
\regs_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[5]_4\(1),
      R => \^p_0_in\
    );
\regs_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[5]_4\(20),
      R => \^p_0_in\
    );
\regs_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[5]_4\(21),
      R => \^p_0_in\
    );
\regs_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[5]_4\(22),
      R => \^p_0_in\
    );
\regs_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[5]_4\(23),
      R => \^p_0_in\
    );
\regs_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[5]_4\(24),
      R => \^p_0_in\
    );
\regs_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[5]_4\(25),
      R => \^p_0_in\
    );
\regs_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[5]_4\(26),
      R => \^p_0_in\
    );
\regs_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[5]_4\(27),
      R => \^p_0_in\
    );
\regs_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[5]_4\(28),
      R => \^p_0_in\
    );
\regs_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[5]_4\(29),
      R => \^p_0_in\
    );
\regs_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[5]_4\(2),
      R => \^p_0_in\
    );
\regs_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[5]_4\(30),
      R => \^p_0_in\
    );
\regs_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[5]_4\(31),
      R => \^p_0_in\
    );
\regs_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[5]_4\(3),
      R => \^p_0_in\
    );
\regs_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[5]_4\(4),
      R => \^p_0_in\
    );
\regs_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[5]_4\(5),
      R => \^p_0_in\
    );
\regs_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[5]_4\(6),
      R => \^p_0_in\
    );
\regs_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[5]_4\(7),
      R => \^p_0_in\
    );
\regs_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[5]_4\(8),
      R => \^p_0_in\
    );
\regs_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_2(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[5]_4\(9),
      R => \^p_0_in\
    );
\regs_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[6]_5\(0),
      R => \^p_0_in\
    );
\regs_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[6]_5\(10),
      R => \^p_0_in\
    );
\regs_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[6]_5\(11),
      R => \^p_0_in\
    );
\regs_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[6]_5\(12),
      R => \^p_0_in\
    );
\regs_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[6]_5\(13),
      R => \^p_0_in\
    );
\regs_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[6]_5\(14),
      R => \^p_0_in\
    );
\regs_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[6]_5\(15),
      R => \^p_0_in\
    );
\regs_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[6]_5\(16),
      R => \^p_0_in\
    );
\regs_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[6]_5\(17),
      R => \^p_0_in\
    );
\regs_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[6]_5\(18),
      R => \^p_0_in\
    );
\regs_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[6]_5\(19),
      R => \^p_0_in\
    );
\regs_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[6]_5\(1),
      R => \^p_0_in\
    );
\regs_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[6]_5\(20),
      R => \^p_0_in\
    );
\regs_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[6]_5\(21),
      R => \^p_0_in\
    );
\regs_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[6]_5\(22),
      R => \^p_0_in\
    );
\regs_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[6]_5\(23),
      R => \^p_0_in\
    );
\regs_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[6]_5\(24),
      R => \^p_0_in\
    );
\regs_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[6]_5\(25),
      R => \^p_0_in\
    );
\regs_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[6]_5\(26),
      R => \^p_0_in\
    );
\regs_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[6]_5\(27),
      R => \^p_0_in\
    );
\regs_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[6]_5\(28),
      R => \^p_0_in\
    );
\regs_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[6]_5\(29),
      R => \^p_0_in\
    );
\regs_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[6]_5\(2),
      R => \^p_0_in\
    );
\regs_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[6]_5\(30),
      R => \^p_0_in\
    );
\regs_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[6]_5\(31),
      R => \^p_0_in\
    );
\regs_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[6]_5\(3),
      R => \^p_0_in\
    );
\regs_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[6]_5\(4),
      R => \^p_0_in\
    );
\regs_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[6]_5\(5),
      R => \^p_0_in\
    );
\regs_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[6]_5\(6),
      R => \^p_0_in\
    );
\regs_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[6]_5\(7),
      R => \^p_0_in\
    );
\regs_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[6]_5\(8),
      R => \^p_0_in\
    );
\regs_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_3(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[6]_5\(9),
      R => \^p_0_in\
    );
\regs_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[7]_6\(0),
      R => \^p_0_in\
    );
\regs_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[7]_6\(10),
      R => \^p_0_in\
    );
\regs_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[7]_6\(11),
      R => \^p_0_in\
    );
\regs_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[7]_6\(12),
      R => \^p_0_in\
    );
\regs_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[7]_6\(13),
      R => \^p_0_in\
    );
\regs_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[7]_6\(14),
      R => \^p_0_in\
    );
\regs_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[7]_6\(15),
      R => \^p_0_in\
    );
\regs_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[7]_6\(16),
      R => \^p_0_in\
    );
\regs_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[7]_6\(17),
      R => \^p_0_in\
    );
\regs_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[7]_6\(18),
      R => \^p_0_in\
    );
\regs_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[7]_6\(19),
      R => \^p_0_in\
    );
\regs_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[7]_6\(1),
      R => \^p_0_in\
    );
\regs_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[7]_6\(20),
      R => \^p_0_in\
    );
\regs_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[7]_6\(21),
      R => \^p_0_in\
    );
\regs_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[7]_6\(22),
      R => \^p_0_in\
    );
\regs_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[7]_6\(23),
      R => \^p_0_in\
    );
\regs_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[7]_6\(24),
      R => \^p_0_in\
    );
\regs_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[7]_6\(25),
      R => \^p_0_in\
    );
\regs_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[7]_6\(26),
      R => \^p_0_in\
    );
\regs_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[7]_6\(27),
      R => \^p_0_in\
    );
\regs_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[7]_6\(28),
      R => \^p_0_in\
    );
\regs_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[7]_6\(29),
      R => \^p_0_in\
    );
\regs_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[7]_6\(2),
      R => \^p_0_in\
    );
\regs_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[7]_6\(30),
      R => \^p_0_in\
    );
\regs_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[7]_6\(31),
      R => \^p_0_in\
    );
\regs_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[7]_6\(3),
      R => \^p_0_in\
    );
\regs_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[7]_6\(4),
      R => \^p_0_in\
    );
\regs_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[7]_6\(5),
      R => \^p_0_in\
    );
\regs_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[7]_6\(6),
      R => \^p_0_in\
    );
\regs_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[7]_6\(7),
      R => \^p_0_in\
    );
\regs_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[7]_6\(8),
      R => \^p_0_in\
    );
\regs_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_4(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[7]_6\(9),
      R => \^p_0_in\
    );
\regs_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[8]_7\(0),
      R => \^p_0_in\
    );
\regs_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[8]_7\(10),
      R => \^p_0_in\
    );
\regs_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[8]_7\(11),
      R => \^p_0_in\
    );
\regs_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[8]_7\(12),
      R => \^p_0_in\
    );
\regs_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[8]_7\(13),
      R => \^p_0_in\
    );
\regs_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[8]_7\(14),
      R => \^p_0_in\
    );
\regs_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[8]_7\(15),
      R => \^p_0_in\
    );
\regs_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[8]_7\(16),
      R => \^p_0_in\
    );
\regs_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[8]_7\(17),
      R => \^p_0_in\
    );
\regs_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[8]_7\(18),
      R => \^p_0_in\
    );
\regs_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[8]_7\(19),
      R => \^p_0_in\
    );
\regs_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[8]_7\(1),
      R => \^p_0_in\
    );
\regs_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[8]_7\(20),
      R => \^p_0_in\
    );
\regs_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[8]_7\(21),
      R => \^p_0_in\
    );
\regs_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[8]_7\(22),
      R => \^p_0_in\
    );
\regs_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[8]_7\(23),
      R => \^p_0_in\
    );
\regs_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[8]_7\(24),
      R => \^p_0_in\
    );
\regs_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[8]_7\(25),
      R => \^p_0_in\
    );
\regs_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[8]_7\(26),
      R => \^p_0_in\
    );
\regs_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[8]_7\(27),
      R => \^p_0_in\
    );
\regs_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[8]_7\(28),
      R => \^p_0_in\
    );
\regs_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[8]_7\(29),
      R => \^p_0_in\
    );
\regs_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[8]_7\(2),
      R => \^p_0_in\
    );
\regs_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[8]_7\(30),
      R => \^p_0_in\
    );
\regs_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[8]_7\(31),
      R => \^p_0_in\
    );
\regs_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[8]_7\(3),
      R => \^p_0_in\
    );
\regs_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[8]_7\(4),
      R => \^p_0_in\
    );
\regs_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[8]_7\(5),
      R => \^p_0_in\
    );
\regs_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[8]_7\(6),
      R => \^p_0_in\
    );
\regs_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[8]_7\(7),
      R => \^p_0_in\
    );
\regs_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[8]_7\(8),
      R => \^p_0_in\
    );
\regs_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_5(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[8]_7\(9),
      R => \^p_0_in\
    );
\regs_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(0),
      Q => \regs_reg[9]_8\(0),
      R => \^p_0_in\
    );
\regs_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(10),
      Q => \regs_reg[9]_8\(10),
      R => \^p_0_in\
    );
\regs_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(11),
      Q => \regs_reg[9]_8\(11),
      R => \^p_0_in\
    );
\regs_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(12),
      Q => \regs_reg[9]_8\(12),
      R => \^p_0_in\
    );
\regs_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(13),
      Q => \regs_reg[9]_8\(13),
      R => \^p_0_in\
    );
\regs_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(14),
      Q => \regs_reg[9]_8\(14),
      R => \^p_0_in\
    );
\regs_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(15),
      Q => \regs_reg[9]_8\(15),
      R => \^p_0_in\
    );
\regs_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(16),
      Q => \regs_reg[9]_8\(16),
      R => \^p_0_in\
    );
\regs_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(17),
      Q => \regs_reg[9]_8\(17),
      R => \^p_0_in\
    );
\regs_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(18),
      Q => \regs_reg[9]_8\(18),
      R => \^p_0_in\
    );
\regs_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(19),
      Q => \regs_reg[9]_8\(19),
      R => \^p_0_in\
    );
\regs_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(1),
      Q => \regs_reg[9]_8\(1),
      R => \^p_0_in\
    );
\regs_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(20),
      Q => \regs_reg[9]_8\(20),
      R => \^p_0_in\
    );
\regs_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(21),
      Q => \regs_reg[9]_8\(21),
      R => \^p_0_in\
    );
\regs_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(22),
      Q => \regs_reg[9]_8\(22),
      R => \^p_0_in\
    );
\regs_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(23),
      Q => \regs_reg[9]_8\(23),
      R => \^p_0_in\
    );
\regs_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(24),
      Q => \regs_reg[9]_8\(24),
      R => \^p_0_in\
    );
\regs_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(25),
      Q => \regs_reg[9]_8\(25),
      R => \^p_0_in\
    );
\regs_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(26),
      Q => \regs_reg[9]_8\(26),
      R => \^p_0_in\
    );
\regs_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(27),
      Q => \regs_reg[9]_8\(27),
      R => \^p_0_in\
    );
\regs_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(28),
      Q => \regs_reg[9]_8\(28),
      R => \^p_0_in\
    );
\regs_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(29),
      Q => \regs_reg[9]_8\(29),
      R => \^p_0_in\
    );
\regs_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(2),
      Q => \regs_reg[9]_8\(2),
      R => \^p_0_in\
    );
\regs_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(30),
      Q => \regs_reg[9]_8\(30),
      R => \^p_0_in\
    );
\regs_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(31),
      Q => \regs_reg[9]_8\(31),
      R => \^p_0_in\
    );
\regs_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(3),
      Q => \regs_reg[9]_8\(3),
      R => \^p_0_in\
    );
\regs_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(4),
      Q => \regs_reg[9]_8\(4),
      R => \^p_0_in\
    );
\regs_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(5),
      Q => \regs_reg[9]_8\(5),
      R => \^p_0_in\
    );
\regs_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(6),
      Q => \regs_reg[9]_8\(6),
      R => \^p_0_in\
    );
\regs_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(7),
      Q => \regs_reg[9]_8\(7),
      R => \^p_0_in\
    );
\regs_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(8),
      Q => \regs_reg[9]_8\(8),
      R => \^p_0_in\
    );
\regs_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => wb_RegWEn_reg_6(0),
      D => \wb_WBData_reg[31]\(9),
      Q => \regs_reg[9]_8\(9),
      R => \^p_0_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_mux2_4 is
  port (
    \wb_WBData_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_ALU_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DataB_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_WBSel_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_pc_plus_1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_mux2_4 : entity is "mux2_4";
end design_1_Risc_32_bit_fpga_0_0_mux2_4;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_mux2_4 is
begin
\wb_WBData[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0FCC"
    )
        port map (
      I0 => mem_ALU_out(0),
      I1 => DataB_out(0),
      I2 => Q(0),
      I3 => \mem_WBSel_reg[1]\(1),
      I4 => \mem_WBSel_reg[1]\(0),
      O => \wb_WBData_reg[31]\(0)
    );
\wb_WBData[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(10),
      I1 => DataB_out(10),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(9),
      O => \wb_WBData_reg[31]\(10)
    );
\wb_WBData[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(11),
      I1 => DataB_out(11),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(10),
      O => \wb_WBData_reg[31]\(11)
    );
\wb_WBData[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(12),
      I1 => DataB_out(12),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(11),
      O => \wb_WBData_reg[31]\(12)
    );
\wb_WBData[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(13),
      I1 => DataB_out(13),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(12),
      O => \wb_WBData_reg[31]\(13)
    );
\wb_WBData[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(14),
      I1 => DataB_out(14),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(13),
      O => \wb_WBData_reg[31]\(14)
    );
\wb_WBData[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(15),
      I1 => DataB_out(15),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(14),
      O => \wb_WBData_reg[31]\(15)
    );
\wb_WBData[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(16),
      I1 => DataB_out(16),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(15),
      O => \wb_WBData_reg[31]\(16)
    );
\wb_WBData[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(17),
      I1 => DataB_out(17),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(16),
      O => \wb_WBData_reg[31]\(17)
    );
\wb_WBData[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(18),
      I1 => DataB_out(18),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(17),
      O => \wb_WBData_reg[31]\(18)
    );
\wb_WBData[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(19),
      I1 => DataB_out(19),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(18),
      O => \wb_WBData_reg[31]\(19)
    );
\wb_WBData[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(1),
      I1 => DataB_out(1),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(0),
      O => \wb_WBData_reg[31]\(1)
    );
\wb_WBData[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(20),
      I1 => DataB_out(20),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(19),
      O => \wb_WBData_reg[31]\(20)
    );
\wb_WBData[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(21),
      I1 => DataB_out(21),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(20),
      O => \wb_WBData_reg[31]\(21)
    );
\wb_WBData[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(22),
      I1 => DataB_out(22),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(21),
      O => \wb_WBData_reg[31]\(22)
    );
\wb_WBData[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(23),
      I1 => DataB_out(23),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(22),
      O => \wb_WBData_reg[31]\(23)
    );
\wb_WBData[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(24),
      I1 => DataB_out(24),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(23),
      O => \wb_WBData_reg[31]\(24)
    );
\wb_WBData[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(25),
      I1 => DataB_out(25),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(24),
      O => \wb_WBData_reg[31]\(25)
    );
\wb_WBData[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(26),
      I1 => DataB_out(26),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(25),
      O => \wb_WBData_reg[31]\(26)
    );
\wb_WBData[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(27),
      I1 => DataB_out(27),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(26),
      O => \wb_WBData_reg[31]\(27)
    );
\wb_WBData[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(28),
      I1 => DataB_out(28),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(27),
      O => \wb_WBData_reg[31]\(28)
    );
\wb_WBData[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(29),
      I1 => DataB_out(29),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(28),
      O => \wb_WBData_reg[31]\(29)
    );
\wb_WBData[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(2),
      I1 => DataB_out(2),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(1),
      O => \wb_WBData_reg[31]\(2)
    );
\wb_WBData[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(30),
      I1 => DataB_out(30),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(29),
      O => \wb_WBData_reg[31]\(30)
    );
\wb_WBData[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(31),
      I1 => DataB_out(31),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(30),
      O => \wb_WBData_reg[31]\(31)
    );
\wb_WBData[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(3),
      I1 => DataB_out(3),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(2),
      O => \wb_WBData_reg[31]\(3)
    );
\wb_WBData[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(4),
      I1 => DataB_out(4),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(3),
      O => \wb_WBData_reg[31]\(4)
    );
\wb_WBData[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(5),
      I1 => DataB_out(5),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(4),
      O => \wb_WBData_reg[31]\(5)
    );
\wb_WBData[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(6),
      I1 => DataB_out(6),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(5),
      O => \wb_WBData_reg[31]\(6)
    );
\wb_WBData[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(7),
      I1 => DataB_out(7),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(6),
      O => \wb_WBData_reg[31]\(7)
    );
\wb_WBData[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(8),
      I1 => DataB_out(8),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(7),
      O => \wb_WBData_reg[31]\(8)
    );
\wb_WBData[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => mem_ALU_out(9),
      I1 => DataB_out(9),
      I2 => \mem_WBSel_reg[1]\(1),
      I3 => \mem_WBSel_reg[1]\(0),
      I4 => mem_pc_plus_1(8),
      O => \wb_WBData_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Execute_Unit is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_curr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_ALU_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_ALU_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_ALU_out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_ALU_out_reg[0]_1\ : out STD_LOGIC;
    \mem_ALU_out_reg[0]_2\ : out STD_LOGIC;
    \mem_ALU_out_reg[0]_3\ : out STD_LOGIC;
    \mem_ALU_out_reg[0]_4\ : out STD_LOGIC;
    \mem_ALU_out_reg[0]_5\ : out STD_LOGIC;
    \mem_ALU_out_reg[2]\ : out STD_LOGIC;
    \mem_ALU_out_reg[3]\ : out STD_LOGIC;
    \mem_ALU_out_reg[4]\ : out STD_LOGIC;
    \mem_ALU_out_reg[5]\ : out STD_LOGIC;
    \mem_ALU_out_reg[6]\ : out STD_LOGIC;
    \mem_ALU_out_reg[7]\ : out STD_LOGIC;
    \mem_ALU_out_reg[8]\ : out STD_LOGIC;
    \mem_ALU_out_reg[9]\ : out STD_LOGIC;
    \mem_ALU_out_reg[10]\ : out STD_LOGIC;
    \mem_ALU_out_reg[11]\ : out STD_LOGIC;
    \mem_ALU_out_reg[12]\ : out STD_LOGIC;
    \mem_ALU_out_reg[13]\ : out STD_LOGIC;
    \mem_ALU_out_reg[14]\ : out STD_LOGIC;
    \mem_ALU_out_reg[15]\ : out STD_LOGIC;
    \mem_ALU_out_reg[16]\ : out STD_LOGIC;
    \mem_ALU_out_reg[17]\ : out STD_LOGIC;
    \mem_ALU_out_reg[18]\ : out STD_LOGIC;
    \mem_ALU_out_reg[19]\ : out STD_LOGIC;
    \mem_ALU_out_reg[20]\ : out STD_LOGIC;
    \mem_ALU_out_reg[21]\ : out STD_LOGIC;
    \mem_ALU_out_reg[22]\ : out STD_LOGIC;
    \mem_ALU_out_reg[23]\ : out STD_LOGIC;
    \mem_ALU_out_reg[24]\ : out STD_LOGIC;
    \mem_ALU_out_reg[25]\ : out STD_LOGIC;
    \mem_ALU_out_reg[26]\ : out STD_LOGIC;
    \mem_ALU_out_reg[27]\ : out STD_LOGIC;
    \mem_ALU_out_reg[28]\ : out STD_LOGIC;
    \mem_ALU_out_reg[29]\ : out STD_LOGIC;
    \mem_ALU_out_reg[30]\ : out STD_LOGIC;
    \mem_ALU_out_reg[31]\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataA_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataA_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_DataA_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataA_reg[21]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataA_reg[30]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ALU_DataA : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ex_ASel_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_pc_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_pc_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_DataB_reg[14]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_inst_reg[31]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ALU_DataB : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ex_ASel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ForwardASel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_DataA_reg[30]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \ex_pc_reg[30]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \ex_ALUSel_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Execute_Unit : entity is "Execute_Unit";
end design_1_Risc_32_bit_fpga_0_0_Execute_Unit;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Execute_Unit is
  signal PCSel_reg_i_13_n_0 : STD_LOGIC;
  signal PCSel_reg_i_13_n_1 : STD_LOGIC;
  signal PCSel_reg_i_13_n_2 : STD_LOGIC;
  signal PCSel_reg_i_13_n_3 : STD_LOGIC;
  signal PCSel_reg_i_18_n_0 : STD_LOGIC;
  signal PCSel_reg_i_18_n_1 : STD_LOGIC;
  signal PCSel_reg_i_18_n_2 : STD_LOGIC;
  signal PCSel_reg_i_18_n_3 : STD_LOGIC;
  signal PCSel_reg_i_3_n_2 : STD_LOGIC;
  signal PCSel_reg_i_3_n_3 : STD_LOGIC;
  signal PCSel_reg_i_4_n_2 : STD_LOGIC;
  signal PCSel_reg_i_4_n_3 : STD_LOGIC;
  signal PCSel_reg_i_5_n_0 : STD_LOGIC;
  signal PCSel_reg_i_5_n_1 : STD_LOGIC;
  signal PCSel_reg_i_5_n_2 : STD_LOGIC;
  signal PCSel_reg_i_5_n_3 : STD_LOGIC;
  signal PCSel_reg_i_9_n_0 : STD_LOGIC;
  signal PCSel_reg_i_9_n_1 : STD_LOGIC;
  signal PCSel_reg_i_9_n_2 : STD_LOGIC;
  signal PCSel_reg_i_9_n_3 : STD_LOGIC;
  signal \alu_result0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \alu_result0_carry__6_i_7_n_0\ : STD_LOGIC;
  signal alu_result0_carry_i_5_n_0 : STD_LOGIC;
  signal alu_result0_carry_i_6_n_0 : STD_LOGIC;
  signal alu_result0_carry_i_7_n_0 : STD_LOGIC;
  signal alu_result0_carry_i_8_n_0 : STD_LOGIC;
  signal NLW_PCSel_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PCSel_reg_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PCSel_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_PCSel_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PCSel_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_PCSel_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PCSel_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PCSel_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ALU_Unit: entity work.design_1_Risc_32_bit_fpga_0_0_ALU
     port map (
      ALU_DataA(30 downto 0) => ALU_DataA(30 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      O(1 downto 0) => O(1 downto 0),
      S(3) => alu_result0_carry_i_5_n_0,
      S(2) => alu_result0_carry_i_6_n_0,
      S(1) => alu_result0_carry_i_7_n_0,
      S(0) => alu_result0_carry_i_8_n_0,
      \ex_ALUSel_reg[0]\(0) => \ex_ALUSel_reg[0]\(0),
      ex_ASel_reg(3) => \alu_result0_carry__0_i_5_n_0\,
      ex_ASel_reg(2) => \alu_result0_carry__0_i_6_n_0\,
      ex_ASel_reg(1) => \alu_result0_carry__0_i_7_n_0\,
      ex_ASel_reg(0) => \alu_result0_carry__0_i_8_n_0\,
      ex_ASel_reg_0(3) => \alu_result0_carry__1_i_5_n_0\,
      ex_ASel_reg_0(2) => \alu_result0_carry__1_i_6_n_0\,
      ex_ASel_reg_0(1) => \alu_result0_carry__1_i_7_n_0\,
      ex_ASel_reg_0(0) => \alu_result0_carry__1_i_8_n_0\,
      ex_ASel_reg_1(3) => \alu_result0_carry__2_i_5_n_0\,
      ex_ASel_reg_1(2) => \alu_result0_carry__2_i_6_n_0\,
      ex_ASel_reg_1(1) => \alu_result0_carry__2_i_7_n_0\,
      ex_ASel_reg_1(0) => \alu_result0_carry__2_i_8_n_0\,
      ex_ASel_reg_2(3) => \alu_result0_carry__3_i_5_n_0\,
      ex_ASel_reg_2(2) => \alu_result0_carry__3_i_6_n_0\,
      ex_ASel_reg_2(1) => \alu_result0_carry__3_i_7_n_0\,
      ex_ASel_reg_2(0) => \alu_result0_carry__3_i_8_n_0\,
      ex_ASel_reg_3(3) => \alu_result0_carry__4_i_5_n_0\,
      ex_ASel_reg_3(2) => \alu_result0_carry__4_i_6_n_0\,
      ex_ASel_reg_3(1) => \alu_result0_carry__4_i_7_n_0\,
      ex_ASel_reg_3(0) => \alu_result0_carry__4_i_8_n_0\,
      ex_ASel_reg_4(3) => \alu_result0_carry__5_i_5_n_0\,
      ex_ASel_reg_4(2) => \alu_result0_carry__5_i_6_n_0\,
      ex_ASel_reg_4(1) => \alu_result0_carry__5_i_7_n_0\,
      ex_ASel_reg_4(0) => \alu_result0_carry__5_i_8_n_0\,
      ex_ASel_reg_5(3) => ex_ASel_reg(0),
      ex_ASel_reg_5(2) => \alu_result0_carry__6_i_5_n_0\,
      ex_ASel_reg_5(1) => \alu_result0_carry__6_i_6_n_0\,
      ex_ASel_reg_5(0) => \alu_result0_carry__6_i_7_n_0\,
      \ex_DataB_reg[14]\(3 downto 0) => \ex_DataB_reg[14]\(3 downto 0),
      \ex_DataB_reg[14]_0\(3 downto 0) => \ex_DataB_reg[14]_0\(3 downto 0),
      \ex_DataB_reg[14]_1\(3 downto 0) => \ex_DataB_reg[14]_1\(3 downto 0),
      \ex_DataB_reg[14]_2\(3 downto 0) => \ex_DataB_reg[14]_2\(3 downto 0),
      \ex_DataB_reg[6]\(3 downto 0) => \ex_DataB_reg[6]\(3 downto 0),
      \ex_DataB_reg[6]_0\(3 downto 0) => \ex_DataB_reg[6]_0\(3 downto 0),
      \ex_DataB_reg[6]_1\(3 downto 0) => \ex_DataB_reg[6]_1\(3 downto 0),
      \ex_inst_reg[31]\(3 downto 0) => \ex_inst_reg[31]\(3 downto 0),
      \ex_inst_reg[31]_0\(3 downto 0) => \ex_inst_reg[31]_0\(3 downto 0),
      \ex_inst_reg[31]_1\(3 downto 0) => \ex_inst_reg[31]_1\(3 downto 0),
      \ex_inst_reg[31]_2\(3 downto 0) => \ex_inst_reg[31]_2\(3 downto 0),
      \ex_inst_reg[31]_3\(3 downto 0) => \ex_inst_reg[31]_3\(3 downto 0),
      \ex_inst_reg[31]_4\(3 downto 0) => \ex_inst_reg[31]_4\(3 downto 0),
      \ex_inst_reg[31]_5\(3 downto 0) => \ex_inst_reg[31]_5\(3 downto 0),
      \ex_inst_reg[31]_6\(3 downto 0) => \ex_inst_reg[31]_6\(3 downto 0),
      \ex_pc_reg[11]\(3 downto 0) => \ex_pc_reg[11]\(3 downto 0),
      \ex_pc_reg[15]\(3 downto 0) => \ex_pc_reg[15]\(3 downto 0),
      \ex_pc_reg[19]\(3 downto 0) => \ex_pc_reg[19]\(3 downto 0),
      \ex_pc_reg[23]\(3 downto 0) => \ex_pc_reg[23]\(3 downto 0),
      \ex_pc_reg[27]\(3 downto 0) => \ex_pc_reg[27]\(3 downto 0),
      \ex_pc_reg[31]\(3 downto 0) => \ex_pc_reg[31]\(3 downto 0),
      \ex_pc_reg[3]\(3 downto 0) => \ex_pc_reg[3]\(3 downto 0),
      \ex_pc_reg[7]\(3 downto 0) => \ex_pc_reg[7]\(3 downto 0),
      \mem_ALU_out_reg[0]\(0) => \mem_ALU_out_reg[0]\(0),
      \mem_ALU_out_reg[0]_0\(0) => \mem_ALU_out_reg[0]_0\(0),
      \mem_ALU_out_reg[10]\ => \mem_ALU_out_reg[10]\,
      \mem_ALU_out_reg[11]\ => \mem_ALU_out_reg[11]\,
      \mem_ALU_out_reg[12]\ => \mem_ALU_out_reg[12]\,
      \mem_ALU_out_reg[13]\ => \mem_ALU_out_reg[13]\,
      \mem_ALU_out_reg[14]\ => \mem_ALU_out_reg[14]\,
      \mem_ALU_out_reg[15]\ => \mem_ALU_out_reg[15]\,
      \mem_ALU_out_reg[16]\ => \mem_ALU_out_reg[16]\,
      \mem_ALU_out_reg[17]\ => \mem_ALU_out_reg[17]\,
      \mem_ALU_out_reg[18]\ => \mem_ALU_out_reg[18]\,
      \mem_ALU_out_reg[19]\ => \mem_ALU_out_reg[19]\,
      \mem_ALU_out_reg[1]\(1 downto 0) => \mem_ALU_out_reg[1]\(1 downto 0),
      \mem_ALU_out_reg[20]\ => \mem_ALU_out_reg[20]\,
      \mem_ALU_out_reg[21]\ => \mem_ALU_out_reg[21]\,
      \mem_ALU_out_reg[22]\ => \mem_ALU_out_reg[22]\,
      \mem_ALU_out_reg[23]\ => \mem_ALU_out_reg[23]\,
      \mem_ALU_out_reg[24]\ => \mem_ALU_out_reg[24]\,
      \mem_ALU_out_reg[25]\ => \mem_ALU_out_reg[25]\,
      \mem_ALU_out_reg[26]\ => \mem_ALU_out_reg[26]\,
      \mem_ALU_out_reg[27]\ => \mem_ALU_out_reg[27]\,
      \mem_ALU_out_reg[28]\ => \mem_ALU_out_reg[28]\,
      \mem_ALU_out_reg[29]\ => \mem_ALU_out_reg[29]\,
      \mem_ALU_out_reg[2]\ => \mem_ALU_out_reg[2]\,
      \mem_ALU_out_reg[30]\ => \mem_ALU_out_reg[30]\,
      \mem_ALU_out_reg[31]\ => \mem_ALU_out_reg[31]\,
      \mem_ALU_out_reg[3]\ => \mem_ALU_out_reg[3]\,
      \mem_ALU_out_reg[4]\ => \mem_ALU_out_reg[4]\,
      \mem_ALU_out_reg[5]\ => \mem_ALU_out_reg[5]\,
      \mem_ALU_out_reg[6]\ => \mem_ALU_out_reg[6]\,
      \mem_ALU_out_reg[7]\ => \mem_ALU_out_reg[7]\,
      \mem_ALU_out_reg[8]\ => \mem_ALU_out_reg[8]\,
      \mem_ALU_out_reg[9]\ => \mem_ALU_out_reg[9]\
    );
PCSel_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PCSel_reg_i_13_n_0,
      CO(2) => PCSel_reg_i_13_n_1,
      CO(1) => PCSel_reg_i_13_n_2,
      CO(0) => PCSel_reg_i_13_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PCSel_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ex_DataA_reg[9]\(3 downto 0)
    );
PCSel_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PCSel_reg_i_18_n_0,
      CO(2) => PCSel_reg_i_18_n_1,
      CO(1) => PCSel_reg_i_18_n_2,
      CO(0) => PCSel_reg_i_18_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PCSel_reg_i_18_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
PCSel_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => PCSel_reg_i_5_n_0,
      CO(3) => NLW_PCSel_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => \pc_curr_reg[3]\(0),
      CO(1) => PCSel_reg_i_3_n_2,
      CO(0) => PCSel_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PCSel_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \ex_DataA_reg[30]_0\(2 downto 0)
    );
PCSel_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => PCSel_reg_i_9_n_0,
      CO(3) => NLW_PCSel_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => CO(0),
      CO(1) => PCSel_reg_i_4_n_2,
      CO(0) => PCSel_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PCSel_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \ex_DataA_reg[30]\(2 downto 0)
    );
PCSel_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => PCSel_reg_i_13_n_0,
      CO(3) => PCSel_reg_i_5_n_0,
      CO(2) => PCSel_reg_i_5_n_1,
      CO(1) => PCSel_reg_i_5_n_2,
      CO(0) => PCSel_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PCSel_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ex_DataA_reg[21]_0\(3 downto 0)
    );
PCSel_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => PCSel_reg_i_18_n_0,
      CO(3) => PCSel_reg_i_9_n_0,
      CO(2) => PCSel_reg_i_9_n_1,
      CO(1) => PCSel_reg_i_9_n_2,
      CO(0) => PCSel_reg_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PCSel_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ex_DataA_reg[21]\(3 downto 0)
    );
\alu_result0__187_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(12),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(12),
      I4 => \ex_pc_reg[30]\(12),
      I5 => ALU_DataB(13),
      O => \mem_ALU_out_reg[0]_2\
    );
\alu_result0__187_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(10),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(10),
      I4 => \ex_pc_reg[30]\(10),
      I5 => ALU_DataB(11),
      O => \mem_ALU_out_reg[0]_1\
    );
\alu_result0__187_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(14),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(14),
      I4 => \ex_pc_reg[30]\(14),
      I5 => ALU_DataB(15),
      O => \mem_ALU_out_reg[0]_3\
    );
\alu_result0__187_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(16),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(16),
      I4 => \ex_pc_reg[30]\(16),
      I5 => ALU_DataB(17),
      O => \mem_ALU_out_reg[0]_4\
    );
\alu_result0__187_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(18),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(18),
      I4 => \ex_pc_reg[30]\(18),
      I5 => ALU_DataB(19),
      O => \mem_ALU_out_reg[0]_5\
    );
\alu_result0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(6),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(6),
      I4 => \ex_pc_reg[30]\(6),
      I5 => ALU_DataB(7),
      O => \alu_result0_carry__0_i_5_n_0\
    );
\alu_result0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(5),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(5),
      I4 => \ex_pc_reg[30]\(5),
      I5 => ALU_DataB(6),
      O => \alu_result0_carry__0_i_6_n_0\
    );
\alu_result0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(4),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(4),
      I4 => \ex_pc_reg[30]\(4),
      I5 => ALU_DataB(5),
      O => \alu_result0_carry__0_i_7_n_0\
    );
\alu_result0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(3),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(3),
      I4 => \ex_pc_reg[30]\(3),
      I5 => ALU_DataB(4),
      O => \alu_result0_carry__0_i_8_n_0\
    );
\alu_result0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(10),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(10),
      I4 => \ex_pc_reg[30]\(10),
      I5 => ALU_DataB(11),
      O => \alu_result0_carry__1_i_5_n_0\
    );
\alu_result0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(9),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(9),
      I4 => \ex_pc_reg[30]\(9),
      I5 => ALU_DataB(10),
      O => \alu_result0_carry__1_i_6_n_0\
    );
\alu_result0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(8),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(8),
      I4 => \ex_pc_reg[30]\(8),
      I5 => ALU_DataB(9),
      O => \alu_result0_carry__1_i_7_n_0\
    );
\alu_result0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(7),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(7),
      I4 => \ex_pc_reg[30]\(7),
      I5 => ALU_DataB(8),
      O => \alu_result0_carry__1_i_8_n_0\
    );
\alu_result0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(14),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(14),
      I4 => \ex_pc_reg[30]\(14),
      I5 => ALU_DataB(15),
      O => \alu_result0_carry__2_i_5_n_0\
    );
\alu_result0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(13),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(13),
      I4 => \ex_pc_reg[30]\(13),
      I5 => ALU_DataB(14),
      O => \alu_result0_carry__2_i_6_n_0\
    );
\alu_result0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(12),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(12),
      I4 => \ex_pc_reg[30]\(12),
      I5 => ALU_DataB(13),
      O => \alu_result0_carry__2_i_7_n_0\
    );
\alu_result0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(11),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(11),
      I4 => \ex_pc_reg[30]\(11),
      I5 => ALU_DataB(12),
      O => \alu_result0_carry__2_i_8_n_0\
    );
\alu_result0_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(18),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(18),
      I4 => \ex_pc_reg[30]\(18),
      I5 => ALU_DataB(19),
      O => \alu_result0_carry__3_i_5_n_0\
    );
\alu_result0_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(17),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(17),
      I4 => \ex_pc_reg[30]\(17),
      I5 => ALU_DataB(18),
      O => \alu_result0_carry__3_i_6_n_0\
    );
\alu_result0_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(16),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(16),
      I4 => \ex_pc_reg[30]\(16),
      I5 => ALU_DataB(17),
      O => \alu_result0_carry__3_i_7_n_0\
    );
\alu_result0_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(15),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(15),
      I4 => \ex_pc_reg[30]\(15),
      I5 => ALU_DataB(16),
      O => \alu_result0_carry__3_i_8_n_0\
    );
\alu_result0_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(22),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(22),
      I4 => \ex_pc_reg[30]\(22),
      I5 => ALU_DataB(23),
      O => \alu_result0_carry__4_i_5_n_0\
    );
\alu_result0_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(21),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(21),
      I4 => \ex_pc_reg[30]\(21),
      I5 => ALU_DataB(22),
      O => \alu_result0_carry__4_i_6_n_0\
    );
\alu_result0_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(20),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(20),
      I4 => \ex_pc_reg[30]\(20),
      I5 => ALU_DataB(21),
      O => \alu_result0_carry__4_i_7_n_0\
    );
\alu_result0_carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(19),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(19),
      I4 => \ex_pc_reg[30]\(19),
      I5 => ALU_DataB(20),
      O => \alu_result0_carry__4_i_8_n_0\
    );
\alu_result0_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(26),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(26),
      I4 => \ex_pc_reg[30]\(26),
      I5 => ALU_DataB(27),
      O => \alu_result0_carry__5_i_5_n_0\
    );
\alu_result0_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(25),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(25),
      I4 => \ex_pc_reg[30]\(25),
      I5 => ALU_DataB(26),
      O => \alu_result0_carry__5_i_6_n_0\
    );
\alu_result0_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(24),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(24),
      I4 => \ex_pc_reg[30]\(24),
      I5 => ALU_DataB(25),
      O => \alu_result0_carry__5_i_7_n_0\
    );
\alu_result0_carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(23),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(23),
      I4 => \ex_pc_reg[30]\(23),
      I5 => ALU_DataB(24),
      O => \alu_result0_carry__5_i_8_n_0\
    );
\alu_result0_carry__6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(29),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(29),
      I4 => \ex_pc_reg[30]\(29),
      I5 => ALU_DataB(30),
      O => \alu_result0_carry__6_i_5_n_0\
    );
\alu_result0_carry__6_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(28),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(28),
      I4 => \ex_pc_reg[30]\(28),
      I5 => ALU_DataB(29),
      O => \alu_result0_carry__6_i_6_n_0\
    );
\alu_result0_carry__6_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(27),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(27),
      I4 => \ex_pc_reg[30]\(27),
      I5 => ALU_DataB(28),
      O => \alu_result0_carry__6_i_7_n_0\
    );
alu_result0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(2),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(2),
      I4 => \ex_pc_reg[30]\(2),
      I5 => ALU_DataB(3),
      O => alu_result0_carry_i_5_n_0
    );
alu_result0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(1),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(1),
      I4 => \ex_pc_reg[30]\(1),
      I5 => ALU_DataB(2),
      O => alu_result0_carry_i_6_n_0
    );
alu_result0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BABFEFEA4540"
    )
        port map (
      I0 => ex_ASel,
      I1 => Q(0),
      I2 => ForwardASel(0),
      I3 => \ex_DataA_reg[30]_1\(0),
      I4 => \ex_pc_reg[30]\(0),
      I5 => ALU_DataB(1),
      O => alu_result0_carry_i_7_n_0
    );
alu_result0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ALU_DataA(0),
      I1 => ALU_DataB(0),
      O => alu_result0_carry_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_State_IF_fpga is
  port (
    pc_curr_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PCWrite : in STD_LOGIC;
    \ex_ALUSel_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \ex_ALUSel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ex_ALUSel_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_State_IF_fpga : entity is "State_IF_fpga";
end design_1_Risc_32_bit_fpga_0_0_State_IF_fpga;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_State_IF_fpga is
begin
Reg_PC_i: entity work.design_1_Risc_32_bit_fpga_0_0_Reg_PC
     port map (
      PCWrite => PCWrite,
      clk => clk,
      \ex_ALUSel_reg[3]\(3 downto 0) => \ex_ALUSel_reg[3]\(3 downto 0),
      \ex_ALUSel_reg[3]_0\(3 downto 0) => \ex_ALUSel_reg[3]_0\(3 downto 0),
      \ex_ALUSel_reg[3]_1\(3 downto 0) => \ex_ALUSel_reg[3]_1\(3 downto 0),
      \ex_ALUSel_reg[3]_2\(3 downto 0) => \ex_ALUSel_reg[3]_2\(3 downto 0),
      \ex_ALUSel_reg[3]_3\(3 downto 0) => \ex_ALUSel_reg[3]_3\(3 downto 0),
      \ex_ALUSel_reg[3]_4\(3 downto 0) => \ex_ALUSel_reg[3]_4\(3 downto 0),
      \ex_ALUSel_reg[3]_5\(3 downto 0) => \ex_ALUSel_reg[3]_5\(3 downto 0),
      \ex_ALUSel_reg[3]_6\(3 downto 0) => \ex_ALUSel_reg[3]_6\(3 downto 0),
      p_0_in => p_0_in,
      pc_curr_reg(31 downto 0) => pc_curr_reg(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0_Risc_32_bit_fpga is
  port (
    ex_ForwardDataB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_ALU_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_MemRW : out STD_LOGIC;
    pc_next : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst_n : in STD_LOGIC;
    clk : in STD_LOGIC;
    if_inst : in STD_LOGIC_VECTOR ( 31 downto 0 );
    if_pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DataB_out : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Risc_32_bit_fpga_0_0_Risc_32_bit_fpga : entity is "Risc_32_bit_fpga";
end design_1_Risc_32_bit_fpga_0_0_Risc_32_bit_fpga;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0_Risc_32_bit_fpga is
  signal ALU_DataA : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ALU_DataB : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ALU_Unit/data0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ALU_Unit/data1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ALU_Unit/data3\ : STD_LOGIC;
  signal \ALU_Unit/data4\ : STD_LOGIC;
  signal Control_Unit_i_n_11 : STD_LOGIC;
  signal Control_Unit_i_n_12 : STD_LOGIC;
  signal Control_Unit_i_n_48 : STD_LOGIC;
  signal Control_Unit_i_n_49 : STD_LOGIC;
  signal Control_Unit_i_n_50 : STD_LOGIC;
  signal Control_Unit_i_n_51 : STD_LOGIC;
  signal Execute_Unit_i_n_0 : STD_LOGIC;
  signal Execute_Unit_i_n_1 : STD_LOGIC;
  signal Execute_Unit_i_n_10 : STD_LOGIC;
  signal Execute_Unit_i_n_11 : STD_LOGIC;
  signal Execute_Unit_i_n_12 : STD_LOGIC;
  signal Execute_Unit_i_n_13 : STD_LOGIC;
  signal Execute_Unit_i_n_14 : STD_LOGIC;
  signal Execute_Unit_i_n_15 : STD_LOGIC;
  signal Execute_Unit_i_n_16 : STD_LOGIC;
  signal Execute_Unit_i_n_17 : STD_LOGIC;
  signal Execute_Unit_i_n_18 : STD_LOGIC;
  signal Execute_Unit_i_n_19 : STD_LOGIC;
  signal Execute_Unit_i_n_20 : STD_LOGIC;
  signal Execute_Unit_i_n_21 : STD_LOGIC;
  signal Execute_Unit_i_n_22 : STD_LOGIC;
  signal Execute_Unit_i_n_23 : STD_LOGIC;
  signal Execute_Unit_i_n_24 : STD_LOGIC;
  signal Execute_Unit_i_n_25 : STD_LOGIC;
  signal Execute_Unit_i_n_26 : STD_LOGIC;
  signal Execute_Unit_i_n_27 : STD_LOGIC;
  signal Execute_Unit_i_n_28 : STD_LOGIC;
  signal Execute_Unit_i_n_29 : STD_LOGIC;
  signal Execute_Unit_i_n_30 : STD_LOGIC;
  signal Execute_Unit_i_n_31 : STD_LOGIC;
  signal Execute_Unit_i_n_32 : STD_LOGIC;
  signal Execute_Unit_i_n_33 : STD_LOGIC;
  signal Execute_Unit_i_n_34 : STD_LOGIC;
  signal Execute_Unit_i_n_35 : STD_LOGIC;
  signal Execute_Unit_i_n_36 : STD_LOGIC;
  signal Execute_Unit_i_n_37 : STD_LOGIC;
  signal Execute_Unit_i_n_38 : STD_LOGIC;
  signal Execute_Unit_i_n_39 : STD_LOGIC;
  signal Execute_Unit_i_n_40 : STD_LOGIC;
  signal Execute_Unit_i_n_41 : STD_LOGIC;
  signal Execute_Unit_i_n_42 : STD_LOGIC;
  signal Execute_Unit_i_n_8 : STD_LOGIC;
  signal Execute_Unit_i_n_9 : STD_LOGIC;
  signal ForwardASel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ForwardBSel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ImmGen_i_n_1 : STD_LOGIC;
  signal PCWrite : STD_LOGIC;
  signal Reg_ID_EX_n_13 : STD_LOGIC;
  signal Reg_ID_EX_n_14 : STD_LOGIC;
  signal Reg_ID_EX_n_15 : STD_LOGIC;
  signal Reg_ID_EX_n_158 : STD_LOGIC;
  signal Reg_ID_EX_n_159 : STD_LOGIC;
  signal Reg_ID_EX_n_16 : STD_LOGIC;
  signal Reg_ID_EX_n_160 : STD_LOGIC;
  signal Reg_ID_EX_n_161 : STD_LOGIC;
  signal Reg_ID_EX_n_162 : STD_LOGIC;
  signal Reg_ID_EX_n_163 : STD_LOGIC;
  signal Reg_ID_EX_n_164 : STD_LOGIC;
  signal Reg_ID_EX_n_165 : STD_LOGIC;
  signal Reg_ID_EX_n_166 : STD_LOGIC;
  signal Reg_ID_EX_n_167 : STD_LOGIC;
  signal Reg_ID_EX_n_168 : STD_LOGIC;
  signal Reg_ID_EX_n_169 : STD_LOGIC;
  signal Reg_ID_EX_n_170 : STD_LOGIC;
  signal Reg_ID_EX_n_171 : STD_LOGIC;
  signal Reg_ID_EX_n_172 : STD_LOGIC;
  signal Reg_ID_EX_n_173 : STD_LOGIC;
  signal Reg_ID_EX_n_174 : STD_LOGIC;
  signal Reg_ID_EX_n_175 : STD_LOGIC;
  signal Reg_ID_EX_n_176 : STD_LOGIC;
  signal Reg_ID_EX_n_177 : STD_LOGIC;
  signal Reg_ID_EX_n_178 : STD_LOGIC;
  signal Reg_ID_EX_n_179 : STD_LOGIC;
  signal Reg_ID_EX_n_180 : STD_LOGIC;
  signal Reg_ID_EX_n_181 : STD_LOGIC;
  signal Reg_ID_EX_n_182 : STD_LOGIC;
  signal Reg_ID_EX_n_183 : STD_LOGIC;
  signal Reg_ID_EX_n_184 : STD_LOGIC;
  signal Reg_ID_EX_n_185 : STD_LOGIC;
  signal Reg_ID_EX_n_189 : STD_LOGIC;
  signal Reg_ID_EX_n_190 : STD_LOGIC;
  signal Reg_ID_EX_n_191 : STD_LOGIC;
  signal Reg_ID_EX_n_192 : STD_LOGIC;
  signal Reg_ID_EX_n_193 : STD_LOGIC;
  signal Reg_ID_EX_n_194 : STD_LOGIC;
  signal Reg_ID_EX_n_195 : STD_LOGIC;
  signal Reg_ID_EX_n_196 : STD_LOGIC;
  signal Reg_ID_EX_n_197 : STD_LOGIC;
  signal Reg_ID_EX_n_198 : STD_LOGIC;
  signal Reg_ID_EX_n_199 : STD_LOGIC;
  signal Reg_ID_EX_n_200 : STD_LOGIC;
  signal Reg_ID_EX_n_201 : STD_LOGIC;
  signal Reg_ID_EX_n_202 : STD_LOGIC;
  signal Reg_ID_EX_n_203 : STD_LOGIC;
  signal Reg_ID_EX_n_204 : STD_LOGIC;
  signal Reg_ID_EX_n_239 : STD_LOGIC;
  signal Reg_ID_EX_n_240 : STD_LOGIC;
  signal Reg_ID_EX_n_241 : STD_LOGIC;
  signal Reg_ID_EX_n_242 : STD_LOGIC;
  signal Reg_ID_EX_n_243 : STD_LOGIC;
  signal Reg_ID_EX_n_244 : STD_LOGIC;
  signal Reg_ID_EX_n_245 : STD_LOGIC;
  signal Reg_ID_EX_n_246 : STD_LOGIC;
  signal Reg_ID_EX_n_247 : STD_LOGIC;
  signal Reg_ID_EX_n_248 : STD_LOGIC;
  signal Reg_ID_EX_n_249 : STD_LOGIC;
  signal Reg_ID_EX_n_250 : STD_LOGIC;
  signal Reg_ID_EX_n_251 : STD_LOGIC;
  signal Reg_ID_EX_n_252 : STD_LOGIC;
  signal Reg_ID_EX_n_253 : STD_LOGIC;
  signal Reg_ID_EX_n_254 : STD_LOGIC;
  signal Reg_ID_EX_n_255 : STD_LOGIC;
  signal Reg_ID_EX_n_256 : STD_LOGIC;
  signal Reg_ID_EX_n_257 : STD_LOGIC;
  signal Reg_ID_EX_n_258 : STD_LOGIC;
  signal Reg_ID_EX_n_259 : STD_LOGIC;
  signal Reg_ID_EX_n_260 : STD_LOGIC;
  signal Reg_ID_EX_n_261 : STD_LOGIC;
  signal Reg_ID_EX_n_262 : STD_LOGIC;
  signal Reg_ID_EX_n_263 : STD_LOGIC;
  signal Reg_ID_EX_n_264 : STD_LOGIC;
  signal Reg_ID_EX_n_265 : STD_LOGIC;
  signal Reg_ID_EX_n_266 : STD_LOGIC;
  signal Reg_ID_EX_n_267 : STD_LOGIC;
  signal Reg_ID_EX_n_268 : STD_LOGIC;
  signal Reg_ID_EX_n_269 : STD_LOGIC;
  signal Reg_ID_EX_n_270 : STD_LOGIC;
  signal Reg_ID_EX_n_303 : STD_LOGIC;
  signal Reg_ID_EX_n_304 : STD_LOGIC;
  signal Reg_ID_EX_n_305 : STD_LOGIC;
  signal Reg_ID_EX_n_306 : STD_LOGIC;
  signal Reg_ID_EX_n_307 : STD_LOGIC;
  signal Reg_ID_EX_n_308 : STD_LOGIC;
  signal Reg_ID_EX_n_309 : STD_LOGIC;
  signal Reg_ID_EX_n_310 : STD_LOGIC;
  signal Reg_ID_EX_n_311 : STD_LOGIC;
  signal Reg_ID_EX_n_312 : STD_LOGIC;
  signal Reg_ID_EX_n_313 : STD_LOGIC;
  signal Reg_ID_EX_n_314 : STD_LOGIC;
  signal Reg_ID_EX_n_315 : STD_LOGIC;
  signal Reg_ID_EX_n_316 : STD_LOGIC;
  signal Reg_ID_EX_n_317 : STD_LOGIC;
  signal Reg_ID_EX_n_318 : STD_LOGIC;
  signal Reg_ID_EX_n_319 : STD_LOGIC;
  signal Reg_ID_EX_n_320 : STD_LOGIC;
  signal Reg_ID_EX_n_321 : STD_LOGIC;
  signal Reg_ID_EX_n_322 : STD_LOGIC;
  signal Reg_ID_EX_n_323 : STD_LOGIC;
  signal Reg_ID_EX_n_324 : STD_LOGIC;
  signal Reg_ID_EX_n_325 : STD_LOGIC;
  signal Reg_ID_EX_n_326 : STD_LOGIC;
  signal Reg_ID_EX_n_327 : STD_LOGIC;
  signal Reg_ID_EX_n_328 : STD_LOGIC;
  signal Reg_ID_EX_n_329 : STD_LOGIC;
  signal Reg_ID_EX_n_330 : STD_LOGIC;
  signal Reg_ID_EX_n_331 : STD_LOGIC;
  signal Reg_ID_EX_n_332 : STD_LOGIC;
  signal Reg_ID_EX_n_333 : STD_LOGIC;
  signal Reg_ID_EX_n_334 : STD_LOGIC;
  signal Reg_ID_EX_n_335 : STD_LOGIC;
  signal Reg_ID_EX_n_336 : STD_LOGIC;
  signal Reg_ID_EX_n_337 : STD_LOGIC;
  signal Reg_ID_EX_n_338 : STD_LOGIC;
  signal Reg_ID_EX_n_339 : STD_LOGIC;
  signal Reg_ID_EX_n_340 : STD_LOGIC;
  signal Reg_ID_EX_n_341 : STD_LOGIC;
  signal Reg_ID_EX_n_342 : STD_LOGIC;
  signal Reg_ID_EX_n_343 : STD_LOGIC;
  signal Reg_ID_EX_n_344 : STD_LOGIC;
  signal Reg_ID_EX_n_345 : STD_LOGIC;
  signal Reg_ID_EX_n_346 : STD_LOGIC;
  signal Reg_ID_EX_n_347 : STD_LOGIC;
  signal Reg_ID_EX_n_348 : STD_LOGIC;
  signal Reg_ID_EX_n_349 : STD_LOGIC;
  signal Reg_ID_EX_n_350 : STD_LOGIC;
  signal Reg_ID_EX_n_351 : STD_LOGIC;
  signal Reg_ID_EX_n_352 : STD_LOGIC;
  signal Reg_ID_EX_n_353 : STD_LOGIC;
  signal Reg_ID_EX_n_354 : STD_LOGIC;
  signal Reg_ID_EX_n_355 : STD_LOGIC;
  signal Reg_ID_EX_n_356 : STD_LOGIC;
  signal Reg_ID_EX_n_357 : STD_LOGIC;
  signal Reg_ID_EX_n_358 : STD_LOGIC;
  signal Reg_ID_EX_n_359 : STD_LOGIC;
  signal Reg_ID_EX_n_360 : STD_LOGIC;
  signal Reg_ID_EX_n_79 : STD_LOGIC;
  signal Reg_ID_EX_n_80 : STD_LOGIC;
  signal Reg_ID_EX_n_81 : STD_LOGIC;
  signal Reg_ID_EX_n_82 : STD_LOGIC;
  signal Reg_ID_EX_n_83 : STD_LOGIC;
  signal Reg_ID_EX_n_84 : STD_LOGIC;
  signal Reg_ID_EX_n_85 : STD_LOGIC;
  signal Reg_ID_EX_n_86 : STD_LOGIC;
  signal Reg_ID_EX_n_87 : STD_LOGIC;
  signal Reg_ID_EX_n_88 : STD_LOGIC;
  signal Reg_ID_EX_n_89 : STD_LOGIC;
  signal Reg_ID_EX_n_90 : STD_LOGIC;
  signal Reg_ID_EX_n_92 : STD_LOGIC;
  signal Reg_ID_EX_n_93 : STD_LOGIC;
  signal Reg_ID_EX_n_94 : STD_LOGIC;
  signal Reg_ID_EX_n_95 : STD_LOGIC;
  signal Reg_IF_ID_i_n_0 : STD_LOGIC;
  signal Reg_IF_ID_i_n_1 : STD_LOGIC;
  signal Reg_IF_ID_i_n_10 : STD_LOGIC;
  signal Reg_IF_ID_i_n_107 : STD_LOGIC;
  signal Reg_IF_ID_i_n_108 : STD_LOGIC;
  signal Reg_IF_ID_i_n_109 : STD_LOGIC;
  signal Reg_IF_ID_i_n_11 : STD_LOGIC;
  signal Reg_IF_ID_i_n_110 : STD_LOGIC;
  signal Reg_IF_ID_i_n_111 : STD_LOGIC;
  signal Reg_IF_ID_i_n_112 : STD_LOGIC;
  signal Reg_IF_ID_i_n_2 : STD_LOGIC;
  signal Reg_IF_ID_i_n_25 : STD_LOGIC;
  signal Reg_IF_ID_i_n_26 : STD_LOGIC;
  signal Reg_IF_ID_i_n_27 : STD_LOGIC;
  signal Reg_IF_ID_i_n_28 : STD_LOGIC;
  signal Reg_IF_ID_i_n_3 : STD_LOGIC;
  signal Reg_IF_ID_i_n_4 : STD_LOGIC;
  signal Reg_IF_ID_i_n_5 : STD_LOGIC;
  signal Reg_IF_ID_i_n_6 : STD_LOGIC;
  signal Reg_IF_ID_i_n_61 : STD_LOGIC;
  signal Reg_IF_ID_i_n_62 : STD_LOGIC;
  signal Reg_IF_ID_i_n_63 : STD_LOGIC;
  signal Reg_IF_ID_i_n_64 : STD_LOGIC;
  signal Reg_IF_ID_i_n_65 : STD_LOGIC;
  signal Reg_IF_ID_i_n_66 : STD_LOGIC;
  signal Reg_IF_ID_i_n_67 : STD_LOGIC;
  signal Reg_IF_ID_i_n_68 : STD_LOGIC;
  signal Reg_IF_ID_i_n_69 : STD_LOGIC;
  signal Reg_IF_ID_i_n_7 : STD_LOGIC;
  signal Reg_IF_ID_i_n_70 : STD_LOGIC;
  signal Reg_IF_ID_i_n_71 : STD_LOGIC;
  signal Reg_IF_ID_i_n_72 : STD_LOGIC;
  signal Reg_IF_ID_i_n_73 : STD_LOGIC;
  signal Reg_IF_ID_i_n_8 : STD_LOGIC;
  signal Reg_IF_ID_i_n_9 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_10 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_11 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_12 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_13 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_14 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_15 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_16 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_17 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_18 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_19 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_20 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_21 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_22 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_23 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_24 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_25 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_26 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_27 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_28 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_29 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_30 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_31 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_32 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_33 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_34 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_35 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_36 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_6 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_7 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_8 : STD_LOGIC;
  signal Reg_MEM_WB_i_n_9 : STD_LOGIC;
  signal \Reg_PC_i/pc_curr_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Register_Array_i_n_1 : STD_LOGIC;
  signal Register_Array_i_n_10 : STD_LOGIC;
  signal Register_Array_i_n_100 : STD_LOGIC;
  signal Register_Array_i_n_101 : STD_LOGIC;
  signal Register_Array_i_n_102 : STD_LOGIC;
  signal Register_Array_i_n_103 : STD_LOGIC;
  signal Register_Array_i_n_104 : STD_LOGIC;
  signal Register_Array_i_n_105 : STD_LOGIC;
  signal Register_Array_i_n_106 : STD_LOGIC;
  signal Register_Array_i_n_107 : STD_LOGIC;
  signal Register_Array_i_n_108 : STD_LOGIC;
  signal Register_Array_i_n_109 : STD_LOGIC;
  signal Register_Array_i_n_11 : STD_LOGIC;
  signal Register_Array_i_n_110 : STD_LOGIC;
  signal Register_Array_i_n_111 : STD_LOGIC;
  signal Register_Array_i_n_112 : STD_LOGIC;
  signal Register_Array_i_n_113 : STD_LOGIC;
  signal Register_Array_i_n_114 : STD_LOGIC;
  signal Register_Array_i_n_115 : STD_LOGIC;
  signal Register_Array_i_n_116 : STD_LOGIC;
  signal Register_Array_i_n_117 : STD_LOGIC;
  signal Register_Array_i_n_118 : STD_LOGIC;
  signal Register_Array_i_n_119 : STD_LOGIC;
  signal Register_Array_i_n_12 : STD_LOGIC;
  signal Register_Array_i_n_120 : STD_LOGIC;
  signal Register_Array_i_n_121 : STD_LOGIC;
  signal Register_Array_i_n_122 : STD_LOGIC;
  signal Register_Array_i_n_123 : STD_LOGIC;
  signal Register_Array_i_n_124 : STD_LOGIC;
  signal Register_Array_i_n_125 : STD_LOGIC;
  signal Register_Array_i_n_126 : STD_LOGIC;
  signal Register_Array_i_n_127 : STD_LOGIC;
  signal Register_Array_i_n_128 : STD_LOGIC;
  signal Register_Array_i_n_13 : STD_LOGIC;
  signal Register_Array_i_n_14 : STD_LOGIC;
  signal Register_Array_i_n_15 : STD_LOGIC;
  signal Register_Array_i_n_16 : STD_LOGIC;
  signal Register_Array_i_n_17 : STD_LOGIC;
  signal Register_Array_i_n_18 : STD_LOGIC;
  signal Register_Array_i_n_19 : STD_LOGIC;
  signal Register_Array_i_n_2 : STD_LOGIC;
  signal Register_Array_i_n_20 : STD_LOGIC;
  signal Register_Array_i_n_21 : STD_LOGIC;
  signal Register_Array_i_n_22 : STD_LOGIC;
  signal Register_Array_i_n_23 : STD_LOGIC;
  signal Register_Array_i_n_24 : STD_LOGIC;
  signal Register_Array_i_n_25 : STD_LOGIC;
  signal Register_Array_i_n_26 : STD_LOGIC;
  signal Register_Array_i_n_27 : STD_LOGIC;
  signal Register_Array_i_n_28 : STD_LOGIC;
  signal Register_Array_i_n_29 : STD_LOGIC;
  signal Register_Array_i_n_3 : STD_LOGIC;
  signal Register_Array_i_n_30 : STD_LOGIC;
  signal Register_Array_i_n_31 : STD_LOGIC;
  signal Register_Array_i_n_32 : STD_LOGIC;
  signal Register_Array_i_n_33 : STD_LOGIC;
  signal Register_Array_i_n_34 : STD_LOGIC;
  signal Register_Array_i_n_35 : STD_LOGIC;
  signal Register_Array_i_n_36 : STD_LOGIC;
  signal Register_Array_i_n_37 : STD_LOGIC;
  signal Register_Array_i_n_38 : STD_LOGIC;
  signal Register_Array_i_n_39 : STD_LOGIC;
  signal Register_Array_i_n_4 : STD_LOGIC;
  signal Register_Array_i_n_40 : STD_LOGIC;
  signal Register_Array_i_n_41 : STD_LOGIC;
  signal Register_Array_i_n_42 : STD_LOGIC;
  signal Register_Array_i_n_43 : STD_LOGIC;
  signal Register_Array_i_n_44 : STD_LOGIC;
  signal Register_Array_i_n_45 : STD_LOGIC;
  signal Register_Array_i_n_46 : STD_LOGIC;
  signal Register_Array_i_n_47 : STD_LOGIC;
  signal Register_Array_i_n_48 : STD_LOGIC;
  signal Register_Array_i_n_49 : STD_LOGIC;
  signal Register_Array_i_n_5 : STD_LOGIC;
  signal Register_Array_i_n_50 : STD_LOGIC;
  signal Register_Array_i_n_51 : STD_LOGIC;
  signal Register_Array_i_n_52 : STD_LOGIC;
  signal Register_Array_i_n_53 : STD_LOGIC;
  signal Register_Array_i_n_54 : STD_LOGIC;
  signal Register_Array_i_n_55 : STD_LOGIC;
  signal Register_Array_i_n_56 : STD_LOGIC;
  signal Register_Array_i_n_57 : STD_LOGIC;
  signal Register_Array_i_n_58 : STD_LOGIC;
  signal Register_Array_i_n_59 : STD_LOGIC;
  signal Register_Array_i_n_6 : STD_LOGIC;
  signal Register_Array_i_n_60 : STD_LOGIC;
  signal Register_Array_i_n_61 : STD_LOGIC;
  signal Register_Array_i_n_62 : STD_LOGIC;
  signal Register_Array_i_n_63 : STD_LOGIC;
  signal Register_Array_i_n_64 : STD_LOGIC;
  signal Register_Array_i_n_65 : STD_LOGIC;
  signal Register_Array_i_n_66 : STD_LOGIC;
  signal Register_Array_i_n_67 : STD_LOGIC;
  signal Register_Array_i_n_68 : STD_LOGIC;
  signal Register_Array_i_n_69 : STD_LOGIC;
  signal Register_Array_i_n_7 : STD_LOGIC;
  signal Register_Array_i_n_70 : STD_LOGIC;
  signal Register_Array_i_n_71 : STD_LOGIC;
  signal Register_Array_i_n_72 : STD_LOGIC;
  signal Register_Array_i_n_73 : STD_LOGIC;
  signal Register_Array_i_n_74 : STD_LOGIC;
  signal Register_Array_i_n_75 : STD_LOGIC;
  signal Register_Array_i_n_76 : STD_LOGIC;
  signal Register_Array_i_n_77 : STD_LOGIC;
  signal Register_Array_i_n_78 : STD_LOGIC;
  signal Register_Array_i_n_79 : STD_LOGIC;
  signal Register_Array_i_n_8 : STD_LOGIC;
  signal Register_Array_i_n_80 : STD_LOGIC;
  signal Register_Array_i_n_81 : STD_LOGIC;
  signal Register_Array_i_n_82 : STD_LOGIC;
  signal Register_Array_i_n_83 : STD_LOGIC;
  signal Register_Array_i_n_84 : STD_LOGIC;
  signal Register_Array_i_n_85 : STD_LOGIC;
  signal Register_Array_i_n_86 : STD_LOGIC;
  signal Register_Array_i_n_87 : STD_LOGIC;
  signal Register_Array_i_n_88 : STD_LOGIC;
  signal Register_Array_i_n_89 : STD_LOGIC;
  signal Register_Array_i_n_9 : STD_LOGIC;
  signal Register_Array_i_n_90 : STD_LOGIC;
  signal Register_Array_i_n_91 : STD_LOGIC;
  signal Register_Array_i_n_92 : STD_LOGIC;
  signal Register_Array_i_n_93 : STD_LOGIC;
  signal Register_Array_i_n_94 : STD_LOGIC;
  signal Register_Array_i_n_95 : STD_LOGIC;
  signal Register_Array_i_n_96 : STD_LOGIC;
  signal Register_Array_i_n_97 : STD_LOGIC;
  signal Register_Array_i_n_98 : STD_LOGIC;
  signal Register_Array_i_n_99 : STD_LOGIC;
  signal data30 : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 20 to 20 );
  signal ex_ALUSel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ex_ALU_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_ASel : STD_LOGIC;
  signal ex_BrUn : STD_LOGIC;
  signal ex_DataA : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal ex_DataB : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ex_forwarddatab\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_ImmSel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ex_MemRW : STD_LOGIC;
  signal ex_RegWEn : STD_LOGIC;
  signal ex_WBSel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ex_imm : STD_LOGIC_VECTOR ( 11 to 11 );
  signal ex_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ex_rs1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ex_rs2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal id_ALUSel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal id_ASel : STD_LOGIC;
  signal id_BSel : STD_LOGIC;
  signal id_BrUn : STD_LOGIC;
  signal id_DataA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal id_DataB : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal id_ImmSel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal id_MemRW : STD_LOGIC;
  signal id_PCSel : STD_LOGIC;
  signal id_RegWEn : STD_LOGIC;
  signal id_WBSel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal id_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal id_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal id_rs2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^mem_alu_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mem_memrw\ : STD_LOGIC;
  signal mem_RegWEn : STD_LOGIC;
  signal mem_WBSel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_pc_plus_1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \mem_pc_plus_1_carry__0_n_0\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__0_n_1\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__0_n_2\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__0_n_3\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__1_n_0\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__1_n_1\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__1_n_2\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__1_n_3\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__2_n_0\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__2_n_1\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__2_n_2\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__2_n_3\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__3_n_0\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__3_n_1\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__3_n_2\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__3_n_3\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__4_n_0\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__4_n_1\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__4_n_2\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__4_n_3\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__5_n_0\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__5_n_1\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__5_n_2\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__5_n_3\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__6_n_2\ : STD_LOGIC;
  signal \mem_pc_plus_1_carry__6_n_3\ : STD_LOGIC;
  signal mem_pc_plus_1_carry_n_0 : STD_LOGIC;
  signal mem_pc_plus_1_carry_n_1 : STD_LOGIC;
  signal mem_pc_plus_1_carry_n_2 : STD_LOGIC;
  signal mem_pc_plus_1_carry_n_3 : STD_LOGIC;
  signal mem_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_31 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wb_RegWEn : STD_LOGIC;
  signal wb_WBData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_mem_pc_plus_1_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mem_pc_plus_1_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  ex_ForwardDataB(31 downto 0) <= \^ex_forwarddatab\(31 downto 0);
  mem_ALU_out(31 downto 0) <= \^mem_alu_out\(31 downto 0);
  mem_MemRW <= \^mem_memrw\;
Control_Unit_i: entity work.design_1_Risc_32_bit_fpga_0_0_Control_Unit
     port map (
      D(31 downto 0) => id_DataB(31 downto 0),
      E(0) => Reg_IF_ID_i_n_71,
      Q(7) => Reg_IF_ID_i_n_7,
      Q(6) => Reg_IF_ID_i_n_8,
      Q(5) => Reg_IF_ID_i_n_9,
      Q(4) => Reg_IF_ID_i_n_10,
      Q(3) => Reg_IF_ID_i_n_11,
      Q(2) => p_1_in(0),
      Q(1) => Reg_IF_ID_i_n_25,
      Q(0) => Reg_IF_ID_i_n_26,
      \ex_ALUSel_reg[3]\(3 downto 0) => id_ALUSel(3 downto 0),
      \ex_DataB_reg[10]\ => Control_Unit_i_n_50,
      \ex_DataB_reg[10]_0\ => Control_Unit_i_n_51,
      \ex_DataB_reg[31]\ => Control_Unit_i_n_11,
      \ex_DataB_reg[31]_0\ => Control_Unit_i_n_12,
      \ex_ImmSel_reg[2]\(2 downto 0) => id_ImmSel(2 downto 0),
      ex_MemRW => ex_MemRW,
      \ex_WBSel_reg[1]\(1 downto 0) => id_WBSel(1 downto 0),
      ex_rd(0) => ex_rd(0),
      \ex_rd_reg[1]\ => Reg_ID_EX_n_326,
      id_ASel => id_ASel,
      id_BSel => id_BSel,
      id_BrUn => id_BrUn,
      id_MemRW => id_MemRW,
      id_PCSel => id_PCSel,
      id_RegWEn => id_RegWEn,
      \id_inst_reg[14]\ => Reg_IF_ID_i_n_73,
      \id_inst_reg[14]_0\(3) => Reg_IF_ID_i_n_65,
      \id_inst_reg[14]_0\(2) => Reg_IF_ID_i_n_66,
      \id_inst_reg[14]_0\(1) => Reg_IF_ID_i_n_67,
      \id_inst_reg[14]_0\(0) => Reg_IF_ID_i_n_68,
      \id_inst_reg[23]\ => Register_Array_i_n_65,
      \id_inst_reg[23]_0\ => Register_Array_i_n_66,
      \id_inst_reg[23]_1\ => Register_Array_i_n_67,
      \id_inst_reg[23]_10\ => Register_Array_i_n_76,
      \id_inst_reg[23]_11\ => Register_Array_i_n_77,
      \id_inst_reg[23]_12\ => Register_Array_i_n_78,
      \id_inst_reg[23]_13\ => Register_Array_i_n_79,
      \id_inst_reg[23]_14\ => Register_Array_i_n_80,
      \id_inst_reg[23]_15\ => Register_Array_i_n_81,
      \id_inst_reg[23]_16\ => Register_Array_i_n_82,
      \id_inst_reg[23]_17\ => Register_Array_i_n_83,
      \id_inst_reg[23]_18\ => Register_Array_i_n_84,
      \id_inst_reg[23]_19\ => Register_Array_i_n_85,
      \id_inst_reg[23]_2\ => Register_Array_i_n_68,
      \id_inst_reg[23]_20\ => Register_Array_i_n_86,
      \id_inst_reg[23]_21\ => Register_Array_i_n_87,
      \id_inst_reg[23]_22\ => Register_Array_i_n_88,
      \id_inst_reg[23]_23\ => Register_Array_i_n_89,
      \id_inst_reg[23]_24\ => Register_Array_i_n_90,
      \id_inst_reg[23]_25\ => Register_Array_i_n_91,
      \id_inst_reg[23]_26\ => Register_Array_i_n_92,
      \id_inst_reg[23]_27\ => Register_Array_i_n_93,
      \id_inst_reg[23]_28\ => Register_Array_i_n_94,
      \id_inst_reg[23]_29\ => Register_Array_i_n_95,
      \id_inst_reg[23]_3\ => Register_Array_i_n_69,
      \id_inst_reg[23]_30\ => Register_Array_i_n_96,
      \id_inst_reg[23]_31\ => Register_Array_i_n_97,
      \id_inst_reg[23]_32\ => Register_Array_i_n_98,
      \id_inst_reg[23]_33\ => Register_Array_i_n_99,
      \id_inst_reg[23]_34\ => Register_Array_i_n_100,
      \id_inst_reg[23]_35\ => Register_Array_i_n_101,
      \id_inst_reg[23]_36\ => Register_Array_i_n_102,
      \id_inst_reg[23]_37\ => Register_Array_i_n_103,
      \id_inst_reg[23]_38\ => Register_Array_i_n_104,
      \id_inst_reg[23]_39\ => Register_Array_i_n_105,
      \id_inst_reg[23]_4\ => Register_Array_i_n_70,
      \id_inst_reg[23]_40\ => Register_Array_i_n_106,
      \id_inst_reg[23]_41\ => Register_Array_i_n_107,
      \id_inst_reg[23]_42\ => Register_Array_i_n_108,
      \id_inst_reg[23]_43\ => Register_Array_i_n_109,
      \id_inst_reg[23]_44\ => Register_Array_i_n_110,
      \id_inst_reg[23]_45\ => Register_Array_i_n_111,
      \id_inst_reg[23]_46\ => Register_Array_i_n_112,
      \id_inst_reg[23]_47\ => Register_Array_i_n_113,
      \id_inst_reg[23]_48\ => Register_Array_i_n_114,
      \id_inst_reg[23]_49\ => Register_Array_i_n_115,
      \id_inst_reg[23]_5\ => Register_Array_i_n_71,
      \id_inst_reg[23]_50\ => Register_Array_i_n_116,
      \id_inst_reg[23]_51\ => Register_Array_i_n_117,
      \id_inst_reg[23]_52\ => Register_Array_i_n_118,
      \id_inst_reg[23]_53\ => Register_Array_i_n_119,
      \id_inst_reg[23]_54\ => Register_Array_i_n_120,
      \id_inst_reg[23]_55\ => Register_Array_i_n_121,
      \id_inst_reg[23]_56\ => Register_Array_i_n_122,
      \id_inst_reg[23]_57\ => Register_Array_i_n_123,
      \id_inst_reg[23]_58\ => Register_Array_i_n_124,
      \id_inst_reg[23]_59\ => Register_Array_i_n_125,
      \id_inst_reg[23]_6\ => Register_Array_i_n_72,
      \id_inst_reg[23]_60\ => Register_Array_i_n_126,
      \id_inst_reg[23]_61\ => Register_Array_i_n_127,
      \id_inst_reg[23]_62\ => Register_Array_i_n_128,
      \id_inst_reg[23]_63\ => Reg_IF_ID_i_n_108,
      \id_inst_reg[23]_7\ => Register_Array_i_n_73,
      \id_inst_reg[23]_8\ => Register_Array_i_n_74,
      \id_inst_reg[23]_9\ => Register_Array_i_n_75,
      \id_inst_reg[2]\(2) => Reg_IF_ID_i_n_62,
      \id_inst_reg[2]\(1) => Reg_IF_ID_i_n_63,
      \id_inst_reg[2]\(0) => Reg_IF_ID_i_n_64,
      \id_inst_reg[3]\ => Reg_IF_ID_i_n_110,
      \id_inst_reg[4]\ => Reg_IF_ID_i_n_69,
      \id_inst_reg[4]_0\(0) => Reg_IF_ID_i_n_72,
      \id_inst_reg[5]\ => Reg_IF_ID_i_n_107,
      \id_inst_reg[5]_0\(0) => Reg_IF_ID_i_n_70,
      \id_inst_reg[6]\ => Reg_IF_ID_i_n_61,
      \id_inst_reg[6]_0\ => Reg_IF_ID_i_n_109,
      id_rs2(4 downto 0) => id_rs2(4 downto 0),
      \pc_curr_reg[0]\ => Control_Unit_i_n_48,
      \pc_curr_reg[0]_0\ => Control_Unit_i_n_49,
      rst_n => rst_n,
      wb_RegWEn => wb_RegWEn,
      \wb_WBData_reg[31]\(31 downto 0) => wb_WBData(31 downto 0),
      \wb_rd_reg[4]\(4 downto 0) => wb_rd(4 downto 0)
    );
Execute_Unit_i: entity work.design_1_Risc_32_bit_fpga_0_0_Execute_Unit
     port map (
      ALU_DataA(30 downto 0) => ALU_DataA(30 downto 0),
      ALU_DataB(30 downto 0) => ALU_DataB(30 downto 0),
      CO(0) => Execute_Unit_i_n_0,
      DI(3) => Reg_ID_EX_n_314,
      DI(2) => Reg_ID_EX_n_315,
      DI(1) => Reg_ID_EX_n_316,
      DI(0) => Reg_ID_EX_n_317,
      ForwardASel(0) => ForwardASel(0),
      O(1 downto 0) => \ALU_Unit/data0\(1 downto 0),
      Q(29 downto 0) => wb_WBData(30 downto 1),
      S(3) => Reg_ID_EX_n_303,
      S(2) => Reg_ID_EX_n_304,
      S(1) => Reg_ID_EX_n_305,
      S(0) => Reg_ID_EX_n_306,
      \ex_ALUSel_reg[0]\(0) => ex_ALUSel(0),
      ex_ASel => ex_ASel,
      ex_ASel_reg(0) => Reg_ID_EX_n_270,
      \ex_DataA_reg[21]\(3) => Reg_ID_EX_n_307,
      \ex_DataA_reg[21]\(2) => Reg_ID_EX_n_308,
      \ex_DataA_reg[21]\(1) => Reg_ID_EX_n_309,
      \ex_DataA_reg[21]\(0) => Reg_ID_EX_n_310,
      \ex_DataA_reg[21]_0\(3) => Reg_ID_EX_n_258,
      \ex_DataA_reg[21]_0\(2) => Reg_ID_EX_n_259,
      \ex_DataA_reg[21]_0\(1) => Reg_ID_EX_n_260,
      \ex_DataA_reg[21]_0\(0) => Reg_ID_EX_n_261,
      \ex_DataA_reg[30]\(2) => Reg_ID_EX_n_311,
      \ex_DataA_reg[30]\(1) => Reg_ID_EX_n_312,
      \ex_DataA_reg[30]\(0) => Reg_ID_EX_n_313,
      \ex_DataA_reg[30]_0\(2) => Reg_ID_EX_n_255,
      \ex_DataA_reg[30]_0\(1) => Reg_ID_EX_n_256,
      \ex_DataA_reg[30]_0\(0) => Reg_ID_EX_n_257,
      \ex_DataA_reg[30]_1\(29 downto 0) => ex_DataA(30 downto 1),
      \ex_DataA_reg[9]\(3) => Reg_ID_EX_n_262,
      \ex_DataA_reg[9]\(2) => Reg_ID_EX_n_263,
      \ex_DataA_reg[9]\(1) => Reg_ID_EX_n_264,
      \ex_DataA_reg[9]\(0) => Reg_ID_EX_n_265,
      \ex_DataB_reg[14]\(3) => Reg_ID_EX_n_318,
      \ex_DataB_reg[14]\(2) => Reg_ID_EX_n_319,
      \ex_DataB_reg[14]\(1) => Reg_ID_EX_n_320,
      \ex_DataB_reg[14]\(0) => Reg_ID_EX_n_321,
      \ex_DataB_reg[14]_0\(3) => Reg_ID_EX_n_193,
      \ex_DataB_reg[14]_0\(2) => Reg_ID_EX_n_194,
      \ex_DataB_reg[14]_0\(1) => Reg_ID_EX_n_195,
      \ex_DataB_reg[14]_0\(0) => Reg_ID_EX_n_196,
      \ex_DataB_reg[14]_1\(3) => Reg_ID_EX_n_243,
      \ex_DataB_reg[14]_1\(2) => Reg_ID_EX_n_244,
      \ex_DataB_reg[14]_1\(1) => Reg_ID_EX_n_245,
      \ex_DataB_reg[14]_1\(0) => Reg_ID_EX_n_246,
      \ex_DataB_reg[14]_2\(3) => Reg_ID_EX_n_79,
      \ex_DataB_reg[14]_2\(2) => Reg_ID_EX_n_80,
      \ex_DataB_reg[14]_2\(1) => Reg_ID_EX_n_81,
      \ex_DataB_reg[14]_2\(0) => Reg_ID_EX_n_82,
      \ex_DataB_reg[6]\(3) => Reg_ID_EX_n_189,
      \ex_DataB_reg[6]\(2) => Reg_ID_EX_n_190,
      \ex_DataB_reg[6]\(1) => Reg_ID_EX_n_191,
      \ex_DataB_reg[6]\(0) => Reg_ID_EX_n_192,
      \ex_DataB_reg[6]_0\(3) => Reg_ID_EX_n_239,
      \ex_DataB_reg[6]_0\(2) => Reg_ID_EX_n_240,
      \ex_DataB_reg[6]_0\(1) => Reg_ID_EX_n_241,
      \ex_DataB_reg[6]_0\(0) => Reg_ID_EX_n_242,
      \ex_DataB_reg[6]_1\(3) => Reg_ID_EX_n_13,
      \ex_DataB_reg[6]_1\(2) => Reg_ID_EX_n_14,
      \ex_DataB_reg[6]_1\(1) => Reg_ID_EX_n_15,
      \ex_DataB_reg[6]_1\(0) => Reg_ID_EX_n_16,
      \ex_inst_reg[31]\(3) => Reg_ID_EX_n_322,
      \ex_inst_reg[31]\(2) => Reg_ID_EX_n_323,
      \ex_inst_reg[31]\(1) => Reg_ID_EX_n_324,
      \ex_inst_reg[31]\(0) => Reg_ID_EX_n_325,
      \ex_inst_reg[31]_0\(3) => Reg_ID_EX_n_197,
      \ex_inst_reg[31]_0\(2) => Reg_ID_EX_n_198,
      \ex_inst_reg[31]_0\(1) => Reg_ID_EX_n_199,
      \ex_inst_reg[31]_0\(0) => Reg_ID_EX_n_200,
      \ex_inst_reg[31]_1\(3) => Reg_ID_EX_n_266,
      \ex_inst_reg[31]_1\(2) => Reg_ID_EX_n_267,
      \ex_inst_reg[31]_1\(1) => Reg_ID_EX_n_268,
      \ex_inst_reg[31]_1\(0) => Reg_ID_EX_n_269,
      \ex_inst_reg[31]_2\(3) => Reg_ID_EX_n_201,
      \ex_inst_reg[31]_2\(2) => Reg_ID_EX_n_202,
      \ex_inst_reg[31]_2\(1) => Reg_ID_EX_n_203,
      \ex_inst_reg[31]_2\(0) => Reg_ID_EX_n_204,
      \ex_inst_reg[31]_3\(3) => Reg_ID_EX_n_247,
      \ex_inst_reg[31]_3\(2) => Reg_ID_EX_n_248,
      \ex_inst_reg[31]_3\(1) => Reg_ID_EX_n_249,
      \ex_inst_reg[31]_3\(0) => Reg_ID_EX_n_250,
      \ex_inst_reg[31]_4\(3) => Reg_ID_EX_n_83,
      \ex_inst_reg[31]_4\(2) => Reg_ID_EX_n_84,
      \ex_inst_reg[31]_4\(1) => Reg_ID_EX_n_85,
      \ex_inst_reg[31]_4\(0) => Reg_ID_EX_n_86,
      \ex_inst_reg[31]_5\(3) => Reg_ID_EX_n_251,
      \ex_inst_reg[31]_5\(2) => Reg_ID_EX_n_252,
      \ex_inst_reg[31]_5\(1) => Reg_ID_EX_n_253,
      \ex_inst_reg[31]_5\(0) => Reg_ID_EX_n_254,
      \ex_inst_reg[31]_6\(3) => Reg_ID_EX_n_87,
      \ex_inst_reg[31]_6\(2) => Reg_ID_EX_n_88,
      \ex_inst_reg[31]_6\(1) => Reg_ID_EX_n_89,
      \ex_inst_reg[31]_6\(0) => Reg_ID_EX_n_90,
      \ex_pc_reg[11]\(3) => Reg_ID_EX_n_162,
      \ex_pc_reg[11]\(2) => Reg_ID_EX_n_163,
      \ex_pc_reg[11]\(1) => Reg_ID_EX_n_164,
      \ex_pc_reg[11]\(0) => Reg_ID_EX_n_165,
      \ex_pc_reg[15]\(3) => Reg_ID_EX_n_166,
      \ex_pc_reg[15]\(2) => Reg_ID_EX_n_167,
      \ex_pc_reg[15]\(1) => Reg_ID_EX_n_168,
      \ex_pc_reg[15]\(0) => Reg_ID_EX_n_169,
      \ex_pc_reg[19]\(3) => Reg_ID_EX_n_170,
      \ex_pc_reg[19]\(2) => Reg_ID_EX_n_171,
      \ex_pc_reg[19]\(1) => Reg_ID_EX_n_172,
      \ex_pc_reg[19]\(0) => Reg_ID_EX_n_173,
      \ex_pc_reg[23]\(3) => Reg_ID_EX_n_174,
      \ex_pc_reg[23]\(2) => Reg_ID_EX_n_175,
      \ex_pc_reg[23]\(1) => Reg_ID_EX_n_176,
      \ex_pc_reg[23]\(0) => Reg_ID_EX_n_177,
      \ex_pc_reg[27]\(3) => Reg_ID_EX_n_178,
      \ex_pc_reg[27]\(2) => Reg_ID_EX_n_179,
      \ex_pc_reg[27]\(1) => Reg_ID_EX_n_180,
      \ex_pc_reg[27]\(0) => Reg_ID_EX_n_181,
      \ex_pc_reg[30]\(29 downto 0) => ex_pc(30 downto 1),
      \ex_pc_reg[31]\(3) => Reg_ID_EX_n_182,
      \ex_pc_reg[31]\(2) => Reg_ID_EX_n_183,
      \ex_pc_reg[31]\(1) => Reg_ID_EX_n_184,
      \ex_pc_reg[31]\(0) => Reg_ID_EX_n_185,
      \ex_pc_reg[3]\(3) => Reg_ID_EX_n_92,
      \ex_pc_reg[3]\(2) => Reg_ID_EX_n_93,
      \ex_pc_reg[3]\(1) => Reg_ID_EX_n_94,
      \ex_pc_reg[3]\(0) => Reg_ID_EX_n_95,
      \ex_pc_reg[7]\(3) => Reg_ID_EX_n_158,
      \ex_pc_reg[7]\(2) => Reg_ID_EX_n_159,
      \ex_pc_reg[7]\(1) => Reg_ID_EX_n_160,
      \ex_pc_reg[7]\(0) => Reg_ID_EX_n_161,
      \mem_ALU_out_reg[0]\(0) => \ALU_Unit/data3\,
      \mem_ALU_out_reg[0]_0\(0) => \ALU_Unit/data4\,
      \mem_ALU_out_reg[0]_1\ => Execute_Unit_i_n_8,
      \mem_ALU_out_reg[0]_2\ => Execute_Unit_i_n_9,
      \mem_ALU_out_reg[0]_3\ => Execute_Unit_i_n_10,
      \mem_ALU_out_reg[0]_4\ => Execute_Unit_i_n_11,
      \mem_ALU_out_reg[0]_5\ => Execute_Unit_i_n_12,
      \mem_ALU_out_reg[10]\ => Execute_Unit_i_n_21,
      \mem_ALU_out_reg[11]\ => Execute_Unit_i_n_22,
      \mem_ALU_out_reg[12]\ => Execute_Unit_i_n_23,
      \mem_ALU_out_reg[13]\ => Execute_Unit_i_n_24,
      \mem_ALU_out_reg[14]\ => Execute_Unit_i_n_25,
      \mem_ALU_out_reg[15]\ => Execute_Unit_i_n_26,
      \mem_ALU_out_reg[16]\ => Execute_Unit_i_n_27,
      \mem_ALU_out_reg[17]\ => Execute_Unit_i_n_28,
      \mem_ALU_out_reg[18]\ => Execute_Unit_i_n_29,
      \mem_ALU_out_reg[19]\ => Execute_Unit_i_n_30,
      \mem_ALU_out_reg[1]\(1 downto 0) => \ALU_Unit/data1\(1 downto 0),
      \mem_ALU_out_reg[20]\ => Execute_Unit_i_n_31,
      \mem_ALU_out_reg[21]\ => Execute_Unit_i_n_32,
      \mem_ALU_out_reg[22]\ => Execute_Unit_i_n_33,
      \mem_ALU_out_reg[23]\ => Execute_Unit_i_n_34,
      \mem_ALU_out_reg[24]\ => Execute_Unit_i_n_35,
      \mem_ALU_out_reg[25]\ => Execute_Unit_i_n_36,
      \mem_ALU_out_reg[26]\ => Execute_Unit_i_n_37,
      \mem_ALU_out_reg[27]\ => Execute_Unit_i_n_38,
      \mem_ALU_out_reg[28]\ => Execute_Unit_i_n_39,
      \mem_ALU_out_reg[29]\ => Execute_Unit_i_n_40,
      \mem_ALU_out_reg[2]\ => Execute_Unit_i_n_13,
      \mem_ALU_out_reg[30]\ => Execute_Unit_i_n_41,
      \mem_ALU_out_reg[31]\ => Execute_Unit_i_n_42,
      \mem_ALU_out_reg[3]\ => Execute_Unit_i_n_14,
      \mem_ALU_out_reg[4]\ => Execute_Unit_i_n_15,
      \mem_ALU_out_reg[5]\ => Execute_Unit_i_n_16,
      \mem_ALU_out_reg[6]\ => Execute_Unit_i_n_17,
      \mem_ALU_out_reg[7]\ => Execute_Unit_i_n_18,
      \mem_ALU_out_reg[8]\ => Execute_Unit_i_n_19,
      \mem_ALU_out_reg[9]\ => Execute_Unit_i_n_20,
      \pc_curr_reg[3]\(0) => Execute_Unit_i_n_1
    );
ImmGen_i: entity work.design_1_Risc_32_bit_fpga_0_0_Imm_Gen
     port map (
      Q(1) => data30,
      Q(0) => data4(20),
      \ex_ImmSel_reg[2]\(2 downto 0) => ex_ImmSel(2 downto 0),
      ex_imm(0) => ex_imm(11),
      ex_rd(0) => ex_rd(0),
      \mem_ALU_out_reg[20]\ => ImmGen_i_n_1
    );
Reg_EX_MEM: entity work.design_1_Risc_32_bit_fpga_0_0_Reg_EX_MEM
     port map (
      D(31 downto 0) => ex_ALU_out(31 downto 0),
      Q(4 downto 0) => mem_rd(4 downto 0),
      clk => clk,
      ex_MemRW => ex_MemRW,
      ex_RegWEn => ex_RegWEn,
      \ex_WBSel_reg[1]\(1 downto 0) => ex_WBSel(1 downto 0),
      \ex_pc_reg[31]\(31 downto 0) => ex_pc(31 downto 0),
      ex_rd(4 downto 0) => ex_rd(4 downto 0),
      mem_ALU_out(31 downto 0) => \^mem_alu_out\(31 downto 0),
      mem_MemRW => \^mem_memrw\,
      mem_RegWEn => mem_RegWEn,
      p_0_in => p_0_in,
      \wb_WBData_reg[31]\(1 downto 0) => mem_WBSel(1 downto 0),
      \wb_WBData_reg[31]_0\(31 downto 0) => mem_pc(31 downto 0)
    );
Reg_ID_EX: entity work.design_1_Risc_32_bit_fpga_0_0_Reg_ID_EX
     port map (
      ALU_DataA(30 downto 0) => ALU_DataA(30 downto 0),
      ALU_DataB(30 downto 0) => ALU_DataB(30 downto 0),
      D(31 downto 0) => ex_ALU_out(31 downto 0),
      DI(3) => Reg_ID_EX_n_314,
      DI(2) => Reg_ID_EX_n_315,
      DI(1) => Reg_ID_EX_n_316,
      DI(0) => Reg_ID_EX_n_317,
      ForwardASel(0) => ForwardASel(0),
      ForwardBSel(0) => ForwardBSel(0),
      O(1 downto 0) => \ALU_Unit/data0\(1 downto 0),
      Q(24) => Reg_IF_ID_i_n_0,
      Q(23) => Reg_IF_ID_i_n_1,
      Q(22) => Reg_IF_ID_i_n_2,
      Q(21) => Reg_IF_ID_i_n_3,
      Q(20) => Reg_IF_ID_i_n_4,
      Q(19) => Reg_IF_ID_i_n_5,
      Q(18) => Reg_IF_ID_i_n_6,
      Q(17) => Reg_IF_ID_i_n_7,
      Q(16) => Reg_IF_ID_i_n_8,
      Q(15) => Reg_IF_ID_i_n_9,
      Q(14) => Reg_IF_ID_i_n_10,
      Q(13) => Reg_IF_ID_i_n_11,
      Q(12 downto 8) => p_0_in_31(4 downto 0),
      Q(7 downto 5) => p_1_in(2 downto 0),
      Q(4 downto 0) => id_rd(4 downto 0),
      S(3) => Reg_ID_EX_n_303,
      S(2) => Reg_ID_EX_n_304,
      S(1) => Reg_ID_EX_n_305,
      S(0) => Reg_ID_EX_n_306,
      clk => clk,
      \ex_ALUSel_reg[0]_0\ => Execute_Unit_i_n_14,
      \ex_ALUSel_reg[0]_1\ => Execute_Unit_i_n_13,
      \ex_ALUSel_reg[0]_10\ => Execute_Unit_i_n_22,
      \ex_ALUSel_reg[0]_11\ => Execute_Unit_i_n_21,
      \ex_ALUSel_reg[0]_12\ => Execute_Unit_i_n_20,
      \ex_ALUSel_reg[0]_13\ => Execute_Unit_i_n_19,
      \ex_ALUSel_reg[0]_14\ => Execute_Unit_i_n_42,
      \ex_ALUSel_reg[0]_15\ => Execute_Unit_i_n_41,
      \ex_ALUSel_reg[0]_16\ => Execute_Unit_i_n_40,
      \ex_ALUSel_reg[0]_17\ => Execute_Unit_i_n_39,
      \ex_ALUSel_reg[0]_18\ => Execute_Unit_i_n_38,
      \ex_ALUSel_reg[0]_19\ => Execute_Unit_i_n_37,
      \ex_ALUSel_reg[0]_2\ => Execute_Unit_i_n_18,
      \ex_ALUSel_reg[0]_20\ => Execute_Unit_i_n_36,
      \ex_ALUSel_reg[0]_21\ => Execute_Unit_i_n_35,
      \ex_ALUSel_reg[0]_22\ => Execute_Unit_i_n_34,
      \ex_ALUSel_reg[0]_23\ => Execute_Unit_i_n_33,
      \ex_ALUSel_reg[0]_24\ => Execute_Unit_i_n_32,
      \ex_ALUSel_reg[0]_25\ => Execute_Unit_i_n_31,
      \ex_ALUSel_reg[0]_26\ => Execute_Unit_i_n_30,
      \ex_ALUSel_reg[0]_27\ => Execute_Unit_i_n_29,
      \ex_ALUSel_reg[0]_28\ => Execute_Unit_i_n_28,
      \ex_ALUSel_reg[0]_29\ => Execute_Unit_i_n_27,
      \ex_ALUSel_reg[0]_3\ => Execute_Unit_i_n_17,
      \ex_ALUSel_reg[0]_4\ => Execute_Unit_i_n_16,
      \ex_ALUSel_reg[0]_5\ => Execute_Unit_i_n_15,
      \ex_ALUSel_reg[0]_6\ => Execute_Unit_i_n_26,
      \ex_ALUSel_reg[0]_7\ => Execute_Unit_i_n_25,
      \ex_ALUSel_reg[0]_8\ => Execute_Unit_i_n_24,
      \ex_ALUSel_reg[0]_9\ => Execute_Unit_i_n_23,
      ex_ASel => ex_ASel,
      ex_ASel_reg_0 => Execute_Unit_i_n_8,
      ex_ASel_reg_1 => Execute_Unit_i_n_9,
      ex_ASel_reg_2 => Execute_Unit_i_n_10,
      ex_ASel_reg_3 => Execute_Unit_i_n_11,
      ex_ASel_reg_4 => Execute_Unit_i_n_12,
      ex_BrUn => ex_BrUn,
      ex_ForwardDataB(11 downto 0) => \^ex_forwarddatab\(31 downto 20),
      \ex_ImmSel_reg[2]_0\ => ImmGen_i_n_1,
      ex_MemRW => ex_MemRW,
      ex_RegWEn => ex_RegWEn,
      ex_imm(0) => ex_imm(11),
      \ex_inst_reg[31]_0\(0) => \ALU_Unit/data4\,
      \ex_inst_reg[31]_1\(0) => \ALU_Unit/data3\,
      \ex_pc_reg[3]_0\(1 downto 0) => \ALU_Unit/data1\(1 downto 0),
      ex_rd(4 downto 0) => ex_rd(4 downto 0),
      id_ASel => id_ASel,
      id_BSel => id_BSel,
      id_BrUn => id_BrUn,
      id_MemRW => id_MemRW,
      id_PCSel => id_PCSel,
      id_RegWEn => id_RegWEn,
      \id_inst_reg[14]\(3 downto 0) => id_ALUSel(3 downto 0),
      \id_inst_reg[19]\(31 downto 0) => id_DataA(31 downto 0),
      \id_inst_reg[24]\(4 downto 0) => id_rs2(4 downto 0),
      \id_inst_reg[2]\(2 downto 0) => id_ImmSel(2 downto 0),
      \id_inst_reg[6]\(1 downto 0) => id_WBSel(1 downto 0),
      \id_pc_reg[31]\(31 downto 0) => id_pc(31 downto 0),
      \mem_ALU_out_reg[0]\(3) => Reg_ID_EX_n_13,
      \mem_ALU_out_reg[0]\(2) => Reg_ID_EX_n_14,
      \mem_ALU_out_reg[0]\(1) => Reg_ID_EX_n_15,
      \mem_ALU_out_reg[0]\(0) => Reg_ID_EX_n_16,
      \mem_ALU_out_reg[0]_0\(3) => Reg_ID_EX_n_79,
      \mem_ALU_out_reg[0]_0\(2) => Reg_ID_EX_n_80,
      \mem_ALU_out_reg[0]_0\(1) => Reg_ID_EX_n_81,
      \mem_ALU_out_reg[0]_0\(0) => Reg_ID_EX_n_82,
      \mem_ALU_out_reg[0]_1\(3) => Reg_ID_EX_n_83,
      \mem_ALU_out_reg[0]_1\(2) => Reg_ID_EX_n_84,
      \mem_ALU_out_reg[0]_1\(1) => Reg_ID_EX_n_85,
      \mem_ALU_out_reg[0]_1\(0) => Reg_ID_EX_n_86,
      \mem_ALU_out_reg[0]_10\(3) => Reg_ID_EX_n_251,
      \mem_ALU_out_reg[0]_10\(2) => Reg_ID_EX_n_252,
      \mem_ALU_out_reg[0]_10\(1) => Reg_ID_EX_n_253,
      \mem_ALU_out_reg[0]_10\(0) => Reg_ID_EX_n_254,
      \mem_ALU_out_reg[0]_11\(3) => Reg_ID_EX_n_266,
      \mem_ALU_out_reg[0]_11\(2) => Reg_ID_EX_n_267,
      \mem_ALU_out_reg[0]_11\(1) => Reg_ID_EX_n_268,
      \mem_ALU_out_reg[0]_11\(0) => Reg_ID_EX_n_269,
      \mem_ALU_out_reg[0]_12\(3) => Reg_ID_EX_n_318,
      \mem_ALU_out_reg[0]_12\(2) => Reg_ID_EX_n_319,
      \mem_ALU_out_reg[0]_12\(1) => Reg_ID_EX_n_320,
      \mem_ALU_out_reg[0]_12\(0) => Reg_ID_EX_n_321,
      \mem_ALU_out_reg[0]_13\(3) => Reg_ID_EX_n_322,
      \mem_ALU_out_reg[0]_13\(2) => Reg_ID_EX_n_323,
      \mem_ALU_out_reg[0]_13\(1) => Reg_ID_EX_n_324,
      \mem_ALU_out_reg[0]_13\(0) => Reg_ID_EX_n_325,
      \mem_ALU_out_reg[0]_2\(3) => Reg_ID_EX_n_87,
      \mem_ALU_out_reg[0]_2\(2) => Reg_ID_EX_n_88,
      \mem_ALU_out_reg[0]_2\(1) => Reg_ID_EX_n_89,
      \mem_ALU_out_reg[0]_2\(0) => Reg_ID_EX_n_90,
      \mem_ALU_out_reg[0]_3\(3) => Reg_ID_EX_n_189,
      \mem_ALU_out_reg[0]_3\(2) => Reg_ID_EX_n_190,
      \mem_ALU_out_reg[0]_3\(1) => Reg_ID_EX_n_191,
      \mem_ALU_out_reg[0]_3\(0) => Reg_ID_EX_n_192,
      \mem_ALU_out_reg[0]_4\(3) => Reg_ID_EX_n_193,
      \mem_ALU_out_reg[0]_4\(2) => Reg_ID_EX_n_194,
      \mem_ALU_out_reg[0]_4\(1) => Reg_ID_EX_n_195,
      \mem_ALU_out_reg[0]_4\(0) => Reg_ID_EX_n_196,
      \mem_ALU_out_reg[0]_5\(3) => Reg_ID_EX_n_197,
      \mem_ALU_out_reg[0]_5\(2) => Reg_ID_EX_n_198,
      \mem_ALU_out_reg[0]_5\(1) => Reg_ID_EX_n_199,
      \mem_ALU_out_reg[0]_5\(0) => Reg_ID_EX_n_200,
      \mem_ALU_out_reg[0]_6\(3) => Reg_ID_EX_n_201,
      \mem_ALU_out_reg[0]_6\(2) => Reg_ID_EX_n_202,
      \mem_ALU_out_reg[0]_6\(1) => Reg_ID_EX_n_203,
      \mem_ALU_out_reg[0]_6\(0) => Reg_ID_EX_n_204,
      \mem_ALU_out_reg[0]_7\(3) => Reg_ID_EX_n_239,
      \mem_ALU_out_reg[0]_7\(2) => Reg_ID_EX_n_240,
      \mem_ALU_out_reg[0]_7\(1) => Reg_ID_EX_n_241,
      \mem_ALU_out_reg[0]_7\(0) => Reg_ID_EX_n_242,
      \mem_ALU_out_reg[0]_8\(3) => Reg_ID_EX_n_243,
      \mem_ALU_out_reg[0]_8\(2) => Reg_ID_EX_n_244,
      \mem_ALU_out_reg[0]_8\(1) => Reg_ID_EX_n_245,
      \mem_ALU_out_reg[0]_8\(0) => Reg_ID_EX_n_246,
      \mem_ALU_out_reg[0]_9\(3) => Reg_ID_EX_n_247,
      \mem_ALU_out_reg[0]_9\(2) => Reg_ID_EX_n_248,
      \mem_ALU_out_reg[0]_9\(1) => Reg_ID_EX_n_249,
      \mem_ALU_out_reg[0]_9\(0) => Reg_ID_EX_n_250,
      \mem_ALU_out_reg[11]\(3) => Reg_ID_EX_n_162,
      \mem_ALU_out_reg[11]\(2) => Reg_ID_EX_n_163,
      \mem_ALU_out_reg[11]\(1) => Reg_ID_EX_n_164,
      \mem_ALU_out_reg[11]\(0) => Reg_ID_EX_n_165,
      \mem_ALU_out_reg[15]\(3) => Reg_ID_EX_n_166,
      \mem_ALU_out_reg[15]\(2) => Reg_ID_EX_n_167,
      \mem_ALU_out_reg[15]\(1) => Reg_ID_EX_n_168,
      \mem_ALU_out_reg[15]\(0) => Reg_ID_EX_n_169,
      \mem_ALU_out_reg[19]\(3) => Reg_ID_EX_n_170,
      \mem_ALU_out_reg[19]\(2) => Reg_ID_EX_n_171,
      \mem_ALU_out_reg[19]\(1) => Reg_ID_EX_n_172,
      \mem_ALU_out_reg[19]\(0) => Reg_ID_EX_n_173,
      \mem_ALU_out_reg[1]\(0) => ex_ALUSel(0),
      \mem_ALU_out_reg[1]_0\(3) => Reg_ID_EX_n_92,
      \mem_ALU_out_reg[1]_0\(2) => Reg_ID_EX_n_93,
      \mem_ALU_out_reg[1]_0\(1) => Reg_ID_EX_n_94,
      \mem_ALU_out_reg[1]_0\(0) => Reg_ID_EX_n_95,
      \mem_ALU_out_reg[20]\(3 downto 0) => ex_rs1(3 downto 0),
      \mem_ALU_out_reg[20]_0\(1) => data30,
      \mem_ALU_out_reg[20]_0\(0) => data4(20),
      \mem_ALU_out_reg[20]_1\ => Reg_ID_EX_n_359,
      \mem_ALU_out_reg[20]_2\ => Reg_ID_EX_n_360,
      \mem_ALU_out_reg[20]_3\(3 downto 0) => ex_rs2(3 downto 0),
      \mem_ALU_out_reg[23]\(3) => Reg_ID_EX_n_174,
      \mem_ALU_out_reg[23]\(2) => Reg_ID_EX_n_175,
      \mem_ALU_out_reg[23]\(1) => Reg_ID_EX_n_176,
      \mem_ALU_out_reg[23]\(0) => Reg_ID_EX_n_177,
      \mem_ALU_out_reg[30]\(29 downto 0) => ex_DataA(30 downto 1),
      \mem_ALU_out_reg[30]_0\(3) => Reg_ID_EX_n_178,
      \mem_ALU_out_reg[30]_0\(2) => Reg_ID_EX_n_179,
      \mem_ALU_out_reg[30]_0\(1) => Reg_ID_EX_n_180,
      \mem_ALU_out_reg[30]_0\(0) => Reg_ID_EX_n_181,
      \mem_ALU_out_reg[30]_1\(3) => Reg_ID_EX_n_182,
      \mem_ALU_out_reg[30]_1\(2) => Reg_ID_EX_n_183,
      \mem_ALU_out_reg[30]_1\(1) => Reg_ID_EX_n_184,
      \mem_ALU_out_reg[30]_1\(0) => Reg_ID_EX_n_185,
      \mem_ALU_out_reg[30]_2\(0) => Reg_ID_EX_n_270,
      \mem_ALU_out_reg[31]\(2 downto 0) => ex_ImmSel(2 downto 0),
      \mem_ALU_out_reg[31]_0\(31 downto 0) => ex_DataB(31 downto 0),
      \mem_ALU_out_reg[7]\(3) => Reg_ID_EX_n_158,
      \mem_ALU_out_reg[7]\(2) => Reg_ID_EX_n_159,
      \mem_ALU_out_reg[7]\(1) => Reg_ID_EX_n_160,
      \mem_ALU_out_reg[7]\(0) => Reg_ID_EX_n_161,
      \mem_WBSel_reg[1]\(1 downto 0) => ex_WBSel(1 downto 0),
      \mem_pc_reg[31]\(31 downto 0) => ex_pc(31 downto 0),
      p_0_in => p_0_in,
      pc_curr_reg(31 downto 0) => \Reg_PC_i/pc_curr_reg\(31 downto 0),
      \pc_curr_reg[11]\(3) => Reg_ID_EX_n_335,
      \pc_curr_reg[11]\(2) => Reg_ID_EX_n_336,
      \pc_curr_reg[11]\(1) => Reg_ID_EX_n_337,
      \pc_curr_reg[11]\(0) => Reg_ID_EX_n_338,
      \pc_curr_reg[15]\(3) => Reg_ID_EX_n_339,
      \pc_curr_reg[15]\(2) => Reg_ID_EX_n_340,
      \pc_curr_reg[15]\(1) => Reg_ID_EX_n_341,
      \pc_curr_reg[15]\(0) => Reg_ID_EX_n_342,
      \pc_curr_reg[19]\(3) => Reg_ID_EX_n_343,
      \pc_curr_reg[19]\(2) => Reg_ID_EX_n_344,
      \pc_curr_reg[19]\(1) => Reg_ID_EX_n_345,
      \pc_curr_reg[19]\(0) => Reg_ID_EX_n_346,
      \pc_curr_reg[23]\(3) => Reg_ID_EX_n_347,
      \pc_curr_reg[23]\(2) => Reg_ID_EX_n_348,
      \pc_curr_reg[23]\(1) => Reg_ID_EX_n_349,
      \pc_curr_reg[23]\(0) => Reg_ID_EX_n_350,
      \pc_curr_reg[27]\(3) => Reg_ID_EX_n_351,
      \pc_curr_reg[27]\(2) => Reg_ID_EX_n_352,
      \pc_curr_reg[27]\(1) => Reg_ID_EX_n_353,
      \pc_curr_reg[27]\(0) => Reg_ID_EX_n_354,
      \pc_curr_reg[31]\(3) => Reg_ID_EX_n_355,
      \pc_curr_reg[31]\(2) => Reg_ID_EX_n_356,
      \pc_curr_reg[31]\(1) => Reg_ID_EX_n_357,
      \pc_curr_reg[31]\(0) => Reg_ID_EX_n_358,
      \pc_curr_reg[3]\(2) => Reg_ID_EX_n_255,
      \pc_curr_reg[3]\(1) => Reg_ID_EX_n_256,
      \pc_curr_reg[3]\(0) => Reg_ID_EX_n_257,
      \pc_curr_reg[3]_0\(3) => Reg_ID_EX_n_258,
      \pc_curr_reg[3]_0\(2) => Reg_ID_EX_n_259,
      \pc_curr_reg[3]_0\(1) => Reg_ID_EX_n_260,
      \pc_curr_reg[3]_0\(0) => Reg_ID_EX_n_261,
      \pc_curr_reg[3]_1\(3) => Reg_ID_EX_n_262,
      \pc_curr_reg[3]_1\(2) => Reg_ID_EX_n_263,
      \pc_curr_reg[3]_1\(1) => Reg_ID_EX_n_264,
      \pc_curr_reg[3]_1\(0) => Reg_ID_EX_n_265,
      \pc_curr_reg[3]_2\(3) => Reg_ID_EX_n_307,
      \pc_curr_reg[3]_2\(2) => Reg_ID_EX_n_308,
      \pc_curr_reg[3]_2\(1) => Reg_ID_EX_n_309,
      \pc_curr_reg[3]_2\(0) => Reg_ID_EX_n_310,
      \pc_curr_reg[3]_3\(2) => Reg_ID_EX_n_311,
      \pc_curr_reg[3]_3\(1) => Reg_ID_EX_n_312,
      \pc_curr_reg[3]_3\(0) => Reg_ID_EX_n_313,
      \pc_curr_reg[3]_4\(3) => Reg_ID_EX_n_327,
      \pc_curr_reg[3]_4\(2) => Reg_ID_EX_n_328,
      \pc_curr_reg[3]_4\(1) => Reg_ID_EX_n_329,
      \pc_curr_reg[3]_4\(0) => Reg_ID_EX_n_330,
      \pc_curr_reg[7]\(3) => Reg_ID_EX_n_331,
      \pc_curr_reg[7]\(2) => Reg_ID_EX_n_332,
      \pc_curr_reg[7]\(1) => Reg_ID_EX_n_333,
      \pc_curr_reg[7]\(0) => Reg_ID_EX_n_334,
      pc_curr_reg_0_sp_1 => Reg_ID_EX_n_326,
      \wb_WBData_reg[31]\(31 downto 0) => wb_WBData(31 downto 0),
      \wb_WBData_reg[31]_0\(31 downto 0) => id_DataB(31 downto 0),
      \wb_rd_reg[4]\(0) => wb_rd(4)
    );
Reg_IF_ID_i: entity work.design_1_Risc_32_bit_fpga_0_0_Reg_IF_ID
     port map (
      CO(0) => Execute_Unit_i_n_0,
      E(0) => Reg_IF_ID_i_n_71,
      PCWrite => PCWrite,
      Q(26) => Reg_IF_ID_i_n_0,
      Q(25) => Reg_IF_ID_i_n_1,
      Q(24) => Reg_IF_ID_i_n_2,
      Q(23) => Reg_IF_ID_i_n_3,
      Q(22) => Reg_IF_ID_i_n_4,
      Q(21) => Reg_IF_ID_i_n_5,
      Q(20) => Reg_IF_ID_i_n_6,
      Q(19) => Reg_IF_ID_i_n_7,
      Q(18) => Reg_IF_ID_i_n_8,
      Q(17) => Reg_IF_ID_i_n_9,
      Q(16) => Reg_IF_ID_i_n_10,
      Q(15) => Reg_IF_ID_i_n_11,
      Q(14 downto 10) => p_0_in_31(4 downto 0),
      Q(9 downto 7) => p_1_in(2 downto 0),
      Q(6 downto 2) => id_rd(4 downto 0),
      Q(1) => Reg_IF_ID_i_n_25,
      Q(0) => Reg_IF_ID_i_n_26,
      clk => clk,
      \ex_ALUSel_reg[0]\(0) => Reg_IF_ID_i_n_72,
      \ex_ALUSel_reg[3]\(3) => Reg_IF_ID_i_n_65,
      \ex_ALUSel_reg[3]\(2) => Reg_IF_ID_i_n_66,
      \ex_ALUSel_reg[3]\(1) => Reg_IF_ID_i_n_67,
      \ex_ALUSel_reg[3]\(0) => Reg_IF_ID_i_n_68,
      ex_ASel_reg => Reg_IF_ID_i_n_110,
      ex_BSel_reg => Reg_IF_ID_i_n_69,
      ex_BrUn => ex_BrUn,
      ex_BrUn_reg => Reg_IF_ID_i_n_73,
      \ex_DataA_reg[10]\ => Reg_IF_ID_i_n_111,
      \ex_DataA_reg[10]_0\ => Reg_IF_ID_i_n_112,
      \ex_DataA_reg[30]\(0) => Execute_Unit_i_n_1,
      \ex_DataA_reg[31]\ => Reg_IF_ID_i_n_27,
      \ex_DataA_reg[31]_0\ => Reg_IF_ID_i_n_28,
      \ex_DataA_reg[31]_1\(31 downto 0) => id_DataA(31 downto 0),
      \ex_ImmSel_reg[2]\(2) => Reg_IF_ID_i_n_62,
      \ex_ImmSel_reg[2]\(1) => Reg_IF_ID_i_n_63,
      \ex_ImmSel_reg[2]\(0) => Reg_IF_ID_i_n_64,
      ex_MemRW_reg => Reg_IF_ID_i_n_109,
      ex_MemRW_reg_0 => Control_Unit_i_n_49,
      ex_RegWEn_reg => Reg_IF_ID_i_n_107,
      \ex_WBSel_reg[0]\(0) => Reg_IF_ID_i_n_70,
      \ex_pc_reg[31]\(31 downto 0) => id_pc(31 downto 0),
      ex_rd(3 downto 0) => ex_rd(4 downto 1),
      \id_inst_reg[18]_0\ => Register_Array_i_n_1,
      \id_inst_reg[18]_1\ => Register_Array_i_n_2,
      \id_inst_reg[18]_10\ => Register_Array_i_n_11,
      \id_inst_reg[18]_11\ => Register_Array_i_n_12,
      \id_inst_reg[18]_12\ => Register_Array_i_n_13,
      \id_inst_reg[18]_13\ => Register_Array_i_n_14,
      \id_inst_reg[18]_14\ => Register_Array_i_n_15,
      \id_inst_reg[18]_15\ => Register_Array_i_n_16,
      \id_inst_reg[18]_16\ => Register_Array_i_n_17,
      \id_inst_reg[18]_17\ => Register_Array_i_n_18,
      \id_inst_reg[18]_18\ => Register_Array_i_n_19,
      \id_inst_reg[18]_19\ => Register_Array_i_n_20,
      \id_inst_reg[18]_2\ => Register_Array_i_n_3,
      \id_inst_reg[18]_20\ => Register_Array_i_n_21,
      \id_inst_reg[18]_21\ => Register_Array_i_n_22,
      \id_inst_reg[18]_22\ => Register_Array_i_n_23,
      \id_inst_reg[18]_23\ => Register_Array_i_n_24,
      \id_inst_reg[18]_24\ => Register_Array_i_n_25,
      \id_inst_reg[18]_25\ => Register_Array_i_n_26,
      \id_inst_reg[18]_26\ => Register_Array_i_n_27,
      \id_inst_reg[18]_27\ => Register_Array_i_n_28,
      \id_inst_reg[18]_28\ => Register_Array_i_n_29,
      \id_inst_reg[18]_29\ => Register_Array_i_n_30,
      \id_inst_reg[18]_3\ => Register_Array_i_n_4,
      \id_inst_reg[18]_30\ => Register_Array_i_n_31,
      \id_inst_reg[18]_31\ => Register_Array_i_n_32,
      \id_inst_reg[18]_32\ => Register_Array_i_n_33,
      \id_inst_reg[18]_33\ => Register_Array_i_n_34,
      \id_inst_reg[18]_34\ => Register_Array_i_n_35,
      \id_inst_reg[18]_35\ => Register_Array_i_n_36,
      \id_inst_reg[18]_36\ => Register_Array_i_n_37,
      \id_inst_reg[18]_37\ => Register_Array_i_n_38,
      \id_inst_reg[18]_38\ => Register_Array_i_n_39,
      \id_inst_reg[18]_39\ => Register_Array_i_n_40,
      \id_inst_reg[18]_4\ => Register_Array_i_n_5,
      \id_inst_reg[18]_40\ => Register_Array_i_n_41,
      \id_inst_reg[18]_41\ => Register_Array_i_n_42,
      \id_inst_reg[18]_42\ => Register_Array_i_n_43,
      \id_inst_reg[18]_43\ => Register_Array_i_n_44,
      \id_inst_reg[18]_44\ => Register_Array_i_n_45,
      \id_inst_reg[18]_45\ => Register_Array_i_n_46,
      \id_inst_reg[18]_46\ => Register_Array_i_n_47,
      \id_inst_reg[18]_47\ => Register_Array_i_n_48,
      \id_inst_reg[18]_48\ => Register_Array_i_n_49,
      \id_inst_reg[18]_49\ => Register_Array_i_n_50,
      \id_inst_reg[18]_5\ => Register_Array_i_n_6,
      \id_inst_reg[18]_50\ => Register_Array_i_n_51,
      \id_inst_reg[18]_51\ => Register_Array_i_n_52,
      \id_inst_reg[18]_52\ => Register_Array_i_n_53,
      \id_inst_reg[18]_53\ => Register_Array_i_n_54,
      \id_inst_reg[18]_54\ => Register_Array_i_n_55,
      \id_inst_reg[18]_55\ => Register_Array_i_n_56,
      \id_inst_reg[18]_56\ => Register_Array_i_n_57,
      \id_inst_reg[18]_57\ => Register_Array_i_n_58,
      \id_inst_reg[18]_58\ => Register_Array_i_n_59,
      \id_inst_reg[18]_59\ => Register_Array_i_n_60,
      \id_inst_reg[18]_6\ => Register_Array_i_n_7,
      \id_inst_reg[18]_60\ => Register_Array_i_n_61,
      \id_inst_reg[18]_61\ => Register_Array_i_n_62,
      \id_inst_reg[18]_62\ => Register_Array_i_n_63,
      \id_inst_reg[18]_63\ => Register_Array_i_n_64,
      \id_inst_reg[18]_7\ => Register_Array_i_n_8,
      \id_inst_reg[18]_8\ => Register_Array_i_n_9,
      \id_inst_reg[18]_9\ => Register_Array_i_n_10,
      \id_inst_reg[20]_0\ => Control_Unit_i_n_48,
      \id_inst_reg[2]_0\(2 downto 0) => id_ImmSel(2 downto 0),
      if_inst(31 downto 0) => if_inst(31 downto 0),
      if_pc(31 downto 0) => if_pc(31 downto 0),
      p_0_in => p_0_in,
      pc_curr_reg(31 downto 0) => \Reg_PC_i/pc_curr_reg\(31 downto 0),
      pc_curr_reg_0_sp_1 => Reg_IF_ID_i_n_108,
      pc_curr_reg_3_sp_1 => Reg_IF_ID_i_n_61,
      pc_next(31 downto 0) => pc_next(31 downto 0),
      rst_n => rst_n,
      wb_RegWEn => wb_RegWEn,
      \wb_WBData_reg[31]\(31 downto 0) => wb_WBData(31 downto 0),
      \wb_rd_reg[4]\(4 downto 0) => wb_rd(4 downto 0)
    );
Reg_MEM_WB_i: entity work.design_1_Risc_32_bit_fpga_0_0_Reg_MEM_WB
     port map (
      D(4 downto 0) => mem_rd(4 downto 0),
      E(0) => Reg_MEM_WB_i_n_6,
      ForwardASel(0) => ForwardASel(0),
      ForwardBSel(0) => ForwardBSel(0),
      Q(4 downto 0) => wb_rd(4 downto 0),
      clk => clk,
      \ex_DataB_reg[31]\(31 downto 0) => ex_DataB(31 downto 0),
      ex_ForwardDataB(31 downto 0) => \^ex_forwarddatab\(31 downto 0),
      \ex_rs1_reg[3]\(3 downto 0) => ex_rs1(3 downto 0),
      \ex_rs1_reg[4]\ => Reg_ID_EX_n_359,
      \ex_rs2_reg[3]\(3 downto 0) => ex_rs2(3 downto 0),
      \ex_rs2_reg[4]\ => Reg_ID_EX_n_360,
      \mem_ALU_out_reg[31]\(31 downto 0) => \out\(31 downto 0),
      mem_MemRW => \^mem_memrw\,
      mem_RegWEn => mem_RegWEn,
      p_0_in => p_0_in,
      \regs_reg[10][31]\(0) => Reg_MEM_WB_i_n_15,
      \regs_reg[11][31]\(0) => Reg_MEM_WB_i_n_16,
      \regs_reg[12][31]\(0) => Reg_MEM_WB_i_n_17,
      \regs_reg[13][31]\(0) => Reg_MEM_WB_i_n_18,
      \regs_reg[14][31]\(0) => Reg_MEM_WB_i_n_19,
      \regs_reg[15][31]\(0) => Reg_MEM_WB_i_n_20,
      \regs_reg[16][31]\(0) => Reg_MEM_WB_i_n_21,
      \regs_reg[17][31]\(0) => Reg_MEM_WB_i_n_36,
      \regs_reg[18][31]\(0) => Reg_MEM_WB_i_n_22,
      \regs_reg[19][31]\(0) => Reg_MEM_WB_i_n_23,
      \regs_reg[20][31]\(0) => Reg_MEM_WB_i_n_24,
      \regs_reg[21][31]\(0) => Reg_MEM_WB_i_n_25,
      \regs_reg[22][31]\(0) => Reg_MEM_WB_i_n_26,
      \regs_reg[23][31]\(0) => Reg_MEM_WB_i_n_27,
      \regs_reg[24][31]\(0) => Reg_MEM_WB_i_n_28,
      \regs_reg[25][31]\(0) => Reg_MEM_WB_i_n_29,
      \regs_reg[26][31]\(0) => Reg_MEM_WB_i_n_30,
      \regs_reg[27][31]\(0) => Reg_MEM_WB_i_n_35,
      \regs_reg[28][31]\(0) => Reg_MEM_WB_i_n_31,
      \regs_reg[29][31]\(0) => Reg_MEM_WB_i_n_32,
      \regs_reg[2][31]\(0) => Reg_MEM_WB_i_n_7,
      \regs_reg[30][31]\(0) => Reg_MEM_WB_i_n_33,
      \regs_reg[30][31]_0\(31 downto 0) => wb_WBData(31 downto 0),
      \regs_reg[31][31]\(0) => Reg_MEM_WB_i_n_34,
      \regs_reg[3][31]\(0) => Reg_MEM_WB_i_n_8,
      \regs_reg[4][31]\(0) => Reg_MEM_WB_i_n_9,
      \regs_reg[5][31]\(0) => Reg_MEM_WB_i_n_10,
      \regs_reg[6][31]\(0) => Reg_MEM_WB_i_n_11,
      \regs_reg[7][31]\(0) => Reg_MEM_WB_i_n_12,
      \regs_reg[8][31]\(0) => Reg_MEM_WB_i_n_13,
      \regs_reg[9][31]\(0) => Reg_MEM_WB_i_n_14,
      rst_n => rst_n,
      wb_RegWEn => wb_RegWEn
    );
Register_Array_i: entity work.design_1_Risc_32_bit_fpga_0_0_Register_Array
     port map (
      E(0) => Reg_MEM_WB_i_n_6,
      Q(3 downto 0) => p_0_in_31(3 downto 0),
      clk => clk,
      \ex_DataA_reg[0]\ => Register_Array_i_n_1,
      \ex_DataA_reg[0]_0\ => Register_Array_i_n_2,
      \ex_DataA_reg[10]\ => Register_Array_i_n_21,
      \ex_DataA_reg[10]_0\ => Register_Array_i_n_22,
      \ex_DataA_reg[11]\ => Register_Array_i_n_23,
      \ex_DataA_reg[11]_0\ => Register_Array_i_n_24,
      \ex_DataA_reg[12]\ => Register_Array_i_n_25,
      \ex_DataA_reg[12]_0\ => Register_Array_i_n_26,
      \ex_DataA_reg[13]\ => Register_Array_i_n_27,
      \ex_DataA_reg[13]_0\ => Register_Array_i_n_28,
      \ex_DataA_reg[14]\ => Register_Array_i_n_29,
      \ex_DataA_reg[14]_0\ => Register_Array_i_n_30,
      \ex_DataA_reg[15]\ => Register_Array_i_n_31,
      \ex_DataA_reg[15]_0\ => Register_Array_i_n_32,
      \ex_DataA_reg[16]\ => Register_Array_i_n_33,
      \ex_DataA_reg[16]_0\ => Register_Array_i_n_34,
      \ex_DataA_reg[17]\ => Register_Array_i_n_35,
      \ex_DataA_reg[17]_0\ => Register_Array_i_n_36,
      \ex_DataA_reg[18]\ => Register_Array_i_n_37,
      \ex_DataA_reg[18]_0\ => Register_Array_i_n_38,
      \ex_DataA_reg[19]\ => Register_Array_i_n_39,
      \ex_DataA_reg[19]_0\ => Register_Array_i_n_40,
      \ex_DataA_reg[1]\ => Register_Array_i_n_3,
      \ex_DataA_reg[1]_0\ => Register_Array_i_n_4,
      \ex_DataA_reg[20]\ => Register_Array_i_n_41,
      \ex_DataA_reg[20]_0\ => Register_Array_i_n_42,
      \ex_DataA_reg[21]\ => Register_Array_i_n_43,
      \ex_DataA_reg[21]_0\ => Register_Array_i_n_44,
      \ex_DataA_reg[22]\ => Register_Array_i_n_45,
      \ex_DataA_reg[22]_0\ => Register_Array_i_n_46,
      \ex_DataA_reg[23]\ => Register_Array_i_n_47,
      \ex_DataA_reg[23]_0\ => Register_Array_i_n_48,
      \ex_DataA_reg[24]\ => Register_Array_i_n_49,
      \ex_DataA_reg[24]_0\ => Register_Array_i_n_50,
      \ex_DataA_reg[25]\ => Register_Array_i_n_51,
      \ex_DataA_reg[25]_0\ => Register_Array_i_n_52,
      \ex_DataA_reg[26]\ => Register_Array_i_n_53,
      \ex_DataA_reg[26]_0\ => Register_Array_i_n_54,
      \ex_DataA_reg[27]\ => Register_Array_i_n_55,
      \ex_DataA_reg[27]_0\ => Register_Array_i_n_56,
      \ex_DataA_reg[28]\ => Register_Array_i_n_57,
      \ex_DataA_reg[28]_0\ => Register_Array_i_n_58,
      \ex_DataA_reg[29]\ => Register_Array_i_n_59,
      \ex_DataA_reg[29]_0\ => Register_Array_i_n_60,
      \ex_DataA_reg[2]\ => Register_Array_i_n_5,
      \ex_DataA_reg[2]_0\ => Register_Array_i_n_6,
      \ex_DataA_reg[30]\ => Register_Array_i_n_61,
      \ex_DataA_reg[30]_0\ => Register_Array_i_n_62,
      \ex_DataA_reg[31]\ => Register_Array_i_n_63,
      \ex_DataA_reg[31]_0\ => Register_Array_i_n_64,
      \ex_DataA_reg[3]\ => Register_Array_i_n_7,
      \ex_DataA_reg[3]_0\ => Register_Array_i_n_8,
      \ex_DataA_reg[4]\ => Register_Array_i_n_9,
      \ex_DataA_reg[4]_0\ => Register_Array_i_n_10,
      \ex_DataA_reg[5]\ => Register_Array_i_n_11,
      \ex_DataA_reg[5]_0\ => Register_Array_i_n_12,
      \ex_DataA_reg[6]\ => Register_Array_i_n_13,
      \ex_DataA_reg[6]_0\ => Register_Array_i_n_14,
      \ex_DataA_reg[7]\ => Register_Array_i_n_15,
      \ex_DataA_reg[7]_0\ => Register_Array_i_n_16,
      \ex_DataA_reg[8]\ => Register_Array_i_n_17,
      \ex_DataA_reg[8]_0\ => Register_Array_i_n_18,
      \ex_DataA_reg[9]\ => Register_Array_i_n_19,
      \ex_DataA_reg[9]_0\ => Register_Array_i_n_20,
      \ex_DataB_reg[0]\ => Register_Array_i_n_65,
      \ex_DataB_reg[0]_0\ => Register_Array_i_n_66,
      \ex_DataB_reg[10]\ => Register_Array_i_n_85,
      \ex_DataB_reg[10]_0\ => Register_Array_i_n_86,
      \ex_DataB_reg[11]\ => Register_Array_i_n_87,
      \ex_DataB_reg[11]_0\ => Register_Array_i_n_88,
      \ex_DataB_reg[12]\ => Register_Array_i_n_89,
      \ex_DataB_reg[12]_0\ => Register_Array_i_n_90,
      \ex_DataB_reg[13]\ => Register_Array_i_n_91,
      \ex_DataB_reg[13]_0\ => Register_Array_i_n_92,
      \ex_DataB_reg[14]\ => Register_Array_i_n_93,
      \ex_DataB_reg[14]_0\ => Register_Array_i_n_94,
      \ex_DataB_reg[15]\ => Register_Array_i_n_95,
      \ex_DataB_reg[15]_0\ => Register_Array_i_n_96,
      \ex_DataB_reg[16]\ => Register_Array_i_n_97,
      \ex_DataB_reg[16]_0\ => Register_Array_i_n_98,
      \ex_DataB_reg[17]\ => Register_Array_i_n_99,
      \ex_DataB_reg[17]_0\ => Register_Array_i_n_100,
      \ex_DataB_reg[18]\ => Register_Array_i_n_101,
      \ex_DataB_reg[18]_0\ => Register_Array_i_n_102,
      \ex_DataB_reg[19]\ => Register_Array_i_n_103,
      \ex_DataB_reg[19]_0\ => Register_Array_i_n_104,
      \ex_DataB_reg[1]\ => Register_Array_i_n_67,
      \ex_DataB_reg[1]_0\ => Register_Array_i_n_68,
      \ex_DataB_reg[20]\ => Register_Array_i_n_105,
      \ex_DataB_reg[20]_0\ => Register_Array_i_n_106,
      \ex_DataB_reg[21]\ => Register_Array_i_n_107,
      \ex_DataB_reg[21]_0\ => Register_Array_i_n_108,
      \ex_DataB_reg[22]\ => Register_Array_i_n_109,
      \ex_DataB_reg[22]_0\ => Register_Array_i_n_110,
      \ex_DataB_reg[23]\ => Register_Array_i_n_111,
      \ex_DataB_reg[23]_0\ => Register_Array_i_n_112,
      \ex_DataB_reg[24]\ => Register_Array_i_n_113,
      \ex_DataB_reg[24]_0\ => Register_Array_i_n_114,
      \ex_DataB_reg[25]\ => Register_Array_i_n_115,
      \ex_DataB_reg[25]_0\ => Register_Array_i_n_116,
      \ex_DataB_reg[26]\ => Register_Array_i_n_117,
      \ex_DataB_reg[26]_0\ => Register_Array_i_n_118,
      \ex_DataB_reg[27]\ => Register_Array_i_n_119,
      \ex_DataB_reg[27]_0\ => Register_Array_i_n_120,
      \ex_DataB_reg[28]\ => Register_Array_i_n_121,
      \ex_DataB_reg[28]_0\ => Register_Array_i_n_122,
      \ex_DataB_reg[29]\ => Register_Array_i_n_123,
      \ex_DataB_reg[29]_0\ => Register_Array_i_n_124,
      \ex_DataB_reg[2]\ => Register_Array_i_n_69,
      \ex_DataB_reg[2]_0\ => Register_Array_i_n_70,
      \ex_DataB_reg[30]\ => Register_Array_i_n_125,
      \ex_DataB_reg[30]_0\ => Register_Array_i_n_126,
      \ex_DataB_reg[31]\ => Register_Array_i_n_127,
      \ex_DataB_reg[31]_0\ => Register_Array_i_n_128,
      \ex_DataB_reg[3]\ => Register_Array_i_n_71,
      \ex_DataB_reg[3]_0\ => Register_Array_i_n_72,
      \ex_DataB_reg[4]\ => Register_Array_i_n_73,
      \ex_DataB_reg[4]_0\ => Register_Array_i_n_74,
      \ex_DataB_reg[5]\ => Register_Array_i_n_75,
      \ex_DataB_reg[5]_0\ => Register_Array_i_n_76,
      \ex_DataB_reg[6]\ => Register_Array_i_n_77,
      \ex_DataB_reg[6]_0\ => Register_Array_i_n_78,
      \ex_DataB_reg[7]\ => Register_Array_i_n_79,
      \ex_DataB_reg[7]_0\ => Register_Array_i_n_80,
      \ex_DataB_reg[8]\ => Register_Array_i_n_81,
      \ex_DataB_reg[8]_0\ => Register_Array_i_n_82,
      \ex_DataB_reg[9]\ => Register_Array_i_n_83,
      \ex_DataB_reg[9]_0\ => Register_Array_i_n_84,
      \id_inst_reg[15]_rep\ => Reg_IF_ID_i_n_112,
      \id_inst_reg[15]_rep__0\ => Reg_IF_ID_i_n_27,
      \id_inst_reg[16]_rep\ => Reg_IF_ID_i_n_111,
      \id_inst_reg[16]_rep__0\ => Reg_IF_ID_i_n_28,
      \id_inst_reg[20]\ => Control_Unit_i_n_50,
      \id_inst_reg[20]_0\ => Control_Unit_i_n_11,
      \id_inst_reg[21]\ => Control_Unit_i_n_51,
      \id_inst_reg[21]_0\ => Control_Unit_i_n_12,
      id_rs2(3 downto 0) => id_rs2(3 downto 0),
      p_0_in => p_0_in,
      rst_n => rst_n,
      wb_RegWEn_reg(0) => Reg_MEM_WB_i_n_7,
      wb_RegWEn_reg_0(0) => Reg_MEM_WB_i_n_8,
      wb_RegWEn_reg_1(0) => Reg_MEM_WB_i_n_9,
      wb_RegWEn_reg_10(0) => Reg_MEM_WB_i_n_18,
      wb_RegWEn_reg_11(0) => Reg_MEM_WB_i_n_19,
      wb_RegWEn_reg_12(0) => Reg_MEM_WB_i_n_20,
      wb_RegWEn_reg_13(0) => Reg_MEM_WB_i_n_21,
      wb_RegWEn_reg_14(0) => Reg_MEM_WB_i_n_22,
      wb_RegWEn_reg_15(0) => Reg_MEM_WB_i_n_23,
      wb_RegWEn_reg_16(0) => Reg_MEM_WB_i_n_24,
      wb_RegWEn_reg_17(0) => Reg_MEM_WB_i_n_25,
      wb_RegWEn_reg_18(0) => Reg_MEM_WB_i_n_26,
      wb_RegWEn_reg_19(0) => Reg_MEM_WB_i_n_27,
      wb_RegWEn_reg_2(0) => Reg_MEM_WB_i_n_10,
      wb_RegWEn_reg_20(0) => Reg_MEM_WB_i_n_28,
      wb_RegWEn_reg_21(0) => Reg_MEM_WB_i_n_29,
      wb_RegWEn_reg_22(0) => Reg_MEM_WB_i_n_30,
      wb_RegWEn_reg_23(0) => Reg_MEM_WB_i_n_31,
      wb_RegWEn_reg_24(0) => Reg_MEM_WB_i_n_32,
      wb_RegWEn_reg_25(0) => Reg_MEM_WB_i_n_33,
      wb_RegWEn_reg_26(0) => Reg_MEM_WB_i_n_34,
      wb_RegWEn_reg_3(0) => Reg_MEM_WB_i_n_11,
      wb_RegWEn_reg_4(0) => Reg_MEM_WB_i_n_12,
      wb_RegWEn_reg_5(0) => Reg_MEM_WB_i_n_13,
      wb_RegWEn_reg_6(0) => Reg_MEM_WB_i_n_14,
      wb_RegWEn_reg_7(0) => Reg_MEM_WB_i_n_15,
      wb_RegWEn_reg_8(0) => Reg_MEM_WB_i_n_16,
      wb_RegWEn_reg_9(0) => Reg_MEM_WB_i_n_17,
      \wb_WBData_reg[31]\(31 downto 0) => wb_WBData(31 downto 0),
      \wb_rd_reg[0]\(0) => Reg_MEM_WB_i_n_36,
      \wb_rd_reg[2]\(0) => Reg_MEM_WB_i_n_35
    );
State_IF_if: entity work.design_1_Risc_32_bit_fpga_0_0_State_IF_fpga
     port map (
      PCWrite => PCWrite,
      clk => clk,
      \ex_ALUSel_reg[3]\(3) => Reg_ID_EX_n_327,
      \ex_ALUSel_reg[3]\(2) => Reg_ID_EX_n_328,
      \ex_ALUSel_reg[3]\(1) => Reg_ID_EX_n_329,
      \ex_ALUSel_reg[3]\(0) => Reg_ID_EX_n_330,
      \ex_ALUSel_reg[3]_0\(3) => Reg_ID_EX_n_331,
      \ex_ALUSel_reg[3]_0\(2) => Reg_ID_EX_n_332,
      \ex_ALUSel_reg[3]_0\(1) => Reg_ID_EX_n_333,
      \ex_ALUSel_reg[3]_0\(0) => Reg_ID_EX_n_334,
      \ex_ALUSel_reg[3]_1\(3) => Reg_ID_EX_n_335,
      \ex_ALUSel_reg[3]_1\(2) => Reg_ID_EX_n_336,
      \ex_ALUSel_reg[3]_1\(1) => Reg_ID_EX_n_337,
      \ex_ALUSel_reg[3]_1\(0) => Reg_ID_EX_n_338,
      \ex_ALUSel_reg[3]_2\(3) => Reg_ID_EX_n_339,
      \ex_ALUSel_reg[3]_2\(2) => Reg_ID_EX_n_340,
      \ex_ALUSel_reg[3]_2\(1) => Reg_ID_EX_n_341,
      \ex_ALUSel_reg[3]_2\(0) => Reg_ID_EX_n_342,
      \ex_ALUSel_reg[3]_3\(3) => Reg_ID_EX_n_343,
      \ex_ALUSel_reg[3]_3\(2) => Reg_ID_EX_n_344,
      \ex_ALUSel_reg[3]_3\(1) => Reg_ID_EX_n_345,
      \ex_ALUSel_reg[3]_3\(0) => Reg_ID_EX_n_346,
      \ex_ALUSel_reg[3]_4\(3) => Reg_ID_EX_n_347,
      \ex_ALUSel_reg[3]_4\(2) => Reg_ID_EX_n_348,
      \ex_ALUSel_reg[3]_4\(1) => Reg_ID_EX_n_349,
      \ex_ALUSel_reg[3]_4\(0) => Reg_ID_EX_n_350,
      \ex_ALUSel_reg[3]_5\(3) => Reg_ID_EX_n_351,
      \ex_ALUSel_reg[3]_5\(2) => Reg_ID_EX_n_352,
      \ex_ALUSel_reg[3]_5\(1) => Reg_ID_EX_n_353,
      \ex_ALUSel_reg[3]_5\(0) => Reg_ID_EX_n_354,
      \ex_ALUSel_reg[3]_6\(3) => Reg_ID_EX_n_355,
      \ex_ALUSel_reg[3]_6\(2) => Reg_ID_EX_n_356,
      \ex_ALUSel_reg[3]_6\(1) => Reg_ID_EX_n_357,
      \ex_ALUSel_reg[3]_6\(0) => Reg_ID_EX_n_358,
      p_0_in => p_0_in,
      pc_curr_reg(31 downto 0) => \Reg_PC_i/pc_curr_reg\(31 downto 0)
    );
WBMux_i: entity work.design_1_Risc_32_bit_fpga_0_0_mux2_4
     port map (
      DataB_out(31 downto 0) => DataB_out(31 downto 0),
      Q(0) => mem_pc(0),
      mem_ALU_out(31 downto 0) => \^mem_alu_out\(31 downto 0),
      \mem_WBSel_reg[1]\(1 downto 0) => mem_WBSel(1 downto 0),
      mem_pc_plus_1(30 downto 0) => mem_pc_plus_1(31 downto 1),
      \wb_WBData_reg[31]\(31 downto 0) => \out\(31 downto 0)
    );
mem_pc_plus_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mem_pc_plus_1_carry_n_0,
      CO(2) => mem_pc_plus_1_carry_n_1,
      CO(1) => mem_pc_plus_1_carry_n_2,
      CO(0) => mem_pc_plus_1_carry_n_3,
      CYINIT => mem_pc(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_pc_plus_1(4 downto 1),
      S(3 downto 0) => mem_pc(4 downto 1)
    );
\mem_pc_plus_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mem_pc_plus_1_carry_n_0,
      CO(3) => \mem_pc_plus_1_carry__0_n_0\,
      CO(2) => \mem_pc_plus_1_carry__0_n_1\,
      CO(1) => \mem_pc_plus_1_carry__0_n_2\,
      CO(0) => \mem_pc_plus_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_pc_plus_1(8 downto 5),
      S(3 downto 0) => mem_pc(8 downto 5)
    );
\mem_pc_plus_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_pc_plus_1_carry__0_n_0\,
      CO(3) => \mem_pc_plus_1_carry__1_n_0\,
      CO(2) => \mem_pc_plus_1_carry__1_n_1\,
      CO(1) => \mem_pc_plus_1_carry__1_n_2\,
      CO(0) => \mem_pc_plus_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_pc_plus_1(12 downto 9),
      S(3 downto 0) => mem_pc(12 downto 9)
    );
\mem_pc_plus_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_pc_plus_1_carry__1_n_0\,
      CO(3) => \mem_pc_plus_1_carry__2_n_0\,
      CO(2) => \mem_pc_plus_1_carry__2_n_1\,
      CO(1) => \mem_pc_plus_1_carry__2_n_2\,
      CO(0) => \mem_pc_plus_1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_pc_plus_1(16 downto 13),
      S(3 downto 0) => mem_pc(16 downto 13)
    );
\mem_pc_plus_1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_pc_plus_1_carry__2_n_0\,
      CO(3) => \mem_pc_plus_1_carry__3_n_0\,
      CO(2) => \mem_pc_plus_1_carry__3_n_1\,
      CO(1) => \mem_pc_plus_1_carry__3_n_2\,
      CO(0) => \mem_pc_plus_1_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_pc_plus_1(20 downto 17),
      S(3 downto 0) => mem_pc(20 downto 17)
    );
\mem_pc_plus_1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_pc_plus_1_carry__3_n_0\,
      CO(3) => \mem_pc_plus_1_carry__4_n_0\,
      CO(2) => \mem_pc_plus_1_carry__4_n_1\,
      CO(1) => \mem_pc_plus_1_carry__4_n_2\,
      CO(0) => \mem_pc_plus_1_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_pc_plus_1(24 downto 21),
      S(3 downto 0) => mem_pc(24 downto 21)
    );
\mem_pc_plus_1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_pc_plus_1_carry__4_n_0\,
      CO(3) => \mem_pc_plus_1_carry__5_n_0\,
      CO(2) => \mem_pc_plus_1_carry__5_n_1\,
      CO(1) => \mem_pc_plus_1_carry__5_n_2\,
      CO(0) => \mem_pc_plus_1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_pc_plus_1(28 downto 25),
      S(3 downto 0) => mem_pc(28 downto 25)
    );
\mem_pc_plus_1_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_pc_plus_1_carry__5_n_0\,
      CO(3 downto 2) => \NLW_mem_pc_plus_1_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mem_pc_plus_1_carry__6_n_2\,
      CO(0) => \mem_pc_plus_1_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_mem_pc_plus_1_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => mem_pc_plus_1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => mem_pc(31 downto 29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Risc_32_bit_fpga_0_0 is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    DataB_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    if_inst : in STD_LOGIC_VECTOR ( 31 downto 0 );
    if_pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_ALU_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_ForwardDataB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_MemRW : out STD_LOGIC;
    pc_next : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_Risc_32_bit_fpga_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_Risc_32_bit_fpga_0_0 : entity is "design_1_Risc_32_bit_fpga_0_0,Risc_32_bit_fpga,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_Risc_32_bit_fpga_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_Risc_32_bit_fpga_0_0 : entity is "Risc_32_bit_fpga,Vivado 2018.1";
end design_1_Risc_32_bit_fpga_0_0;

architecture STRUCTURE of design_1_Risc_32_bit_fpga_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW";
begin
inst: entity work.design_1_Risc_32_bit_fpga_0_0_Risc_32_bit_fpga
     port map (
      DataB_out(31 downto 0) => DataB_out(31 downto 0),
      clk => clk,
      ex_ForwardDataB(31 downto 0) => ex_ForwardDataB(31 downto 0),
      if_inst(31 downto 0) => if_inst(31 downto 0),
      if_pc(31 downto 0) => if_pc(31 downto 0),
      mem_ALU_out(31 downto 0) => mem_ALU_out(31 downto 0),
      mem_MemRW => mem_MemRW,
      pc_next(31 downto 0) => pc_next(31 downto 0),
      rst_n => rst_n
    );
end STRUCTURE;
