# verilogcourse
Repository with Verilog HDL exercises to learn digital design with FPGAs. Each folder includes source code and a testbench. Difficulty increases progressively. Ideal for students, self-learners, and engineers using Vivado and the Nexys A7 board.
