<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/cc26x2_cc13x2/include/cc26x2_cc13x2_aux.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cc26x2__cc13x2__aux_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cc26x2_cc13x2_aux.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc26x2__cc13x2__aux_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2016 Leon George</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2018 Anton Gerasimov</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef CC26X2_CC13X2_AUX_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define CC26X2_CC13X2_AUX_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    reg32_t IOMODE; </div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    reg32_t GPIODIE; </div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ad1ef25ee16f60c37f17896e646617ca0">   34</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ad1ef25ee16f60c37f17896e646617ca0">IOPOE</a>; </div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    reg32_t GPIODOUT; </div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    reg32_t GPIODIN; </div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    reg32_t GPIODOUTSET; </div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    reg32_t GPIODOUTCLR; </div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    reg32_t GPIODOUTTGL; </div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ab2e675f252214dc898a845d7fdd0204b">   40</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ab2e675f252214dc898a845d7fdd0204b">IO0PSEL</a>; </div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a1c3466901c862a035eed331684abd7f9">   41</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a1c3466901c862a035eed331684abd7f9">IO1PSEL</a>; </div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a48fbc6680d473dbfed310bd7df8bd9ab">   42</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a48fbc6680d473dbfed310bd7df8bd9ab">IO2PSEL</a>; </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ab6f1aa4adc07a87f6134d7a3f7a21f49">   43</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ab6f1aa4adc07a87f6134d7a3f7a21f49">IO3PSEL</a>; </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#abb98fe4a57c2d362f57693dd72b7d533">   44</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#abb98fe4a57c2d362f57693dd72b7d533">IO4PSEL</a>; </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a5aede9c1dedc850f774750e28fbe40ba">   45</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a5aede9c1dedc850f774750e28fbe40ba">IO5PSEL</a>; </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a9f246723e627e881366edfd76bfec4cb">   46</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a9f246723e627e881366edfd76bfec4cb">IO6PSEL</a>; </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ae34d2d57d8c0c14484240fbd7aa0b5d4">   47</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ae34d2d57d8c0c14484240fbd7aa0b5d4">IO7PSEL</a>; </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#af53c398225ff82a7da2e6fc36e923938">   48</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#af53c398225ff82a7da2e6fc36e923938">IOMODEH</a>; </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a7fb1e2ce592020bdaec271a9656395fd">   49</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a7fb1e2ce592020bdaec271a9656395fd">IOMODEL</a>; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} <a class="code" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">   59</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO0_BASE     (PERIPH_BASE + 0xCC000)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">   63</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO1_BASE     (PERIPH_BASE + 0xCD000)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">   67</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO2_BASE     (PERIPH_BASE + 0xCE000)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">   71</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO3_BASE     (PERIPH_BASE + 0xCF000)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a4f5d48ac3e1d6f44c88c851e8bacb0a8">   77</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO0          ((aux_aiodio_regs_t *) (AUX_AIODIO0_BASE))</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a0e2584b2901d65eac7e1cdbe766125ce">   81</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO1          ((aux_aiodio_regs_t *) (AUX_AIODIO1_BASE))</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#aed15e82662bdeaba102fe75987043f86">   85</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO2          ((aux_aiodio_regs_t *) (AUX_AIODIO2_BASE))</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#af46d48c54775f097d46b9cd538c72994">   89</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO3          ((aux_aiodio_regs_t *) (AUX_AIODIO3_BASE))</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    reg32_t CTL; </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    reg32_t STAT; </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    reg32_t RESULT; </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    reg32_t SATCFG; </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    reg32_t TRIGSRC; </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    reg32_t TRIGCNT; </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    reg32_t TRIGCNTLOAD; </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    reg32_t TRIGCNTCFG; </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    reg32_t PRECTL; </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#ab0133b35cc2c92b7711be19d272f7a60">  104</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#ab0133b35cc2c92b7711be19d272f7a60">PRECNTR</a>; </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;} <a class="code" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">  114</a></span>&#160;<span class="preprocessor">#define AUX_TDC_BASE         (PERIPH_BASE + 0xC4000)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#adef70433101b7398fae594437035b522">  120</a></span>&#160;<span class="preprocessor">#define AUX_TDC              ((aux_tdc_regs_t *) (AUX_TDC_BASE))</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html">  125</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a50e40b9c2253a949d9ad1b37bf611f8e">  126</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a50e40b9c2253a949d9ad1b37bf611f8e">EVSTAT0</a>; </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#afb5ddb9cbb1012ce007bd042b3b05282">  127</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#afb5ddb9cbb1012ce007bd042b3b05282">EVSTAT1</a>; </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a9d166d82f72354a7bbcc5cc1469354b6">  128</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a9d166d82f72354a7bbcc5cc1469354b6">EVSTAT2</a>; </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#ac2c2e2f5e06fd2894fae64f76b8c705b">  129</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#ac2c2e2f5e06fd2894fae64f76b8c705b">EVSTAT3</a>; </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a2c554a5a61e56b320ef0d199cc2a9933">  130</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a2c554a5a61e56b320ef0d199cc2a9933">SCEWEVCFG0</a>; </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a93cc87d1e431cb7b8a30455f5e212640">  131</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a93cc87d1e431cb7b8a30455f5e212640">SCEWEVCFG1</a>; </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a0bea2fcc35f0d77cf242343be7105392">  132</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a0bea2fcc35f0d77cf242343be7105392">DMACTL</a>; </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a45ac5824cf78c550f146de13a3f220de">  133</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a45ac5824cf78c550f146de13a3f220de">__reserved1</a>; </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#ae3214489fcdd14c9977b164cc6444c0d">  134</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#ae3214489fcdd14c9977b164cc6444c0d">SWEVSET</a>; </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a9e2b82b47cdb6c42daffca25724c3f6f">  135</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a9e2b82b47cdb6c42daffca25724c3f6f">EVTOAONFLAGS</a>; </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a7c723d2ff6872db17246611ed4caebff">  136</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a7c723d2ff6872db17246611ed4caebff">EVTOAONPOL</a>; </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#af6e77a90daddba47b0511b70b80a8656">  137</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#af6e77a90daddba47b0511b70b80a8656">EVTOAONFLAGSCLR</a>; </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a11146c4d65dfac1c042093a830495fa8">  138</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a11146c4d65dfac1c042093a830495fa8">EVTOMCUFLAGS</a>; </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a62511e094a6e81e67950f7082b8650f0">  139</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a62511e094a6e81e67950f7082b8650f0">EVTOMCUPOL</a>; </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a60e7b8352afd5536b08a0430f94a2b6a">  140</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a60e7b8352afd5536b08a0430f94a2b6a">EVTOMCUFLAGSCLR</a>; </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a1a37055214a70ee18c81133bedc775d7">  141</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a1a37055214a70ee18c81133bedc775d7">COMBEVTOMCUMASK</a>; </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a1ce604f83bd9396d7dfceb9ceefb2145">  142</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a1ce604f83bd9396d7dfceb9ceefb2145">EVOBSCFG</a>; </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a78767ec503327741263f5d00a779ade9">  143</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a78767ec503327741263f5d00a779ade9">PROGDLY</a>; </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#ac8f7ccf502893f8e56f60e84faee3549">  144</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#ac8f7ccf502893f8e56f60e84faee3549">MANUAL</a>; </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a09e6b6b09b460db5b20e7260fdab0f92">  145</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a09e6b6b09b460db5b20e7260fdab0f92">EVSTAT0L</a>; </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a0e55c1ea1b754fa89b18dbc1e8f7f425">  146</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a0e55c1ea1b754fa89b18dbc1e8f7f425">EVSTAT0H</a>; </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a07ed58a592919f47c06a9802d2a30dc3">  147</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a07ed58a592919f47c06a9802d2a30dc3">EVSTAT1L</a>; </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#add21462860a9e021e828d0c04c4c3155">  148</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#add21462860a9e021e828d0c04c4c3155">EVSTAT1H</a>; </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#ab1397e801fc37355e9086b86cf781508">  149</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#ab1397e801fc37355e9086b86cf781508">EVSTAT2L</a>; </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a19fcde9ca6fa3411cc0d292c3fb61c49">  150</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a19fcde9ca6fa3411cc0d292c3fb61c49">EVSTAT2H</a>; </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#a3b1a122c06906fc88e0b49faaf2335aa">  151</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#a3b1a122c06906fc88e0b49faaf2335aa">EVSTAT3L</a>; </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structaux__evctl__regs__t.html#af8db0e316d546c080ea44997e73e43d1">  152</a></span>&#160;    reg32_t <a class="code" href="structaux__evctl__regs__t.html#af8db0e316d546c080ea44997e73e43d1">EVSTAT3H</a>; </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;} <a class="code" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">  162</a></span>&#160;<span class="preprocessor">#define AUX_EVCTL_BASE       (PERIPH_BASE + 0xC5000)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a73ebf0fe31ebfcca037758b16e59fd8b">  168</a></span>&#160;<span class="preprocessor">#define AUX_EVCTL            ((aux_evctl_regs_t *) (AUX_EVCTL_BASE))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html">  173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a857b73300559a667e111d6e890dde1b2">  174</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a857b73300559a667e111d6e890dde1b2">OPMODEREQ</a>; </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#abcefe89758ecdc191a5c2f0d48a83585">  175</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#abcefe89758ecdc191a5c2f0d48a83585">OPMODEACK</a>; </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#abd08bafec2c99a85d622d81b8fa167fb">  176</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#abd08bafec2c99a85d622d81b8fa167fb">PROGWU0CFG</a>; </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a69c5e45785cace348068a524345595f5">  177</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a69c5e45785cace348068a524345595f5">PROGWU1CFG</a>; </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#ad4f583b816bde3b53305ace4f1ca3ce5">  178</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#ad4f583b816bde3b53305ace4f1ca3ce5">PROGWU2CFG</a>; </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a50a02214db71efdfe8c560b154802f86">  179</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a50a02214db71efdfe8c560b154802f86">PROGWU3CFG</a>; </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#acfa226761b0c62fa51ab87729f0b32f0">  180</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#acfa226761b0c62fa51ab87729f0b32f0">SWWUTRIG</a>; </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#af4d1f4328c46bd45a6729dd98b5ec8f4">  181</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#af4d1f4328c46bd45a6729dd98b5ec8f4">WUFLAGS</a>; </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#ae9bd394f248bd29ab0047cd6b9951428">  182</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#ae9bd394f248bd29ab0047cd6b9951428">WUFLAGSCLR</a>; </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#aaef242759b9b3ae2c1fef94ef61133b3">  183</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#aaef242759b9b3ae2c1fef94ef61133b3">WUGATE</a>; </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a181de75d6173251c8caea04e4ca1e828">  184</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a181de75d6173251c8caea04e4ca1e828">VECCFG0</a>; </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a1a0bf92aa7beb18555fc9ee515e6dd0b">  185</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a1a0bf92aa7beb18555fc9ee515e6dd0b">VECCFG1</a>; </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#af6f94b4f2853bdb71a14adbe0860a0f9">  186</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#af6f94b4f2853bdb71a14adbe0860a0f9">VECCFG2</a>; </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a12fe38c6c6e003056720381340941eb9">  187</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a12fe38c6c6e003056720381340941eb9">VECCFG3</a>; </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#aae1615b95cb808868d125d3763c95fe3">  188</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#aae1615b95cb808868d125d3763c95fe3">VECCFG4</a>; </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#aff2e1945c95a4e21a63d711de63e5286">  189</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#aff2e1945c95a4e21a63d711de63e5286">VECCFG5</a>; </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#acf2365d2e204b7ff85214b314d02df37">  190</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#acf2365d2e204b7ff85214b314d02df37">VECCFG6</a>; </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a475532cdfe004485f3036eec0d321e66">  191</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a475532cdfe004485f3036eec0d321e66">VECCFG7</a>; </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a36c5241ed6cc65b72fdac82c901ef785">  192</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a36c5241ed6cc65b72fdac82c901ef785">EVSYNCRATE</a>; </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a08225ca24a5d79c00ffc77aa3451e07a">  193</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a08225ca24a5d79c00ffc77aa3451e07a">PEROPRATE</a>; </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#ad1876073b073e7c96997faf0bf384031">  194</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#ad1876073b073e7c96997faf0bf384031">ADCCLKCTL</a>; </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a8fa98b17e58f2415f41bee490a7ae558">  195</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a8fa98b17e58f2415f41bee490a7ae558">TDCCLKCTL</a>; </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a742d83c0b0640d0ab29e3d6f64658e51">  196</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a742d83c0b0640d0ab29e3d6f64658e51">TDCREFCLKCTL</a>; </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a6a2ab18a07c2fbeb921d7901dec36c8f">  197</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a6a2ab18a07c2fbeb921d7901dec36c8f">TIMER2CLKCTL</a>; </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a33653c32f96bf36a87d21c7e13fce780">  198</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a33653c32f96bf36a87d21c7e13fce780">TIMER2CLKSTAT</a>; </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a4a8f9499b7c58e804fa4a67fa9126733">  199</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a4a8f9499b7c58e804fa4a67fa9126733">TIMER2CLKSWITCH</a>; </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a640d29b50cb0fd1d294aaa733b6edfaf">  200</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a640d29b50cb0fd1d294aaa733b6edfaf">TIMER2DBGCTL</a>; </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#ad493bb2278fcd461523e001ad73f7415">  201</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#ad493bb2278fcd461523e001ad73f7415">__reserved1</a>; </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#ad0efa236390e719288c26a2551b1d8ba">  202</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#ad0efa236390e719288c26a2551b1d8ba">CLKSHIFTDET</a>; </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a5fc17409765c413ab634abb13300f8aa">  203</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a5fc17409765c413ab634abb13300f8aa">RECHARGETRIG</a>; </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#ac890d2ac51fc99e0c358aa839867278f">  204</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#ac890d2ac51fc99e0c358aa839867278f">RECHARGEDET</a>; </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a69c51f6c9baf3afacbd1dc69fad078b7">  205</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a69c51f6c9baf3afacbd1dc69fad078b7">RTCSUBSECINC0</a>; </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a032cd671111313508df15c1bc907c8c1">  206</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a032cd671111313508df15c1bc907c8c1">RTCSUBSECINC1</a>; </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a92eac999200f27cd8480072d4f8a3e6b">  207</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a92eac999200f27cd8480072d4f8a3e6b">RTCSUBSECINCCTL</a>; </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a743068327dc7264d76674e3160656fae">  208</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a743068327dc7264d76674e3160656fae">RTCSEC</a>; </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a991876e3367a7a24ddcbb55d9ab649fa">  209</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a991876e3367a7a24ddcbb55d9ab649fa">RTCSUBSEC</a>; </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#aa8fa46354d2e69ec661560b700c7ceec">  210</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#aa8fa46354d2e69ec661560b700c7ceec">RTCEVCLR</a>; </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a1e55676922c9492c7d6aaae433a79cbb">  211</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a1e55676922c9492c7d6aaae433a79cbb">BATMONBAT</a>; </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a8b47f6f39e99b058572c50301c31e19b">  212</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a8b47f6f39e99b058572c50301c31e19b">__reserved2</a>; </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a58e425f13314622608d9e3135fa166de">  213</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a58e425f13314622608d9e3135fa166de">BATMONTEMP</a>; </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a3f91712114ba875f944ea229c1121d39">  214</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a3f91712114ba875f944ea229c1121d39">TIMERHALT</a>; </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a25b019e319d64d4c016842bd6f21e497">  215</a></span>&#160;    reg32_t __reserved3[0x3]; </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#a7a779191e4375efc25e9e0affc9e4925">  216</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#a7a779191e4375efc25e9e0affc9e4925">TIMER2BRIDGE</a>; </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structaux__sysif__regs__t.html#aa10b6bbcbf439352a6bfc3d6e3891c1d">  217</a></span>&#160;    reg32_t <a class="code" href="structaux__sysif__regs__t.html#aa10b6bbcbf439352a6bfc3d6e3891c1d">SWPWRPROF</a>; </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;} <a class="code" href="structaux__sysif__regs__t.html">aux_sysif_regs_t</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a14aef8411258fce913917663286baf1c">  225</a></span>&#160;<span class="preprocessor">#define AUX_SYSIF_OPMODEREQ_REQ_PDLP 0x00000003</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define AUX_SYSIF_OPMODEREQ_REQ_PDA  0x00000002</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define AUX_SYSIF_OPMODEREQ_REQ_LP   0x00000001</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define AUX_SYSIF_OPMODEREQ_REQ_A    0x00000000</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">  238</a></span>&#160;<span class="preprocessor">#define AUX_SYSIF_BASE       (PERIPH_BASE + 0xC6000)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a815a938f1487589f1e2cbb462c2bde9a">  244</a></span>&#160;<span class="preprocessor">#define AUX_SYSIF            ((aux_sysif_regs_t *) (AUX_SYSIF_BASE))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc26x2__cc13x2__aux_8h.html#a196b14872ad0c081abd9c18535b367b9">aux_sysif_opmode_change</a>(uint32_t target_opmode);</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html">  264</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#a9258278397d228fe89e1300f95ff3f8c">  265</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#a9258278397d228fe89e1300f95ff3f8c">T0CFG</a>; </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#a5590754df5ae17cbd67735be978e071f">  266</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#a5590754df5ae17cbd67735be978e071f">T0CTL</a>; </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#aeb81a4093a878aa7dc75fcdc956db0b3">  267</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#aeb81a4093a878aa7dc75fcdc956db0b3">T0TARGET</a>; </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#a2cda4a2cb612c357dfba97515e1307ff">  268</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#a2cda4a2cb612c357dfba97515e1307ff">T0CNTR</a>; </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#a343fa1a7077619c1b342068567ac8caa">  269</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#a343fa1a7077619c1b342068567ac8caa">T1CFG</a>; </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#adab555793d5199789557bdee523c3f0d">  270</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#adab555793d5199789557bdee523c3f0d">T1TARGET</a>; </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#a0f5bbb3d30a0867e263744f850287bcb">  271</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#a0f5bbb3d30a0867e263744f850287bcb">T1CTL</a>; </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structaux__timer01__regs__t.html#a55064524d86a6aeda9debdb532f293a3">  272</a></span>&#160;    reg32_t <a class="code" href="structaux__timer01__regs__t.html#a55064524d86a6aeda9debdb532f293a3">T1CNTR</a>; </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;} <a class="code" href="structaux__timer01__regs__t.html">aux_timer01_regs_t</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">  282</a></span>&#160;<span class="preprocessor">#define AUX_TIMER01_BASE     (PERIPH_BASE + 0xC7000)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a09d274507b96e3b153949d1807c8f5b5">  288</a></span>&#160;<span class="preprocessor">#define AUX_TIMER01          ((aux_timer01_regs_t *) (AUX_TIMER01_BASE))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html">  293</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#aad1211f47df1d2382d02982552fc9413">  294</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#aad1211f47df1d2382d02982552fc9413">CTL</a>; </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a8381dbf5f2054beb9f9d7105ca7b6a7c">  295</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a8381dbf5f2054beb9f9d7105ca7b6a7c">TARGET</a>; </div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#aa25bc2996bd6ec99bd37b4f66bb1709c">  296</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#aa25bc2996bd6ec99bd37b4f66bb1709c">SHDWTARGET</a>; </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#adb2097a871e45faa438ef86e15cc67df">  297</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#adb2097a871e45faa438ef86e15cc67df">CNTR</a>; </div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a3a704ea481e7a7c04e8b77e4ef72bf1a">  298</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a3a704ea481e7a7c04e8b77e4ef72bf1a">PRECFG</a>; </div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#ab994092b524134420cf0c5b20c6f81fe">  299</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#ab994092b524134420cf0c5b20c6f81fe">EVCTL</a>; </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#afc0a1f7d76666a125bf0e1f5a7656b08">  300</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#afc0a1f7d76666a125bf0e1f5a7656b08">PULSETRIG</a>; </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#ac996f538144bfcf6a598cddb59800228">  301</a></span>&#160;    reg32_t __reserved1[0x19]; </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#ab2d5600f61f7129ea37883a324f0f661">  302</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#ab2d5600f61f7129ea37883a324f0f661">CH0EVCFG</a>; </div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a184b3ba91b88ad682496f69fa32da8dc">  303</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a184b3ba91b88ad682496f69fa32da8dc">CH0CCFG</a>; </div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#ace73b4db86e571ecf851f667cbd2b866">  304</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#ace73b4db86e571ecf851f667cbd2b866">CH0PCC</a>; </div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a186b95260ff49036d0a3e069f402d745">  305</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a186b95260ff49036d0a3e069f402d745">CH0CC</a>; </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a433aa8b1be2cc8302986efa2268972f5">  306</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a433aa8b1be2cc8302986efa2268972f5">CH1EVCFG</a>; </div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a3f722f96de32cf9f8e77ff1b2883efab">  307</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a3f722f96de32cf9f8e77ff1b2883efab">CH1CCFG</a>; </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#ad178008bd7e7cb24ecf84a45904e57f9">  308</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#ad178008bd7e7cb24ecf84a45904e57f9">CH1PCC</a>; </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a074fae056146606cd8052b52b52ceb6f">  309</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a074fae056146606cd8052b52b52ceb6f">CH1CC</a>; </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a92e8e97d6f2ab9a2045ad23e6f953ae8">  310</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a92e8e97d6f2ab9a2045ad23e6f953ae8">CH2EVCFG</a>; </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a83e22e55ff55bb63b31c2096d09c9e9f">  311</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a83e22e55ff55bb63b31c2096d09c9e9f">CH2CCFG</a>; </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#ab978c6d198033c3b7e7711e04f5847e3">  312</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#ab978c6d198033c3b7e7711e04f5847e3">CH2PCC</a>; </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a2aaefdc6b9813bf5b262954ebb4fc6a1">  313</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a2aaefdc6b9813bf5b262954ebb4fc6a1">CH2CC</a>; </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a02ca171e2b43069aa6a856e791ebccdc">  314</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a02ca171e2b43069aa6a856e791ebccdc">CH3EVCFG</a>; </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#aabf9804bee1e8f48f2541646246f5e4c">  315</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#aabf9804bee1e8f48f2541646246f5e4c">CH3CCFG</a>; </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#a6fad180d23be634830bbb38bcc7b4828">  316</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#a6fad180d23be634830bbb38bcc7b4828">CH3PCC</a>; </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structaux__timer2__regs__t.html#ac73d92e98c0cc0c056d5888dab533966">  317</a></span>&#160;    reg32_t <a class="code" href="structaux__timer2__regs__t.html#ac73d92e98c0cc0c056d5888dab533966">CH3CC</a>; </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;} <a class="code" href="structaux__timer2__regs__t.html">aux_timer2_regs_t</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">  327</a></span>&#160;<span class="preprocessor">#define AUX_TIMER2_BASE      (PERIPH_BASE + 0xC3000)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a4ce146303612f3b73aab52d2e8c8db2e">  333</a></span>&#160;<span class="preprocessor">#define AUX_TIMER2           ((aux_timer2_regs_t *) (AUX_TIMER2_BASE))</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    reg32_t SMPH0; </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    reg32_t SMPH1; </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    reg32_t SMPH2; </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    reg32_t SMPH3; </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    reg32_t SMPH4; </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    reg32_t SMPH5; </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    reg32_t SMPH6; </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    reg32_t SMPH7; </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    reg32_t AUTOTAKE; </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;} <a class="code" href="structaux__smph__regs__t.html">aux_smph_regs_t</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">  357</a></span>&#160;<span class="preprocessor">#define AUX_SMPH_BASE        (PERIPH_BASE + 0xC8000)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#aa3fe80dd9d6246362d13145a86fc8f40">  363</a></span>&#160;<span class="preprocessor">#define AUX_SMPH             ((aux_smph_regs_t *) (AUX_SMPH_BASE))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#aaf2d7eb91fdb4ebb3b412fcec69d8637">  369</a></span>&#160;    reg32_t __reserved1[0x4]; </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    reg32_t ADCCTL; </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    reg32_t ADCFIFOSTAT; </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    reg32_t ADCFIFO; </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    reg32_t ADCTRIG; </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    reg32_t ISRCCTL; </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#a896b6a18602d18ec15e5964de6cdd12e">  375</a></span>&#160;    reg32_t __reserved2[0x3]; </div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#ae60e654ee9fdd37a1d87d6a7aa3debc4">  376</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#ae60e654ee9fdd37a1d87d6a7aa3debc4">DACCTL</a>; </div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#afc72b2ad0114e7b0b8fd6c9a1640cc56">  377</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#afc72b2ad0114e7b0b8fd6c9a1640cc56">LPMBIASCTL</a>; </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#a0d1b9ed29bf4fef65b2cd92204337ecd">  378</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#a0d1b9ed29bf4fef65b2cd92204337ecd">DACSMPLCTL</a>; </div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#a116de2aea094fe17c95fd8a633da756f">  379</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#a116de2aea094fe17c95fd8a633da756f">DACSMPLCFG0</a>; </div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#a17b7895309fcf69166881e24bd17a7d3">  380</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#a17b7895309fcf69166881e24bd17a7d3">DACSMPLCFG1</a>; </div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#ad8bb9a09483fc81f20086deba8b67517">  381</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#ad8bb9a09483fc81f20086deba8b67517">DACVALUE</a>; </div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#a268ece136a60a17468671af215502188">  382</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#a268ece136a60a17468671af215502188">DACSTAT</a>; </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;} <a class="code" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">  392</a></span>&#160;<span class="preprocessor">#define AUX_ANAIF_BASE       (PERIPH_BASE + 0xC9000)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a00f8aff5e945e9f58a0a04b55dffe95f">  398</a></span>&#160;<span class="preprocessor">#define AUX_ANAIF            ((aux_anaif_regs_t *) (AUX_ANAIF_BASE))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    reg8_t MUX0; </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    reg8_t MUX1; </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    reg8_t MUX2; </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    reg8_t MUX3; </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    reg8_t ISRC; </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    reg8_t COMP; </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    reg8_t MUX4; </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    reg8_t ADC0; </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    reg8_t ADC1; </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    reg8_t ADCREF0; </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    reg8_t ADCREF1; </div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a8bf649ee592a518a0d3553c4c2f1e17a">  415</a></span>&#160;    reg8_t __reserved1[0x3]; </div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#af7e2e79a99d46dbad471d86dd18cd39c">  416</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#af7e2e79a99d46dbad471d86dd18cd39c">LPMBIAS</a>; </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} <a class="code" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html">  422</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#a052f614308270f59d5f355b017a93e47">  423</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#a052f614308270f59d5f355b017a93e47">MUX0</a>; </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#a824d3507d3e1855cbd99492f9a25b3c6">  424</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#a824d3507d3e1855cbd99492f9a25b3c6">MUX1</a>; </div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#aabd124362bbd15da57fb17f41bbe9cc9">  425</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#aabd124362bbd15da57fb17f41bbe9cc9">MUX2</a>; </div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#afc00ebe924bd9808c3bfe686f0a9a76d">  426</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#afc00ebe924bd9808c3bfe686f0a9a76d">MUX3</a>; </div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#a5cee5a38639fedc0951ed543df3a478c">  427</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#a5cee5a38639fedc0951ed543df3a478c">ISRC</a>; </div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#aa7ba304607fcd1114d766fb75c1dc072">  428</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#aa7ba304607fcd1114d766fb75c1dc072">COMP</a>; </div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#af3d9a9f20b9157ab1467beaa3b7e091c">  429</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#af3d9a9f20b9157ab1467beaa3b7e091c">MUX4</a>; </div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#aa5f8f5a71fac0ef4e907311e214cbdef">  430</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#aa5f8f5a71fac0ef4e907311e214cbdef">ADC0</a>; </div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#a7c8a1aad82f36f12a97b15481b112249">  431</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#a7c8a1aad82f36f12a97b15481b112249">ADC1</a>; </div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#ab917d033fa7f6cbeac3e92294558fce8">  432</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#ab917d033fa7f6cbeac3e92294558fce8">ADCREF0</a>; </div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#a2dbe919c194c92f8dd82432cfc29df06">  433</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#a2dbe919c194c92f8dd82432cfc29df06">ADCREF1</a>; </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#a84b5d92e396e29143fb19efb8befe529">  434</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> __reserved1[0x3]; </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__m8__t.html#a9c94ed8a7a967048caef1f2816bb4ece">  435</a></span>&#160;    <a class="code" href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a> <a class="code" href="structadi__4__aux__regs__m8__t.html#a9c94ed8a7a967048caef1f2816bb4ece">LPMBIAS</a>; </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;} <a class="code" href="structadi__4__aux__regs__m8__t.html">adi_4_aux_regs_m8_t</a>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a6db8549b740533a39a6c115a392a44a0">  442</a></span>&#160;<span class="preprocessor">#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_m 0x00000038</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_s 3</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_m    0x0000003F</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_s    0</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">  455</a></span>&#160;<span class="preprocessor">#define ADI_4_AUX_BASE       (PERIPH_BASE + 0xCB000)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">  459</a></span>&#160;<span class="preprocessor">#define ADI_4_AUX_BASE_M8    (ADI_4_AUX_BASE + ADI_MASK8B)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#aecefe8194fa7efaede622296eda72136">  465</a></span>&#160;<span class="preprocessor">#define ADI_4_AUX            ((adi_4_aux_regs_t *) (ADI_4_AUX_BASE))</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a08eeac4f50d3229f59e3c2da2825ea6b">  469</a></span>&#160;<span class="preprocessor">#define ADI_4_AUX_M8         ((adi_4_aux_regs_m8_t *) (ADI_4_AUX_BASE_M8))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="cc26x2__cc13x2__aux_8h.html#a407cc60ff8974052fc468f571de79d30">  474</a></span>&#160;<span class="preprocessor">#define ADDI_SEM             AUX_SMPH-&gt;SMPH0</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;} <span class="comment">/* end extern &quot;C&quot; */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CC26X2_CC13X2_AUX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="ttc" id="structaux__sysif__regs__t_html_acfa226761b0c62fa51ab87729f0b32f0"><div class="ttname"><a href="structaux__sysif__regs__t.html#acfa226761b0c62fa51ab87729f0b32f0">aux_sysif_regs_t::SWWUTRIG</a></div><div class="ttdeci">reg32_t SWWUTRIG</div><div class="ttdoc">Software Wakeup Triggers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00180">cc26x2_cc13x2_aux.h:180</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a02ca171e2b43069aa6a856e791ebccdc"><div class="ttname"><a href="structaux__timer2__regs__t.html#a02ca171e2b43069aa6a856e791ebccdc">aux_timer2_regs_t::CH3EVCFG</a></div><div class="ttdeci">reg32_t CH3EVCFG</div><div class="ttdoc">Timer 2 Channel 3 Event Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00314">cc26x2_cc13x2_aux.h:314</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a857b73300559a667e111d6e890dde1b2"><div class="ttname"><a href="structaux__sysif__regs__t.html#a857b73300559a667e111d6e890dde1b2">aux_sysif_regs_t::OPMODEREQ</a></div><div class="ttdeci">reg32_t OPMODEREQ</div><div class="ttdoc">Operational Mode Request. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00174">cc26x2_cc13x2_aux.h:174</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_afb5ddb9cbb1012ce007bd042b3b05282"><div class="ttname"><a href="structaux__evctl__regs__t.html#afb5ddb9cbb1012ce007bd042b3b05282">aux_evctl_regs_t::EVSTAT1</a></div><div class="ttdeci">reg32_t EVSTAT1</div><div class="ttdoc">Event Status 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00127">cc26x2_cc13x2_aux.h:127</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a45ac5824cf78c550f146de13a3f220de"><div class="ttname"><a href="structaux__evctl__regs__t.html#a45ac5824cf78c550f146de13a3f220de">aux_evctl_regs_t::__reserved1</a></div><div class="ttdeci">reg32_t __reserved1</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00133">cc26x2_cc13x2_aux.h:133</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a7a779191e4375efc25e9e0affc9e4925"><div class="ttname"><a href="structaux__sysif__regs__t.html#a7a779191e4375efc25e9e0affc9e4925">aux_sysif_regs_t::TIMER2BRIDGE</a></div><div class="ttdeci">reg32_t TIMER2BRIDGE</div><div class="ttdoc">AUX_TIMER2 Bridge. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00216">cc26x2_cc13x2_aux.h:216</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a1e55676922c9492c7d6aaae433a79cbb"><div class="ttname"><a href="structaux__sysif__regs__t.html#a1e55676922c9492c7d6aaae433a79cbb">aux_sysif_regs_t::BATMONBAT</a></div><div class="ttdeci">reg32_t BATMONBAT</div><div class="ttdoc">AON_BATMON Battery Voltage Value. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00211">cc26x2_cc13x2_aux.h:211</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a3b1a122c06906fc88e0b49faaf2335aa"><div class="ttname"><a href="structaux__evctl__regs__t.html#a3b1a122c06906fc88e0b49faaf2335aa">aux_evctl_regs_t::EVSTAT3L</a></div><div class="ttdeci">reg32_t EVSTAT3L</div><div class="ttdoc">Event Status 3 Low. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00151">cc26x2_cc13x2_aux.h:151</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_acf2365d2e204b7ff85214b314d02df37"><div class="ttname"><a href="structaux__sysif__regs__t.html#acf2365d2e204b7ff85214b314d02df37">aux_sysif_regs_t::VECCFG6</a></div><div class="ttdeci">reg32_t VECCFG6</div><div class="ttdoc">Vector Configuration 6. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00190">cc26x2_cc13x2_aux.h:190</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ab6f1aa4adc07a87f6134d7a3f7a21f49"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ab6f1aa4adc07a87f6134d7a3f7a21f49">aux_aiodio_regs_t::IO3PSEL</a></div><div class="ttdeci">reg32_t IO3PSEL</div><div class="ttdoc">I/O 3 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00043">cc26x2_cc13x2_aux.h:43</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_af3d9a9f20b9157ab1467beaa3b7e091c"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#af3d9a9f20b9157ab1467beaa3b7e091c">adi_4_aux_regs_m8_t::MUX4</a></div><div class="ttdeci">reg8_m8_t MUX4</div><div class="ttdoc">Multiplexer 4. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00429">cc26x2_cc13x2_aux.h:429</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_a9258278397d228fe89e1300f95ff3f8c"><div class="ttname"><a href="structaux__timer01__regs__t.html#a9258278397d228fe89e1300f95ff3f8c">aux_timer01_regs_t::T0CFG</a></div><div class="ttdeci">reg32_t T0CFG</div><div class="ttdoc">Timer 0 Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00265">cc26x2_cc13x2_aux.h:265</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_af6f94b4f2853bdb71a14adbe0860a0f9"><div class="ttname"><a href="structaux__sysif__regs__t.html#af6f94b4f2853bdb71a14adbe0860a0f9">aux_sysif_regs_t::VECCFG2</a></div><div class="ttdeci">reg32_t VECCFG2</div><div class="ttdoc">Vector Configuration 2. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00186">cc26x2_cc13x2_aux.h:186</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a8b47f6f39e99b058572c50301c31e19b"><div class="ttname"><a href="structaux__sysif__regs__t.html#a8b47f6f39e99b058572c50301c31e19b">aux_sysif_regs_t::__reserved2</a></div><div class="ttdeci">reg32_t __reserved2</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00212">cc26x2_cc13x2_aux.h:212</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a93cc87d1e431cb7b8a30455f5e212640"><div class="ttname"><a href="structaux__evctl__regs__t.html#a93cc87d1e431cb7b8a30455f5e212640">aux_evctl_regs_t::SCEWEVCFG1</a></div><div class="ttdeci">reg32_t SCEWEVCFG1</div><div class="ttdoc">Sensor Controller Engine Wait Event Configuration 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00131">cc26x2_cc13x2_aux.h:131</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_abd08bafec2c99a85d622d81b8fa167fb"><div class="ttname"><a href="structaux__sysif__regs__t.html#abd08bafec2c99a85d622d81b8fa167fb">aux_sysif_regs_t::PROGWU0CFG</a></div><div class="ttdeci">reg32_t PROGWU0CFG</div><div class="ttdoc">Programmable Wakeup 0 Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00176">cc26x2_cc13x2_aux.h:176</a></div></div>
<div class="ttc" id="group__CC13x2__cmsis_html_ga1ab15dc0d7c1175d8227b85084811329"><div class="ttname"><a href="group__CC13x2__cmsis.html#ga1ab15dc0d7c1175d8227b85084811329">reg8_m8_t</a></div><div class="ttdeci">reg16_t reg8_m8_t</div><div class="ttdoc">Masked 8-bit register. </div><div class="ttdef"><b>Definition:</b> <a href="cc26xx__cc13xx_8h_source.html#l00044">cc26xx_cc13xx.h:44</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_a5cee5a38639fedc0951ed543df3a478c"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#a5cee5a38639fedc0951ed543df3a478c">adi_4_aux_regs_m8_t::ISRC</a></div><div class="ttdeci">reg8_m8_t ISRC</div><div class="ttdoc">Current Source. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00427">cc26x2_cc13x2_aux.h:427</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ad1ef25ee16f60c37f17896e646617ca0"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ad1ef25ee16f60c37f17896e646617ca0">aux_aiodio_regs_t::IOPOE</a></div><div class="ttdeci">reg32_t IOPOE</div><div class="ttdoc">I/O peripheral output enable. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00034">cc26x2_cc13x2_aux.h:34</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a8fa98b17e58f2415f41bee490a7ae558"><div class="ttname"><a href="structaux__sysif__regs__t.html#a8fa98b17e58f2415f41bee490a7ae558">aux_sysif_regs_t::TDCCLKCTL</a></div><div class="ttdeci">reg32_t TDCCLKCTL</div><div class="ttdoc">TDC Counter Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00195">cc26x2_cc13x2_aux.h:195</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_afc00ebe924bd9808c3bfe686f0a9a76d"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#afc00ebe924bd9808c3bfe686f0a9a76d">adi_4_aux_regs_m8_t::MUX3</a></div><div class="ttdeci">reg8_m8_t MUX3</div><div class="ttdoc">Multiplexer 3. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00426">cc26x2_cc13x2_aux.h:426</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_af8db0e316d546c080ea44997e73e43d1"><div class="ttname"><a href="structaux__evctl__regs__t.html#af8db0e316d546c080ea44997e73e43d1">aux_evctl_regs_t::EVSTAT3H</a></div><div class="ttdeci">reg32_t EVSTAT3H</div><div class="ttdoc">Event Status 3 High. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00152">cc26x2_cc13x2_aux.h:152</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a6fad180d23be634830bbb38bcc7b4828"><div class="ttname"><a href="structaux__timer2__regs__t.html#a6fad180d23be634830bbb38bcc7b4828">aux_timer2_regs_t::CH3PCC</a></div><div class="ttdeci">reg32_t CH3PCC</div><div class="ttdoc">Timer 2 Channel 3 Pipeline Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00316">cc26x2_cc13x2_aux.h:316</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_add21462860a9e021e828d0c04c4c3155"><div class="ttname"><a href="structaux__evctl__regs__t.html#add21462860a9e021e828d0c04c4c3155">aux_evctl_regs_t::EVSTAT1H</a></div><div class="ttdeci">reg32_t EVSTAT1H</div><div class="ttdoc">Event Status 1 High. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00148">cc26x2_cc13x2_aux.h:148</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a9d166d82f72354a7bbcc5cc1469354b6"><div class="ttname"><a href="structaux__evctl__regs__t.html#a9d166d82f72354a7bbcc5cc1469354b6">aux_evctl_regs_t::EVSTAT2</a></div><div class="ttdeci">reg32_t EVSTAT2</div><div class="ttdoc">Event Status 2. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00128">cc26x2_cc13x2_aux.h:128</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a9e2b82b47cdb6c42daffca25724c3f6f"><div class="ttname"><a href="structaux__evctl__regs__t.html#a9e2b82b47cdb6c42daffca25724c3f6f">aux_evctl_regs_t::EVTOAONFLAGS</a></div><div class="ttdeci">reg32_t EVTOAONFLAGS</div><div class="ttdoc">Events To AON Flags. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00135">cc26x2_cc13x2_aux.h:135</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a742d83c0b0640d0ab29e3d6f64658e51"><div class="ttname"><a href="structaux__sysif__regs__t.html#a742d83c0b0640d0ab29e3d6f64658e51">aux_sysif_regs_t::TDCREFCLKCTL</a></div><div class="ttdeci">reg32_t TDCREFCLKCTL</div><div class="ttdoc">TDC Reference Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00196">cc26x2_cc13x2_aux.h:196</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a1ce604f83bd9396d7dfceb9ceefb2145"><div class="ttname"><a href="structaux__evctl__regs__t.html#a1ce604f83bd9396d7dfceb9ceefb2145">aux_evctl_regs_t::EVOBSCFG</a></div><div class="ttdeci">reg32_t EVOBSCFG</div><div class="ttdoc">Event Observation Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00142">cc26x2_cc13x2_aux.h:142</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_a824d3507d3e1855cbd99492f9a25b3c6"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#a824d3507d3e1855cbd99492f9a25b3c6">adi_4_aux_regs_m8_t::MUX1</a></div><div class="ttdeci">reg8_m8_t MUX1</div><div class="ttdoc">Multiplexer 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00424">cc26x2_cc13x2_aux.h:424</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_a052f614308270f59d5f355b017a93e47"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#a052f614308270f59d5f355b017a93e47">adi_4_aux_regs_m8_t::MUX0</a></div><div class="ttdeci">reg8_m8_t MUX0</div><div class="ttdoc">Multiplexer 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00423">cc26x2_cc13x2_aux.h:423</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a9f246723e627e881366edfd76bfec4cb"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a9f246723e627e881366edfd76bfec4cb">aux_aiodio_regs_t::IO6PSEL</a></div><div class="ttdeci">reg32_t IO6PSEL</div><div class="ttdoc">I/O 6 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00046">cc26x2_cc13x2_aux.h:46</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a11146c4d65dfac1c042093a830495fa8"><div class="ttname"><a href="structaux__evctl__regs__t.html#a11146c4d65dfac1c042093a830495fa8">aux_evctl_regs_t::EVTOMCUFLAGS</a></div><div class="ttdeci">reg32_t EVTOMCUFLAGS</div><div class="ttdoc">Events to MCU Flags. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00138">cc26x2_cc13x2_aux.h:138</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_abb98fe4a57c2d362f57693dd72b7d533"><div class="ttname"><a href="structaux__aiodio__regs__t.html#abb98fe4a57c2d362f57693dd72b7d533">aux_aiodio_regs_t::IO4PSEL</a></div><div class="ttdeci">reg32_t IO4PSEL</div><div class="ttdoc">I/O 4 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00044">cc26x2_cc13x2_aux.h:44</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a12fe38c6c6e003056720381340941eb9"><div class="ttname"><a href="structaux__sysif__regs__t.html#a12fe38c6c6e003056720381340941eb9">aux_sysif_regs_t::VECCFG3</a></div><div class="ttdeci">reg32_t VECCFG3</div><div class="ttdoc">Vector Configuration 3. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00187">cc26x2_cc13x2_aux.h:187</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html"><div class="ttname"><a href="structaux__sysif__regs__t.html">aux_sysif_regs_t</a></div><div class="ttdoc">AUX_SYSIF registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00173">cc26x2_cc13x2_aux.h:173</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a3f722f96de32cf9f8e77ff1b2883efab"><div class="ttname"><a href="structaux__timer2__regs__t.html#a3f722f96de32cf9f8e77ff1b2883efab">aux_timer2_regs_t::CH1CCFG</a></div><div class="ttdeci">reg32_t CH1CCFG</div><div class="ttdoc">Timer 2 Channel 1 Capture Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00307">cc26x2_cc13x2_aux.h:307</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a33653c32f96bf36a87d21c7e13fce780"><div class="ttname"><a href="structaux__sysif__regs__t.html#a33653c32f96bf36a87d21c7e13fce780">aux_sysif_regs_t::TIMER2CLKSTAT</a></div><div class="ttdeci">reg32_t TIMER2CLKSTAT</div><div class="ttdoc">AUX_TIMER2 Clock Status. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00198">cc26x2_cc13x2_aux.h:198</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_a116de2aea094fe17c95fd8a633da756f"><div class="ttname"><a href="structaux__anaif__regs__t.html#a116de2aea094fe17c95fd8a633da756f">aux_anaif_regs_t::DACSMPLCFG0</a></div><div class="ttdeci">reg32_t DACSMPLCFG0</div><div class="ttdoc">DAC Sample Configuration 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00379">cc26x2_cc13x2_aux.h:379</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_ab978c6d198033c3b7e7711e04f5847e3"><div class="ttname"><a href="structaux__timer2__regs__t.html#ab978c6d198033c3b7e7711e04f5847e3">aux_timer2_regs_t::CH2PCC</a></div><div class="ttdeci">reg32_t CH2PCC</div><div class="ttdoc">Timer 2 Channel 2 Pipeline Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00312">cc26x2_cc13x2_aux.h:312</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html">adi_4_aux_regs_m8_t</a></div><div class="ttdoc">ADI_4_AUX registers using masked 8-bit access. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00422">cc26x2_cc13x2_aux.h:422</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a09e6b6b09b460db5b20e7260fdab0f92"><div class="ttname"><a href="structaux__evctl__regs__t.html#a09e6b6b09b460db5b20e7260fdab0f92">aux_evctl_regs_t::EVSTAT0L</a></div><div class="ttdeci">reg32_t EVSTAT0L</div><div class="ttdoc">Event Status 0 Low. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00145">cc26x2_cc13x2_aux.h:145</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_ab0133b35cc2c92b7711be19d272f7a60"><div class="ttname"><a href="structaux__tdc__regs__t.html#ab0133b35cc2c92b7711be19d272f7a60">aux_tdc_regs_t::PRECNTR</a></div><div class="ttdeci">reg32_t PRECNTR</div><div class="ttdoc">Prescaler counter. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00104">cc26x2_cc13x2_aux.h:104</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_a2dbe919c194c92f8dd82432cfc29df06"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#a2dbe919c194c92f8dd82432cfc29df06">adi_4_aux_regs_m8_t::ADCREF1</a></div><div class="ttdeci">reg8_m8_t ADCREF1</div><div class="ttdoc">ADC Reference 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00433">cc26x2_cc13x2_aux.h:433</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a2c554a5a61e56b320ef0d199cc2a9933"><div class="ttname"><a href="structaux__evctl__regs__t.html#a2c554a5a61e56b320ef0d199cc2a9933">aux_evctl_regs_t::SCEWEVCFG0</a></div><div class="ttdeci">reg32_t SCEWEVCFG0</div><div class="ttdoc">Sensor Controller Engine Wait Event Configuration 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00130">cc26x2_cc13x2_aux.h:130</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_aaef242759b9b3ae2c1fef94ef61133b3"><div class="ttname"><a href="structaux__sysif__regs__t.html#aaef242759b9b3ae2c1fef94ef61133b3">aux_sysif_regs_t::WUGATE</a></div><div class="ttdeci">reg32_t WUGATE</div><div class="ttdoc">Wakeup Gate. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00183">cc26x2_cc13x2_aux.h:183</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a181de75d6173251c8caea04e4ca1e828"><div class="ttname"><a href="structaux__sysif__regs__t.html#a181de75d6173251c8caea04e4ca1e828">aux_sysif_regs_t::VECCFG0</a></div><div class="ttdeci">reg32_t VECCFG0</div><div class="ttdoc">Vector Configuration 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00184">cc26x2_cc13x2_aux.h:184</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html"><div class="ttname"><a href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a></div><div class="ttdoc">AUX_AIODIO registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00031">cc26x0_aux.h:31</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html"><div class="ttname"><a href="structaux__smph__regs__t.html">aux_smph_regs_t</a></div><div class="ttdoc">AUX_SMPH registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00182">cc26x0_aux.h:182</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html"><div class="ttname"><a href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a></div><div class="ttdoc">AUX_TDC registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00055">cc26x0_aux.h:55</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a08225ca24a5d79c00ffc77aa3451e07a"><div class="ttname"><a href="structaux__sysif__regs__t.html#a08225ca24a5d79c00ffc77aa3451e07a">aux_sysif_regs_t::PEROPRATE</a></div><div class="ttdeci">reg32_t PEROPRATE</div><div class="ttdoc">Peripheral Operational Rate. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00193">cc26x2_cc13x2_aux.h:193</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_ae3214489fcdd14c9977b164cc6444c0d"><div class="ttname"><a href="structaux__evctl__regs__t.html#ae3214489fcdd14c9977b164cc6444c0d">aux_evctl_regs_t::SWEVSET</a></div><div class="ttdeci">reg32_t SWEVSET</div><div class="ttdoc">Software Event Set. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00134">cc26x2_cc13x2_aux.h:134</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a3f91712114ba875f944ea229c1121d39"><div class="ttname"><a href="structaux__sysif__regs__t.html#a3f91712114ba875f944ea229c1121d39">aux_sysif_regs_t::TIMERHALT</a></div><div class="ttdeci">reg32_t TIMERHALT</div><div class="ttdoc">Timer Halt. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00214">cc26x2_cc13x2_aux.h:214</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_aa8fa46354d2e69ec661560b700c7ceec"><div class="ttname"><a href="structaux__sysif__regs__t.html#aa8fa46354d2e69ec661560b700c7ceec">aux_sysif_regs_t::RTCEVCLR</a></div><div class="ttdeci">reg32_t RTCEVCLR</div><div class="ttdoc">AON_RTC Event Clear. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00210">cc26x2_cc13x2_aux.h:210</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_a17b7895309fcf69166881e24bd17a7d3"><div class="ttname"><a href="structaux__anaif__regs__t.html#a17b7895309fcf69166881e24bd17a7d3">aux_anaif_regs_t::DACSMPLCFG1</a></div><div class="ttdeci">reg32_t DACSMPLCFG1</div><div class="ttdoc">DAC Sample Configuration 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00380">cc26x2_cc13x2_aux.h:380</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_afc0a1f7d76666a125bf0e1f5a7656b08"><div class="ttname"><a href="structaux__timer2__regs__t.html#afc0a1f7d76666a125bf0e1f5a7656b08">aux_timer2_regs_t::PULSETRIG</a></div><div class="ttdeci">reg32_t PULSETRIG</div><div class="ttdoc">Timer 2 Pulse Trigger. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00300">cc26x2_cc13x2_aux.h:300</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_af7e2e79a99d46dbad471d86dd18cd39c"><div class="ttname"><a href="structadi__4__aux__regs__t.html#af7e2e79a99d46dbad471d86dd18cd39c">adi_4_aux_regs_t::LPMBIAS</a></div><div class="ttdeci">reg8_t LPMBIAS</div><div class="ttdoc">Internal. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00416">cc26x2_cc13x2_aux.h:416</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_af4d1f4328c46bd45a6729dd98b5ec8f4"><div class="ttname"><a href="structaux__sysif__regs__t.html#af4d1f4328c46bd45a6729dd98b5ec8f4">aux_sysif_regs_t::WUFLAGS</a></div><div class="ttdeci">reg32_t WUFLAGS</div><div class="ttdoc">Wakeup Flags. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00181">cc26x2_cc13x2_aux.h:181</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a4a8f9499b7c58e804fa4a67fa9126733"><div class="ttname"><a href="structaux__sysif__regs__t.html#a4a8f9499b7c58e804fa4a67fa9126733">aux_sysif_regs_t::TIMER2CLKSWITCH</a></div><div class="ttdeci">reg32_t TIMER2CLKSWITCH</div><div class="ttdoc">AUX_TIMER2 Clock Switch. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00199">cc26x2_cc13x2_aux.h:199</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a1c3466901c862a035eed331684abd7f9"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a1c3466901c862a035eed331684abd7f9">aux_aiodio_regs_t::IO1PSEL</a></div><div class="ttdeci">reg32_t IO1PSEL</div><div class="ttdoc">I/O 1 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00041">cc26x2_cc13x2_aux.h:41</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a92eac999200f27cd8480072d4f8a3e6b"><div class="ttname"><a href="structaux__sysif__regs__t.html#a92eac999200f27cd8480072d4f8a3e6b">aux_sysif_regs_t::RTCSUBSECINCCTL</a></div><div class="ttdeci">reg32_t RTCSUBSECINCCTL</div><div class="ttdoc">Real Time Counter Sub Second Increment Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00207">cc26x2_cc13x2_aux.h:207</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a0bea2fcc35f0d77cf242343be7105392"><div class="ttname"><a href="structaux__evctl__regs__t.html#a0bea2fcc35f0d77cf242343be7105392">aux_evctl_regs_t::DMACTL</a></div><div class="ttdeci">reg32_t DMACTL</div><div class="ttdoc">Direct Memory Access Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00132">cc26x2_cc13x2_aux.h:132</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a074fae056146606cd8052b52b52ceb6f"><div class="ttname"><a href="structaux__timer2__regs__t.html#a074fae056146606cd8052b52b52ceb6f">aux_timer2_regs_t::CH1CC</a></div><div class="ttdeci">reg32_t CH1CC</div><div class="ttdoc">Timer 2 Channel 1 Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00309">cc26x2_cc13x2_aux.h:309</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a1a37055214a70ee18c81133bedc775d7"><div class="ttname"><a href="structaux__evctl__regs__t.html#a1a37055214a70ee18c81133bedc775d7">aux_evctl_regs_t::COMBEVTOMCUMASK</a></div><div class="ttdeci">reg32_t COMBEVTOMCUMASK</div><div class="ttdoc">Combined Event To MCU Mask. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00141">cc26x2_cc13x2_aux.h:141</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_ad0efa236390e719288c26a2551b1d8ba"><div class="ttname"><a href="structaux__sysif__regs__t.html#ad0efa236390e719288c26a2551b1d8ba">aux_sysif_regs_t::CLKSHIFTDET</a></div><div class="ttdeci">reg32_t CLKSHIFTDET</div><div class="ttdoc">Clock Shift Detection. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00202">cc26x2_cc13x2_aux.h:202</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_aad1211f47df1d2382d02982552fc9413"><div class="ttname"><a href="structaux__timer2__regs__t.html#aad1211f47df1d2382d02982552fc9413">aux_timer2_regs_t::CTL</a></div><div class="ttdeci">reg32_t CTL</div><div class="ttdoc">Timer 2 Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00294">cc26x2_cc13x2_aux.h:294</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a7fb1e2ce592020bdaec271a9656395fd"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a7fb1e2ce592020bdaec271a9656395fd">aux_aiodio_regs_t::IOMODEL</a></div><div class="ttdeci">reg32_t IOMODEL</div><div class="ttdoc">Input output mode low. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00049">cc26x2_cc13x2_aux.h:49</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_afc72b2ad0114e7b0b8fd6c9a1640cc56"><div class="ttname"><a href="structaux__anaif__regs__t.html#afc72b2ad0114e7b0b8fd6c9a1640cc56">aux_anaif_regs_t::LPMBIASCTL</a></div><div class="ttdeci">reg32_t LPMBIASCTL</div><div class="ttdoc">Low-Power Mode Bias Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00377">cc26x2_cc13x2_aux.h:377</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a3a704ea481e7a7c04e8b77e4ef72bf1a"><div class="ttname"><a href="structaux__timer2__regs__t.html#a3a704ea481e7a7c04e8b77e4ef72bf1a">aux_timer2_regs_t::PRECFG</a></div><div class="ttdeci">reg32_t PRECFG</div><div class="ttdoc">Timer 2 Prescaler Config. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00298">cc26x2_cc13x2_aux.h:298</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a60e7b8352afd5536b08a0430f94a2b6a"><div class="ttname"><a href="structaux__evctl__regs__t.html#a60e7b8352afd5536b08a0430f94a2b6a">aux_evctl_regs_t::EVTOMCUFLAGSCLR</a></div><div class="ttdeci">reg32_t EVTOMCUFLAGSCLR</div><div class="ttdoc">Events To MCU Flags Clear. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00140">cc26x2_cc13x2_aux.h:140</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_ad1876073b073e7c96997faf0bf384031"><div class="ttname"><a href="structaux__sysif__regs__t.html#ad1876073b073e7c96997faf0bf384031">aux_sysif_regs_t::ADCCLKCTL</a></div><div class="ttdeci">reg32_t ADCCLKCTL</div><div class="ttdoc">ADC Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00194">cc26x2_cc13x2_aux.h:194</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_a55064524d86a6aeda9debdb532f293a3"><div class="ttname"><a href="structaux__timer01__regs__t.html#a55064524d86a6aeda9debdb532f293a3">aux_timer01_regs_t::T1CNTR</a></div><div class="ttdeci">reg32_t T1CNTR</div><div class="ttdoc">Timer 0 Counter. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00272">cc26x2_cc13x2_aux.h:272</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_ab2d5600f61f7129ea37883a324f0f661"><div class="ttname"><a href="structaux__timer2__regs__t.html#ab2d5600f61f7129ea37883a324f0f661">aux_timer2_regs_t::CH0EVCFG</a></div><div class="ttdeci">reg32_t CH0EVCFG</div><div class="ttdoc">Timer 2 Channel 0 Event Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00302">cc26x2_cc13x2_aux.h:302</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a48fbc6680d473dbfed310bd7df8bd9ab"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a48fbc6680d473dbfed310bd7df8bd9ab">aux_aiodio_regs_t::IO2PSEL</a></div><div class="ttdeci">reg32_t IO2PSEL</div><div class="ttdoc">I/O 2 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00042">cc26x2_cc13x2_aux.h:42</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_aa7ba304607fcd1114d766fb75c1dc072"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#aa7ba304607fcd1114d766fb75c1dc072">adi_4_aux_regs_m8_t::COMP</a></div><div class="ttdeci">reg8_m8_t COMP</div><div class="ttdoc">Comparator. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00428">cc26x2_cc13x2_aux.h:428</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_ad493bb2278fcd461523e001ad73f7415"><div class="ttname"><a href="structaux__sysif__regs__t.html#ad493bb2278fcd461523e001ad73f7415">aux_sysif_regs_t::__reserved1</a></div><div class="ttdeci">reg32_t __reserved1</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00201">cc26x2_cc13x2_aux.h:201</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_a0d1b9ed29bf4fef65b2cd92204337ecd"><div class="ttname"><a href="structaux__anaif__regs__t.html#a0d1b9ed29bf4fef65b2cd92204337ecd">aux_anaif_regs_t::DACSMPLCTL</a></div><div class="ttdeci">reg32_t DACSMPLCTL</div><div class="ttdoc">DAC Sample Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00378">cc26x2_cc13x2_aux.h:378</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a69c5e45785cace348068a524345595f5"><div class="ttname"><a href="structaux__sysif__regs__t.html#a69c5e45785cace348068a524345595f5">aux_sysif_regs_t::PROGWU1CFG</a></div><div class="ttdeci">reg32_t PROGWU1CFG</div><div class="ttdoc">Programmable Wakeup 1 Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00177">cc26x2_cc13x2_aux.h:177</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a50e40b9c2253a949d9ad1b37bf611f8e"><div class="ttname"><a href="structaux__evctl__regs__t.html#a50e40b9c2253a949d9ad1b37bf611f8e">aux_evctl_regs_t::EVSTAT0</a></div><div class="ttdeci">reg32_t EVSTAT0</div><div class="ttdoc">Event Status 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00126">cc26x2_cc13x2_aux.h:126</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_aeb81a4093a878aa7dc75fcdc956db0b3"><div class="ttname"><a href="structaux__timer01__regs__t.html#aeb81a4093a878aa7dc75fcdc956db0b3">aux_timer01_regs_t::T0TARGET</a></div><div class="ttdeci">reg32_t T0TARGET</div><div class="ttdoc">Timer 0 Target. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00267">cc26x2_cc13x2_aux.h:267</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_a5590754df5ae17cbd67735be978e071f"><div class="ttname"><a href="structaux__timer01__regs__t.html#a5590754df5ae17cbd67735be978e071f">aux_timer01_regs_t::T0CTL</a></div><div class="ttdeci">reg32_t T0CTL</div><div class="ttdoc">Timer 0 Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00266">cc26x2_cc13x2_aux.h:266</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a83e22e55ff55bb63b31c2096d09c9e9f"><div class="ttname"><a href="structaux__timer2__regs__t.html#a83e22e55ff55bb63b31c2096d09c9e9f">aux_timer2_regs_t::CH2CCFG</a></div><div class="ttdeci">reg32_t CH2CCFG</div><div class="ttdoc">Timer 2 Channel 2 Capture Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00311">cc26x2_cc13x2_aux.h:311</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_adab555793d5199789557bdee523c3f0d"><div class="ttname"><a href="structaux__timer01__regs__t.html#adab555793d5199789557bdee523c3f0d">aux_timer01_regs_t::T1TARGET</a></div><div class="ttdeci">reg32_t T1TARGET</div><div class="ttdoc">Timer 1 Target. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00270">cc26x2_cc13x2_aux.h:270</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a743068327dc7264d76674e3160656fae"><div class="ttname"><a href="structaux__sysif__regs__t.html#a743068327dc7264d76674e3160656fae">aux_sysif_regs_t::RTCSEC</a></div><div class="ttdeci">reg32_t RTCSEC</div><div class="ttdoc">Real Time Counter Second. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00208">cc26x2_cc13x2_aux.h:208</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html"><div class="ttname"><a href="structaux__timer01__regs__t.html">aux_timer01_regs_t</a></div><div class="ttdoc">AUX_TIMER01 registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00264">cc26x2_cc13x2_aux.h:264</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a62511e094a6e81e67950f7082b8650f0"><div class="ttname"><a href="structaux__evctl__regs__t.html#a62511e094a6e81e67950f7082b8650f0">aux_evctl_regs_t::EVTOMCUPOL</a></div><div class="ttdeci">reg32_t EVTOMCUPOL</div><div class="ttdoc">Event To MCU Polarity. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00139">cc26x2_cc13x2_aux.h:139</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_a9c94ed8a7a967048caef1f2816bb4ece"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#a9c94ed8a7a967048caef1f2816bb4ece">adi_4_aux_regs_m8_t::LPMBIAS</a></div><div class="ttdeci">reg8_m8_t LPMBIAS</div><div class="ttdoc">Internal. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00435">cc26x2_cc13x2_aux.h:435</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a640d29b50cb0fd1d294aaa733b6edfaf"><div class="ttname"><a href="structaux__sysif__regs__t.html#a640d29b50cb0fd1d294aaa733b6edfaf">aux_sysif_regs_t::TIMER2DBGCTL</a></div><div class="ttdeci">reg32_t TIMER2DBGCTL</div><div class="ttdoc">AUX_TIMER2 Debug Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00200">cc26x2_cc13x2_aux.h:200</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_ad4f583b816bde3b53305ace4f1ca3ce5"><div class="ttname"><a href="structaux__sysif__regs__t.html#ad4f583b816bde3b53305ace4f1ca3ce5">aux_sysif_regs_t::PROGWU2CFG</a></div><div class="ttdeci">reg32_t PROGWU2CFG</div><div class="ttdoc">Programmable Wakeup 2 Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00178">cc26x2_cc13x2_aux.h:178</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_ae9bd394f248bd29ab0047cd6b9951428"><div class="ttname"><a href="structaux__sysif__regs__t.html#ae9bd394f248bd29ab0047cd6b9951428">aux_sysif_regs_t::WUFLAGSCLR</a></div><div class="ttdeci">reg32_t WUFLAGSCLR</div><div class="ttdoc">Wakeup Flags Clear. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00182">cc26x2_cc13x2_aux.h:182</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a69c51f6c9baf3afacbd1dc69fad078b7"><div class="ttname"><a href="structaux__sysif__regs__t.html#a69c51f6c9baf3afacbd1dc69fad078b7">aux_sysif_regs_t::RTCSUBSECINC0</a></div><div class="ttdeci">reg32_t RTCSUBSECINC0</div><div class="ttdoc">Real Time Counter Sub Second Increment 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00205">cc26x2_cc13x2_aux.h:205</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_ac8f7ccf502893f8e56f60e84faee3549"><div class="ttname"><a href="structaux__evctl__regs__t.html#ac8f7ccf502893f8e56f60e84faee3549">aux_evctl_regs_t::MANUAL</a></div><div class="ttdeci">reg32_t MANUAL</div><div class="ttdoc">Manual. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00144">cc26x2_cc13x2_aux.h:144</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html"><div class="ttname"><a href="structaux__timer2__regs__t.html">aux_timer2_regs_t</a></div><div class="ttdoc">AUX_TIMER2 registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00293">cc26x2_cc13x2_aux.h:293</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a991876e3367a7a24ddcbb55d9ab649fa"><div class="ttname"><a href="structaux__sysif__regs__t.html#a991876e3367a7a24ddcbb55d9ab649fa">aux_sysif_regs_t::RTCSUBSEC</a></div><div class="ttdeci">reg32_t RTCSUBSEC</div><div class="ttdoc">Real Time Counter Sub-Second. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00209">cc26x2_cc13x2_aux.h:209</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_ac2c2e2f5e06fd2894fae64f76b8c705b"><div class="ttname"><a href="structaux__evctl__regs__t.html#ac2c2e2f5e06fd2894fae64f76b8c705b">aux_evctl_regs_t::EVSTAT3</a></div><div class="ttdeci">reg32_t EVSTAT3</div><div class="ttdoc">Event Status 3. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00129">cc26x2_cc13x2_aux.h:129</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_aa10b6bbcbf439352a6bfc3d6e3891c1d"><div class="ttname"><a href="structaux__sysif__regs__t.html#aa10b6bbcbf439352a6bfc3d6e3891c1d">aux_sysif_regs_t::SWPWRPROF</a></div><div class="ttdeci">reg32_t SWPWRPROF</div><div class="ttdoc">Software Power Profiler. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00217">cc26x2_cc13x2_aux.h:217</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_aa25bc2996bd6ec99bd37b4f66bb1709c"><div class="ttname"><a href="structaux__timer2__regs__t.html#aa25bc2996bd6ec99bd37b4f66bb1709c">aux_timer2_regs_t::SHDWTARGET</a></div><div class="ttdeci">reg32_t SHDWTARGET</div><div class="ttdoc">Timer 2 Shadow Target. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00296">cc26x2_cc13x2_aux.h:296</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a0e55c1ea1b754fa89b18dbc1e8f7f425"><div class="ttname"><a href="structaux__evctl__regs__t.html#a0e55c1ea1b754fa89b18dbc1e8f7f425">aux_evctl_regs_t::EVSTAT0H</a></div><div class="ttdeci">reg32_t EVSTAT0H</div><div class="ttdoc">Event Status 0 High. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00146">cc26x2_cc13x2_aux.h:146</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a5fc17409765c413ab634abb13300f8aa"><div class="ttname"><a href="structaux__sysif__regs__t.html#a5fc17409765c413ab634abb13300f8aa">aux_sysif_regs_t::RECHARGETRIG</a></div><div class="ttdeci">reg32_t RECHARGETRIG</div><div class="ttdoc">VDDR Recharge Trigger. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00203">cc26x2_cc13x2_aux.h:203</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a8381dbf5f2054beb9f9d7105ca7b6a7c"><div class="ttname"><a href="structaux__timer2__regs__t.html#a8381dbf5f2054beb9f9d7105ca7b6a7c">aux_timer2_regs_t::TARGET</a></div><div class="ttdeci">reg32_t TARGET</div><div class="ttdoc">Timer 2 Target. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00295">cc26x2_cc13x2_aux.h:295</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a58e425f13314622608d9e3135fa166de"><div class="ttname"><a href="structaux__sysif__regs__t.html#a58e425f13314622608d9e3135fa166de">aux_sysif_regs_t::BATMONTEMP</a></div><div class="ttdeci">reg32_t BATMONTEMP</div><div class="ttdoc">AON_BATMON Temperature Value. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00213">cc26x2_cc13x2_aux.h:213</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html"><div class="ttname"><a href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a></div><div class="ttdoc">AUX_ANAIF registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00206">cc26x0_aux.h:206</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_ace73b4db86e571ecf851f667cbd2b866"><div class="ttname"><a href="structaux__timer2__regs__t.html#ace73b4db86e571ecf851f667cbd2b866">aux_timer2_regs_t::CH0PCC</a></div><div class="ttdeci">reg32_t CH0PCC</div><div class="ttdoc">Timer 2 Channel 0 Pipeline Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00304">cc26x2_cc13x2_aux.h:304</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a186b95260ff49036d0a3e069f402d745"><div class="ttname"><a href="structaux__timer2__regs__t.html#a186b95260ff49036d0a3e069f402d745">aux_timer2_regs_t::CH0CC</a></div><div class="ttdeci">reg32_t CH0CC</div><div class="ttdoc">Timer 2 Channel 0 Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00305">cc26x2_cc13x2_aux.h:305</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a7c723d2ff6872db17246611ed4caebff"><div class="ttname"><a href="structaux__evctl__regs__t.html#a7c723d2ff6872db17246611ed4caebff">aux_evctl_regs_t::EVTOAONPOL</a></div><div class="ttdeci">reg32_t EVTOAONPOL</div><div class="ttdoc">Events To AON Polarity. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00136">cc26x2_cc13x2_aux.h:136</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a6a2ab18a07c2fbeb921d7901dec36c8f"><div class="ttname"><a href="structaux__sysif__regs__t.html#a6a2ab18a07c2fbeb921d7901dec36c8f">aux_sysif_regs_t::TIMER2CLKCTL</a></div><div class="ttdeci">reg32_t TIMER2CLKCTL</div><div class="ttdoc">AUX_TIMER2 Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00197">cc26x2_cc13x2_aux.h:197</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html"><div class="ttname"><a href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a></div><div class="ttdoc">AUX_EVCTL registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00125">cc26x2_cc13x2_aux.h:125</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a2aaefdc6b9813bf5b262954ebb4fc6a1"><div class="ttname"><a href="structaux__timer2__regs__t.html#a2aaefdc6b9813bf5b262954ebb4fc6a1">aux_timer2_regs_t::CH2CC</a></div><div class="ttdeci">reg32_t CH2CC</div><div class="ttdoc">Timer 2 Channel 2 Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00313">cc26x2_cc13x2_aux.h:313</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_abcefe89758ecdc191a5c2f0d48a83585"><div class="ttname"><a href="structaux__sysif__regs__t.html#abcefe89758ecdc191a5c2f0d48a83585">aux_sysif_regs_t::OPMODEACK</a></div><div class="ttdeci">reg32_t OPMODEACK</div><div class="ttdoc">Operational Mode Acknowledgement. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00175">cc26x2_cc13x2_aux.h:175</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_a7c8a1aad82f36f12a97b15481b112249"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#a7c8a1aad82f36f12a97b15481b112249">adi_4_aux_regs_m8_t::ADC1</a></div><div class="ttdeci">reg8_m8_t ADC1</div><div class="ttdoc">ADC Control 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00431">cc26x2_cc13x2_aux.h:431</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_ae60e654ee9fdd37a1d87d6a7aa3debc4"><div class="ttname"><a href="structaux__anaif__regs__t.html#ae60e654ee9fdd37a1d87d6a7aa3debc4">aux_anaif_regs_t::DACCTL</a></div><div class="ttdeci">reg32_t DACCTL</div><div class="ttdoc">DAC Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00376">cc26x2_cc13x2_aux.h:376</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a475532cdfe004485f3036eec0d321e66"><div class="ttname"><a href="structaux__sysif__regs__t.html#a475532cdfe004485f3036eec0d321e66">aux_sysif_regs_t::VECCFG7</a></div><div class="ttdeci">reg32_t VECCFG7</div><div class="ttdoc">Vector Configuration 7. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00191">cc26x2_cc13x2_aux.h:191</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_af6e77a90daddba47b0511b70b80a8656"><div class="ttname"><a href="structaux__evctl__regs__t.html#af6e77a90daddba47b0511b70b80a8656">aux_evctl_regs_t::EVTOAONFLAGSCLR</a></div><div class="ttdeci">reg32_t EVTOAONFLAGSCLR</div><div class="ttdoc">Events To AON Clear. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00137">cc26x2_cc13x2_aux.h:137</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a92e8e97d6f2ab9a2045ad23e6f953ae8"><div class="ttname"><a href="structaux__timer2__regs__t.html#a92e8e97d6f2ab9a2045ad23e6f953ae8">aux_timer2_regs_t::CH2EVCFG</a></div><div class="ttdeci">reg32_t CH2EVCFG</div><div class="ttdoc">Timer 2 Channel 2 Event Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00310">cc26x2_cc13x2_aux.h:310</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a1a0bf92aa7beb18555fc9ee515e6dd0b"><div class="ttname"><a href="structaux__sysif__regs__t.html#a1a0bf92aa7beb18555fc9ee515e6dd0b">aux_sysif_regs_t::VECCFG1</a></div><div class="ttdeci">reg32_t VECCFG1</div><div class="ttdoc">Vector Configuration 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00185">cc26x2_cc13x2_aux.h:185</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_ab994092b524134420cf0c5b20c6f81fe"><div class="ttname"><a href="structaux__timer2__regs__t.html#ab994092b524134420cf0c5b20c6f81fe">aux_timer2_regs_t::EVCTL</a></div><div class="ttdeci">reg32_t EVCTL</div><div class="ttdoc">Timer 2 Event Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00299">cc26x2_cc13x2_aux.h:299</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_ab917d033fa7f6cbeac3e92294558fce8"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#ab917d033fa7f6cbeac3e92294558fce8">adi_4_aux_regs_m8_t::ADCREF0</a></div><div class="ttdeci">reg8_m8_t ADCREF0</div><div class="ttdoc">ADC Reference 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00432">cc26x2_cc13x2_aux.h:432</a></div></div>
<div class="ttc" id="cc26xx__cc13xx_8h_html"><div class="ttname"><a href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a></div><div class="ttdoc">CC26xx, CC13xx definitions. </div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_aabd124362bbd15da57fb17f41bbe9cc9"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#aabd124362bbd15da57fb17f41bbe9cc9">adi_4_aux_regs_m8_t::MUX2</a></div><div class="ttdeci">reg8_m8_t MUX2</div><div class="ttdoc">Multiplexer 2. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00425">cc26x2_cc13x2_aux.h:425</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_ac890d2ac51fc99e0c358aa839867278f"><div class="ttname"><a href="structaux__sysif__regs__t.html#ac890d2ac51fc99e0c358aa839867278f">aux_sysif_regs_t::RECHARGEDET</a></div><div class="ttdeci">reg32_t RECHARGEDET</div><div class="ttdoc">VDDR Recharge Detection. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00204">cc26x2_cc13x2_aux.h:204</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_a268ece136a60a17468671af215502188"><div class="ttname"><a href="structaux__anaif__regs__t.html#a268ece136a60a17468671af215502188">aux_anaif_regs_t::DACSTAT</a></div><div class="ttdeci">reg32_t DACSTAT</div><div class="ttdoc">DAC Status. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00382">cc26x2_cc13x2_aux.h:382</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a78767ec503327741263f5d00a779ade9"><div class="ttname"><a href="structaux__evctl__regs__t.html#a78767ec503327741263f5d00a779ade9">aux_evctl_regs_t::PROGDLY</a></div><div class="ttdeci">reg32_t PROGDLY</div><div class="ttdoc">Programmable Delay. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00143">cc26x2_cc13x2_aux.h:143</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ab2e675f252214dc898a845d7fdd0204b"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ab2e675f252214dc898a845d7fdd0204b">aux_aiodio_regs_t::IO0PSEL</a></div><div class="ttdeci">reg32_t IO0PSEL</div><div class="ttdoc">I/O 0 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00040">cc26x2_cc13x2_aux.h:40</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_ad8bb9a09483fc81f20086deba8b67517"><div class="ttname"><a href="structaux__anaif__regs__t.html#ad8bb9a09483fc81f20086deba8b67517">aux_anaif_regs_t::DACVALUE</a></div><div class="ttdeci">reg32_t DACVALUE</div><div class="ttdoc">DAC Value. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00381">cc26x2_cc13x2_aux.h:381</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_a2cda4a2cb612c357dfba97515e1307ff"><div class="ttname"><a href="structaux__timer01__regs__t.html#a2cda4a2cb612c357dfba97515e1307ff">aux_timer01_regs_t::T0CNTR</a></div><div class="ttdeci">reg32_t T0CNTR</div><div class="ttdoc">Timer 0 Counter. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00268">cc26x2_cc13x2_aux.h:268</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a5aede9c1dedc850f774750e28fbe40ba"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a5aede9c1dedc850f774750e28fbe40ba">aux_aiodio_regs_t::IO5PSEL</a></div><div class="ttdeci">reg32_t IO5PSEL</div><div class="ttdoc">I/O 5 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00045">cc26x2_cc13x2_aux.h:45</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a184b3ba91b88ad682496f69fa32da8dc"><div class="ttname"><a href="structaux__timer2__regs__t.html#a184b3ba91b88ad682496f69fa32da8dc">aux_timer2_regs_t::CH0CCFG</a></div><div class="ttdeci">reg32_t CH0CCFG</div><div class="ttdoc">Timer 2 Channel 0 Capture Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00303">cc26x2_cc13x2_aux.h:303</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_aabf9804bee1e8f48f2541646246f5e4c"><div class="ttname"><a href="structaux__timer2__regs__t.html#aabf9804bee1e8f48f2541646246f5e4c">aux_timer2_regs_t::CH3CCFG</a></div><div class="ttdeci">reg32_t CH3CCFG</div><div class="ttdoc">Timer 2 Channel 3 Capture Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00315">cc26x2_cc13x2_aux.h:315</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a07ed58a592919f47c06a9802d2a30dc3"><div class="ttname"><a href="structaux__evctl__regs__t.html#a07ed58a592919f47c06a9802d2a30dc3">aux_evctl_regs_t::EVSTAT1L</a></div><div class="ttdeci">reg32_t EVSTAT1L</div><div class="ttdoc">Event Status 1 Low. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00147">cc26x2_cc13x2_aux.h:147</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a50a02214db71efdfe8c560b154802f86"><div class="ttname"><a href="structaux__sysif__regs__t.html#a50a02214db71efdfe8c560b154802f86">aux_sysif_regs_t::PROGWU3CFG</a></div><div class="ttdeci">reg32_t PROGWU3CFG</div><div class="ttdoc">Programmable Wakeup 3 Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00179">cc26x2_cc13x2_aux.h:179</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a032cd671111313508df15c1bc907c8c1"><div class="ttname"><a href="structaux__sysif__regs__t.html#a032cd671111313508df15c1bc907c8c1">aux_sysif_regs_t::RTCSUBSECINC1</a></div><div class="ttdeci">reg32_t RTCSUBSECINC1</div><div class="ttdoc">Real Time Counter Sub Second Increment 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00206">cc26x2_cc13x2_aux.h:206</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html"><div class="ttname"><a href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a></div><div class="ttdoc">ADI_4_AUX registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00227">cc26x0_aux.h:227</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_ad178008bd7e7cb24ecf84a45904e57f9"><div class="ttname"><a href="structaux__timer2__regs__t.html#ad178008bd7e7cb24ecf84a45904e57f9">aux_timer2_regs_t::CH1PCC</a></div><div class="ttdeci">reg32_t CH1PCC</div><div class="ttdoc">Timer 2 Channel 1 Pipeline Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00308">cc26x2_cc13x2_aux.h:308</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_a19fcde9ca6fa3411cc0d292c3fb61c49"><div class="ttname"><a href="structaux__evctl__regs__t.html#a19fcde9ca6fa3411cc0d292c3fb61c49">aux_evctl_regs_t::EVSTAT2H</a></div><div class="ttdeci">reg32_t EVSTAT2H</div><div class="ttdoc">Event Status 2 High. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00150">cc26x2_cc13x2_aux.h:150</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_a0f5bbb3d30a0867e263744f850287bcb"><div class="ttname"><a href="structaux__timer01__regs__t.html#a0f5bbb3d30a0867e263744f850287bcb">aux_timer01_regs_t::T1CTL</a></div><div class="ttdeci">reg32_t T1CTL</div><div class="ttdoc">Timer 1 Control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00271">cc26x2_cc13x2_aux.h:271</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_aff2e1945c95a4e21a63d711de63e5286"><div class="ttname"><a href="structaux__sysif__regs__t.html#aff2e1945c95a4e21a63d711de63e5286">aux_sysif_regs_t::VECCFG5</a></div><div class="ttdeci">reg32_t VECCFG5</div><div class="ttdoc">Vector Configuration 5. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00189">cc26x2_cc13x2_aux.h:189</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__m8__t_html_aa5f8f5a71fac0ef4e907311e214cbdef"><div class="ttname"><a href="structadi__4__aux__regs__m8__t.html#aa5f8f5a71fac0ef4e907311e214cbdef">adi_4_aux_regs_m8_t::ADC0</a></div><div class="ttdeci">reg8_m8_t ADC0</div><div class="ttdoc">ADC Control 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00430">cc26x2_cc13x2_aux.h:430</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_aae1615b95cb808868d125d3763c95fe3"><div class="ttname"><a href="structaux__sysif__regs__t.html#aae1615b95cb808868d125d3763c95fe3">aux_sysif_regs_t::VECCFG4</a></div><div class="ttdeci">reg32_t VECCFG4</div><div class="ttdoc">Vector Configuration 4. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00188">cc26x2_cc13x2_aux.h:188</a></div></div>
<div class="ttc" id="cc26x2__cc13x2__aux_8h_html_a196b14872ad0c081abd9c18535b367b9"><div class="ttname"><a href="cc26x2__cc13x2__aux_8h.html#a196b14872ad0c081abd9c18535b367b9">aux_sysif_opmode_change</a></div><div class="ttdeci">void aux_sysif_opmode_change(uint32_t target_opmode)</div><div class="ttdoc">AUX_SYSIF functions. </div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_adb2097a871e45faa438ef86e15cc67df"><div class="ttname"><a href="structaux__timer2__regs__t.html#adb2097a871e45faa438ef86e15cc67df">aux_timer2_regs_t::CNTR</a></div><div class="ttdeci">reg32_t CNTR</div><div class="ttdoc">Timer 2 Counter. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00297">cc26x2_cc13x2_aux.h:297</a></div></div>
<div class="ttc" id="structaux__timer01__regs__t_html_a343fa1a7077619c1b342068567ac8caa"><div class="ttname"><a href="structaux__timer01__regs__t.html#a343fa1a7077619c1b342068567ac8caa">aux_timer01_regs_t::T1CFG</a></div><div class="ttdeci">reg32_t T1CFG</div><div class="ttdoc">Timer 1 Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00269">cc26x2_cc13x2_aux.h:269</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_ac73d92e98c0cc0c056d5888dab533966"><div class="ttname"><a href="structaux__timer2__regs__t.html#ac73d92e98c0cc0c056d5888dab533966">aux_timer2_regs_t::CH3CC</a></div><div class="ttdeci">reg32_t CH3CC</div><div class="ttdoc">Timer 2 Channel 3 Capture Compare. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00317">cc26x2_cc13x2_aux.h:317</a></div></div>
<div class="ttc" id="structaux__timer2__regs__t_html_a433aa8b1be2cc8302986efa2268972f5"><div class="ttname"><a href="structaux__timer2__regs__t.html#a433aa8b1be2cc8302986efa2268972f5">aux_timer2_regs_t::CH1EVCFG</a></div><div class="ttdeci">reg32_t CH1EVCFG</div><div class="ttdoc">Timer 2 Channel 1 Event Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00306">cc26x2_cc13x2_aux.h:306</a></div></div>
<div class="ttc" id="structaux__evctl__regs__t_html_ab1397e801fc37355e9086b86cf781508"><div class="ttname"><a href="structaux__evctl__regs__t.html#ab1397e801fc37355e9086b86cf781508">aux_evctl_regs_t::EVSTAT2L</a></div><div class="ttdeci">reg32_t EVSTAT2L</div><div class="ttdoc">Event Status 2 Low. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00149">cc26x2_cc13x2_aux.h:149</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ae34d2d57d8c0c14484240fbd7aa0b5d4"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ae34d2d57d8c0c14484240fbd7aa0b5d4">aux_aiodio_regs_t::IO7PSEL</a></div><div class="ttdeci">reg32_t IO7PSEL</div><div class="ttdoc">I/O 7 peripheral select. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00047">cc26x2_cc13x2_aux.h:47</a></div></div>
<div class="ttc" id="structaux__sysif__regs__t_html_a36c5241ed6cc65b72fdac82c901ef785"><div class="ttname"><a href="structaux__sysif__regs__t.html#a36c5241ed6cc65b72fdac82c901ef785">aux_sysif_regs_t::EVSYNCRATE</a></div><div class="ttdeci">reg32_t EVSYNCRATE</div><div class="ttdoc">Event Synchronization Rate. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00192">cc26x2_cc13x2_aux.h:192</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_af53c398225ff82a7da2e6fc36e923938"><div class="ttname"><a href="structaux__aiodio__regs__t.html#af53c398225ff82a7da2e6fc36e923938">aux_aiodio_regs_t::IOMODEH</a></div><div class="ttdeci">reg32_t IOMODEH</div><div class="ttdoc">Input output mode high. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x2__cc13x2__aux_8h_source.html#l00048">cc26x2_cc13x2_aux.h:48</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Fri Jul 3 2020 23:49:30 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
