// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer2_out_dout,
        layer2_out_empty_n,
        layer2_out_read,
        layer2_out_num_data_valid,
        layer2_out_fifo_cap,
        layer4_out_din,
        layer4_out_full_n,
        layer4_out_write,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [39:0] layer2_out_dout;
input   layer2_out_empty_n;
output   layer2_out_read;
input  [10:0] layer2_out_num_data_valid;
input  [10:0] layer2_out_fifo_cap;
output  [11:0] layer4_out_din;
input   layer4_out_full_n;
output   layer4_out_write;
input  [10:0] layer4_out_num_data_valid;
input  [10:0] layer4_out_fifo_cap;
output   start_out;
output   start_write;

reg ap_idle;
reg layer2_out_read;
reg layer4_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln41_fu_300_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer2_out_blk_n;
reg    layer4_out_blk_n;
reg   [9:0] i1_fu_72;
wire   [9:0] i_fu_294_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i1_load;
wire   [19:0] trunc_ln44_fu_97_p1;
wire   [3:0] trunc_ln52_fu_125_p1;
wire   [0:0] tmp_fu_117_p3;
wire   [15:0] tmp_2_fu_137_p4;
wire   [0:0] icmp_ln52_fu_153_p2;
wire   [0:0] xor_ln52_fu_147_p2;
wire   [0:0] and_ln52_fu_159_p2;
wire   [0:0] or_ln52_fu_173_p2;
wire   [5:0] select_ln52_32_fu_165_p3;
wire   [5:0] shl_ln_fu_129_p3;
wire   [0:0] icmp_ln51_fu_111_p2;
wire   [5:0] select_ln52_fu_179_p3;
wire   [19:0] trunc_ln44_1_fu_101_p4;
wire   [3:0] tmp_5_fu_209_p4;
wire   [0:0] tmp_71_fu_201_p3;
wire   [15:0] tmp_4_fu_227_p4;
wire   [0:0] icmp_ln52_1_fu_243_p2;
wire   [0:0] xor_ln52_1_fu_237_p2;
wire   [0:0] and_ln52_1_fu_249_p2;
wire   [0:0] or_ln52_1_fu_263_p2;
wire   [5:0] select_ln52_33_fu_255_p3;
wire   [5:0] and_ln52_2_fu_219_p3;
wire   [0:0] icmp_ln51_1_fu_195_p2;
wire   [5:0] select_ln52_1_fu_269_p3;
wire   [5:0] storemerge_fu_277_p3;
wire   [5:0] out_data_0_0_0_0_0_load_fu_187_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
#0 i1_fu_72 = 10'd0;
end

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_fu_72 <= i_fu_294_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_300_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i1_load = 10'd0;
    end else begin
        ap_sig_allocacmp_i1_load = i1_fu_72;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start_int == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer2_out_blk_n = layer2_out_empty_n;
    end else begin
        layer2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        layer2_out_read = 1'b1;
    end else begin
        layer2_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start_int == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer4_out_blk_n = layer4_out_full_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        layer4_out_write = 1'b1;
    end else begin
        layer4_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln52_1_fu_249_p2 = (xor_ln52_1_fu_237_p2 & icmp_ln52_1_fu_243_p2);

assign and_ln52_2_fu_219_p3 = {{tmp_5_fu_209_p4}, {2'd0}};

assign and_ln52_fu_159_p2 = (xor_ln52_fu_147_p2 & icmp_ln52_fu_153_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | (layer4_out_full_n == 1'b0) | (layer2_out_empty_n == 1'b0) | (ap_start_int == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign i_fu_294_p2 = (ap_sig_allocacmp_i1_load + 10'd1);

assign icmp_ln41_fu_300_p2 = ((ap_sig_allocacmp_i1_load == 10'd899) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_195_p2 = (($signed(trunc_ln44_1_fu_101_p4) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_111_p2 = (($signed(trunc_ln44_fu_97_p1) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_243_p2 = ((tmp_4_fu_227_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_153_p2 = ((tmp_2_fu_137_p4 != 16'd0) ? 1'b1 : 1'b0);

assign layer4_out_din = {{storemerge_fu_277_p3}, {out_data_0_0_0_0_0_load_fu_187_p3}};

assign or_ln52_1_fu_263_p2 = (tmp_71_fu_201_p3 | and_ln52_1_fu_249_p2);

assign or_ln52_fu_173_p2 = (tmp_fu_117_p3 | and_ln52_fu_159_p2);

assign out_data_0_0_0_0_0_load_fu_187_p3 = ((icmp_ln51_fu_111_p2[0:0] == 1'b1) ? select_ln52_fu_179_p3 : 6'd0);

assign select_ln52_1_fu_269_p3 = ((or_ln52_1_fu_263_p2[0:0] == 1'b1) ? select_ln52_33_fu_255_p3 : and_ln52_2_fu_219_p3);

assign select_ln52_32_fu_165_p3 = ((and_ln52_fu_159_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln52_33_fu_255_p3 = ((and_ln52_1_fu_249_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln52_fu_179_p3 = ((or_ln52_fu_173_p2[0:0] == 1'b1) ? select_ln52_32_fu_165_p3 : shl_ln_fu_129_p3);

assign shl_ln_fu_129_p3 = {{trunc_ln52_fu_125_p1}, {2'd0}};

assign start_out = real_start;

assign storemerge_fu_277_p3 = ((icmp_ln51_1_fu_195_p2[0:0] == 1'b1) ? select_ln52_1_fu_269_p3 : 6'd0);

assign tmp_2_fu_137_p4 = {{layer2_out_dout[19:4]}};

assign tmp_4_fu_227_p4 = {{layer2_out_dout[39:24]}};

assign tmp_5_fu_209_p4 = {{layer2_out_dout[23:20]}};

assign tmp_71_fu_201_p3 = layer2_out_dout[32'd39];

assign tmp_fu_117_p3 = layer2_out_dout[32'd19];

assign trunc_ln44_1_fu_101_p4 = {{layer2_out_dout[39:20]}};

assign trunc_ln44_fu_97_p1 = layer2_out_dout[19:0];

assign trunc_ln52_fu_125_p1 = layer2_out_dout[3:0];

assign xor_ln52_1_fu_237_p2 = (tmp_71_fu_201_p3 ^ 1'd1);

assign xor_ln52_fu_147_p2 = (tmp_fu_117_p3 ^ 1'd1);

endmodule //myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
