static void F_1 ( void )\r\n{\r\nF_2 ( V_1 ) ;\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nF_2 ( V_2 ) ;\r\n}\r\nstatic unsigned int F_4 ( unsigned int V_3 , unsigned int V_4 )\r\n{\r\nV_3 += V_4 ;\r\nV_3 -= V_3 % ( V_4 * 2 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void T_1 F_5 ( void )\r\n{\r\nunsigned long V_5 ;\r\nunsigned int V_6 , V_7 ;\r\nunsigned char V_8 , V_9 , V_10 ;\r\nint V_11 ;\r\nT_2 V_12 = 0 , V_13 = 0 ;\r\n#if F_6 ( V_14 ) && V_15\r\nV_16 = V_15 * 1000000 ;\r\nreturn;\r\n#endif\r\nF_7 ( V_5 ) ;\r\nif ( V_17 )\r\nF_8 () ;\r\nwhile ( F_9 ( V_18 ) & V_19 ) ;\r\nwhile ( ! ( F_9 ( V_18 ) & V_19 ) ) ;\r\nV_7 = F_10 () ;\r\nif ( V_17 )\r\nV_13 = F_11 () ;\r\nwhile ( F_9 ( V_18 ) & V_19 ) ;\r\nV_8 = F_9 ( V_20 ) ;\r\nwhile ( ! ( F_9 ( V_18 ) & V_19 ) ) ;\r\nV_6 = F_10 () ;\r\nif ( V_17 )\r\nV_12 = F_11 () ;\r\nwhile ( F_9 ( V_18 ) & V_19 ) ;\r\nV_9 = F_9 ( V_20 ) ;\r\nV_10 = F_9 ( V_21 ) ;\r\nF_12 ( V_5 ) ;\r\nif ( ! ( V_10 & V_22 ) || V_23 ) {\r\nV_8 = F_13 ( V_8 ) ;\r\nV_9 = F_13 ( V_9 ) ;\r\n}\r\nV_11 = V_9 - V_8 ;\r\nif ( V_11 < 1 )\r\nV_11 += 60 ;\r\nV_6 -= V_7 ;\r\nV_6 /= V_11 ;\r\nV_16 = V_6 ;\r\nif ( V_17 ) {\r\nV_12 = F_14 ( V_12 - V_13 , V_11 ) ;\r\nV_24 = V_12 ;\r\n}\r\n}\r\nvoid F_15 ( struct V_25 * V_26 )\r\n{\r\nV_26 -> V_27 = F_16 () ;\r\nV_26 -> V_28 = 0 ;\r\n}\r\nint F_17 ( void )\r\n{\r\nswitch ( F_18 () ) {\r\ncase V_29 :\r\ncase V_30 :\r\nreturn - 1 ;\r\n} ;\r\nif ( V_31 )\r\nreturn - 1 ;\r\nelse if ( V_17 )\r\nreturn F_19 () ;\r\nelse if ( V_32 >= 0 )\r\nreturn V_33 + V_32 ;\r\nelse\r\nreturn - 1 ;\r\n}\r\nint F_20 ( void )\r\n{\r\nif ( V_31 ) {\r\nF_21 ( V_34 , F_3 ) ;\r\nV_2 = V_35 + V_34 ;\r\n} else if ( V_17 ) {\r\nV_2 = F_22 () ;\r\n} else if ( V_36 >= 0 ) {\r\nV_2 = V_33 + V_36 ;\r\n} else {\r\nV_2 = - 1 ;\r\n}\r\nreturn V_2 ;\r\n}\r\nunsigned int F_23 ( void )\r\n{\r\nif ( V_31 ) {\r\nF_21 ( V_37 , F_1 ) ;\r\nV_1 = V_35 + V_37 ;\r\n} else if ( V_17 ) {\r\nV_1 = F_24 () ;\r\n} else {\r\nV_1 = V_33 + V_38 ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic void T_1 F_25 ( void )\r\n{\r\nunsigned char V_3 , V_10 ;\r\nV_3 = F_9 ( V_39 ) ;\r\nif ( ( V_3 & V_40 ) != V_41 )\r\nF_26 ( V_41 , V_39 ) ;\r\nV_10 = F_9 ( V_21 ) ;\r\nif ( V_10 & V_42 )\r\nF_26 ( V_10 & ~ V_42 , V_21 ) ;\r\n}\r\nvoid T_1 F_27 ( void )\r\n{\r\nunsigned int V_43 = F_28 () & ( V_44 | V_45 ) ;\r\nunsigned int V_3 ;\r\nF_25 () ;\r\nF_5 () ;\r\nV_3 = V_16 ;\r\nif ( ( V_43 != ( V_46 | V_47 ) ) &&\r\n( V_43 != ( V_46 | V_48 ) ) )\r\nV_3 *= 2 ;\r\nV_3 = F_4 ( V_3 , 5000 ) ;\r\nF_29 ( L_1 , V_3 / 1000000 ,\r\n( V_3 % 1000000 ) * 100 / 1000000 ) ;\r\nF_30 () ;\r\n#ifdef F_31\r\nF_32 () ;\r\n#endif\r\n#ifdef F_33\r\nif ( V_17 ) {\r\nV_3 = F_4 ( V_24 , 5000 ) ;\r\nF_29 ( L_2 , V_3 / 1000000 ,\r\n( V_3 % 1000000 ) * 100 / 1000000 ) ;\r\n#ifdef F_34\r\nF_35 ( V_24 ) ;\r\n#endif\r\n}\r\n#endif\r\n}
