library verilog;
use verilog.vl_types.all;
entity Test is
    port(
        input1          : in     vl_logic;
        input2          : in     vl_logic;
        output1         : out    vl_logic
    );
end Test;
