int F_1 ( void )\r\n{\r\nif ( F_2 ( V_1 ) || F_2 ( V_2 ) )\r\nreturn 4 ;\r\nelse\r\nreturn 3 ;\r\n}\r\nint F_3 ( int V_3 )\r\n{\r\nreturn V_4 [ V_3 ] ;\r\n}\r\nstatic T_1 F_4 ( int V_3 )\r\n{\r\nunion V_5 V_6 ;\r\nswitch ( V_3 ) {\r\ncase 0 :\r\nV_6 . V_7 = F_5 ( F_6 ( 0 ) ) ;\r\nif ( V_6 . V_8 . V_9 == 15 )\r\nreturn V_10 ;\r\nif ( V_6 . V_8 . V_6 == 2 )\r\nreturn V_11 ;\r\nelse if ( V_6 . V_8 . V_6 == 3 )\r\nreturn V_12 ;\r\nelse\r\nreturn V_10 ;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 :\r\nV_6 . V_7 = F_5 ( F_6 ( V_3 ) ) ;\r\nif ( V_6 . V_8 . V_9 == 15 )\r\nreturn V_10 ;\r\nif ( V_6 . V_8 . V_6 == 2 )\r\nreturn V_11 ;\r\nelse if ( V_6 . V_8 . V_6 == 3 )\r\nreturn V_12 ;\r\nelse\r\nreturn V_10 ;\r\ncase 7 :\r\nV_6 . V_7 = F_5 ( F_6 ( 3 ) ) ;\r\nif ( V_6 . V_8 . V_9 == 15 ) {\r\nreturn V_10 ;\r\n} else if ( V_6 . V_8 . V_6 != 0 ) {\r\nV_6 . V_7 = F_5 ( F_6 ( 1 ) ) ;\r\nif ( V_6 . V_8 . V_6 != 0 )\r\nreturn V_10 ;\r\n}\r\nreturn V_13 ;\r\ncase 8 :\r\nreturn V_14 ;\r\ndefault:\r\nreturn V_10 ;\r\n}\r\n}\r\nstatic T_1 F_7 ( int V_3 )\r\n{\r\nunion V_15 V_16 ;\r\nif ( F_2 ( V_17 ) )\r\nreturn F_4 ( V_3 ) ;\r\nif ( V_3 == 2 )\r\nreturn V_13 ;\r\nif ( V_3 == 3 )\r\nreturn V_14 ;\r\nif ( ( F_2 ( V_18 ) &&\r\n( V_3 == 4 || V_3 == 5 ) ) ||\r\n( F_2 ( V_19 ) &&\r\nV_3 >= 4 && V_3 <= 7 ) ) {\r\nreturn V_10 ;\r\n}\r\nif ( F_2 ( V_19 ) ) {\r\nunion V_5 V_20 ;\r\nif ( V_3 == 0 )\r\nV_20 . V_7 = F_5 ( F_6 ( 2 ) ) ;\r\nelse if ( V_3 == 1 )\r\nV_20 . V_7 = F_5 ( F_6 ( 1 ) ) ;\r\nelse\r\nreturn V_10 ;\r\nif ( V_20 . V_8 . V_9 == 15 )\r\nreturn V_10 ;\r\nif ( V_20 . V_8 . V_6 == 9 )\r\nreturn V_11 ;\r\nelse if ( V_20 . V_8 . V_6 == 11 )\r\nreturn V_12 ;\r\nelse\r\nreturn V_10 ;\r\n} else if ( F_2 ( V_21 ) ) {\r\nunion V_5 V_6 ;\r\nif ( V_3 == 0 ) {\r\nV_6 . V_7 = F_5 ( F_6 ( 2 ) ) ;\r\nif ( V_6 . V_8 . V_6 == 2 )\r\nreturn V_11 ;\r\nelse if ( V_6 . V_8 . V_6 == 3 )\r\nreturn V_12 ;\r\nelse\r\nreturn V_10 ;\r\n} else if ( V_3 == 1 ) {\r\nV_6 . V_7 = F_5 ( F_6 ( 0 ) ) ;\r\nif ( V_6 . V_8 . V_6 == 2 )\r\nreturn V_11 ;\r\nelse if ( V_6 . V_8 . V_6 == 3 )\r\nreturn V_12 ;\r\nelse\r\nreturn V_10 ;\r\n}\r\n} else if ( F_2 ( V_22 ) ) {\r\nif ( V_3 == 0 ) {\r\nunion V_5 V_6 ;\r\nV_6 . V_7 = F_5 ( F_6 ( 0 ) ) ;\r\nif ( V_6 . V_8 . V_6 == 2 )\r\nreturn V_11 ;\r\n}\r\nreturn V_10 ;\r\n}\r\nif ( V_3 == 1 && F_2 ( V_18 ) )\r\nreturn V_10 ;\r\nV_16 . V_7 = F_5 ( F_8 ( V_3 ) ) ;\r\nif ( F_2 ( V_18 ) ) {\r\nswitch ( V_16 . V_23 . V_16 ) {\r\ncase 0 :\r\nreturn V_11 ;\r\ncase 1 :\r\nreturn V_12 ;\r\ndefault:\r\nreturn V_10 ;\r\n}\r\n} else {\r\nif ( ! V_16 . V_8 . V_24 )\r\nreturn V_10 ;\r\nif ( V_16 . V_8 . type )\r\nreturn V_25 ;\r\nelse\r\nreturn V_26 ;\r\n}\r\n}\r\nT_1 F_9 ( int V_3 )\r\n{\r\nunion V_15 V_16 ;\r\nif ( V_3 < 0 ||\r\nV_3 >= F_1 () )\r\nreturn V_10 ;\r\nif ( F_2 ( V_27 ) || F_2 ( V_22 ) )\r\nreturn F_7 ( V_3 ) ;\r\nif ( V_3 == 2 )\r\nreturn V_13 ;\r\nif ( V_3 == 3 ) {\r\nif ( F_2 ( V_1 )\r\n|| F_2 ( V_2 ) )\r\nreturn V_14 ;\r\nelse\r\nreturn V_10 ;\r\n}\r\nif ( V_3 == 0\r\n&& F_10 () -> V_28 == V_29\r\n&& F_10 () -> V_30 == 1 ) {\r\nreturn V_25 ;\r\n}\r\nif ( ( V_3 == 1 )\r\n&& ( F_2 ( V_31 ) || F_2 ( V_32 )\r\n|| F_2 ( V_33 )\r\n|| F_2 ( V_2 ) ) )\r\nreturn V_10 ;\r\nV_16 . V_7 = F_5 ( F_8 ( V_3 ) ) ;\r\nif ( F_2 ( V_1 ) || F_2 ( V_2 ) ) {\r\nswitch ( V_16 . V_34 . V_16 ) {\r\ncase 0 :\r\nreturn V_10 ;\r\ncase 1 :\r\nreturn V_12 ;\r\ncase 2 :\r\nreturn V_11 ;\r\ncase 3 :\r\nreturn V_35 ;\r\ndefault:\r\nreturn V_10 ;\r\n}\r\n} else {\r\nif ( ! V_16 . V_8 . V_24 )\r\nreturn V_10 ;\r\nif ( V_16 . V_8 . type ) {\r\nif ( F_2 ( V_36 )\r\n|| F_2 ( V_37 ) )\r\nreturn V_38 ;\r\nelse\r\nreturn V_25 ;\r\n} else\r\nreturn V_26 ;\r\n}\r\n}\r\nstatic int F_11 ( int V_39 )\r\n{\r\nunion V_40 V_41 ;\r\nunion V_42 V_43 ;\r\nV_41 . V_7 = F_5 ( F_12 ( V_39 ) ) ;\r\nV_43 . V_7 = F_5 ( F_13 ( V_39 ) ) ;\r\nV_41 . V_8 . V_44 = V_39 & 0x7 ;\r\nV_41 . V_8 . V_16 = V_45 ;\r\nV_43 . V_8 . V_46 = V_47 ;\r\nV_43 . V_8 . V_48 = V_49 ;\r\nV_43 . V_8 . V_50 = V_51 ;\r\nV_43 . V_8 . V_52 = V_53 ;\r\nV_43 . V_8 . V_54 = V_55 ;\r\nV_43 . V_8 . V_56 = V_57 ;\r\nV_43 . V_8 . V_58 = V_59 ;\r\nV_43 . V_8 . V_60 = V_61 ;\r\nV_43 . V_8 . V_62 = V_63 ;\r\nV_43 . V_8 . V_64 = V_65 ;\r\nV_43 . V_8 . V_66 = V_67 ;\r\nV_43 . V_8 . V_68 = V_69 ;\r\nV_43 . V_8 . V_70 = V_69 ;\r\nV_43 . V_8 . V_71 = V_69 ;\r\nV_43 . V_8 . V_72 = V_69 ;\r\nV_43 . V_8 . V_73 = V_69 ;\r\nV_43 . V_8 . V_74 = 0 ;\r\nF_14 ( V_39 , V_41 , V_43 ) ;\r\nif ( V_75 )\r\nV_75 ( V_39 ) ;\r\nreturn 0 ;\r\n}\r\nint F_15 ( int V_3 )\r\n{\r\nswitch ( F_9 ( V_3 ) ) {\r\ncase V_10 :\r\ncase V_76 :\r\nV_4 [ V_3 ] = 0 ;\r\nbreak;\r\ncase V_12 :\r\nV_4 [ V_3 ] =\r\nF_16 ( V_3 ) ;\r\nbreak;\r\ncase V_26 :\r\ncase V_25 :\r\nV_4 [ V_3 ] =\r\nF_17 ( V_3 ) ;\r\nbreak;\r\ncase V_38 :\r\nV_4 [ V_3 ] =\r\nF_18 ( V_3 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_35 :\r\nV_4 [ V_3 ] =\r\nF_19 ( V_3 ) ;\r\nbreak;\r\ncase V_13 :\r\nV_4 [ V_3 ] =\r\nF_20 ( V_3 ) ;\r\nbreak;\r\ncase V_14 :\r\nV_4 [ V_3 ] =\r\nF_21 ( V_3 ) ;\r\nbreak;\r\n}\r\nV_4 [ V_3 ] =\r\nF_22 ( V_3 ,\r\nV_4\r\n[ V_3 ] ) ;\r\nV_77 ;\r\nreturn 0 ;\r\n}\r\nint F_23 ( int V_3 )\r\n{\r\nF_15 ( V_3 ) ;\r\nswitch ( F_9 ( V_3 ) ) {\r\ncase V_10 :\r\ncase V_76 :\r\nbreak;\r\ncase V_12 :\r\nF_24 ( V_3 ) ;\r\nbreak;\r\ncase V_26 :\r\ncase V_25 :\r\nF_25 ( V_3 ) ;\r\nbreak;\r\ncase V_38 :\r\nF_26 ( V_3 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_35 :\r\nF_27 ( V_3 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_28 ( V_3 ) ;\r\nbreak;\r\ncase V_14 :\r\nF_29 ( V_3 ) ;\r\nbreak;\r\n}\r\nV_77 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_30 ( int V_3 )\r\n{\r\nint V_39 = F_31 ( V_3 , 0 ) ;\r\nint V_78 = V_4 [ V_3 ] ;\r\nwhile ( V_78 -- ) {\r\nF_11 ( V_39 ) ;\r\nV_39 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_32 ( void )\r\n{\r\nF_33 ( V_79 / 8 ,\r\nV_80 / 8 ,\r\nV_81 / 8 ,\r\n( V_80 + 8 ) / 128 ,\r\n( V_81 + 8 ) / 128 ,\r\nV_82 ,\r\nV_83 ,\r\nV_84 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( int V_3 )\r\n{\r\nT_2 V_85 [ 16 ] =\r\n{ 8 , 7 , 6 , 5 , 4 , 3 , 2 , 1 , 8 , 7 , 6 , 5 , 4 , 3 , 2 , 1 } ;\r\nint V_39 = F_31 ( V_3 , 0 ) ;\r\nint V_78 = V_4 [ V_3 ] ;\r\nwhile ( V_78 -- ) {\r\nif ( V_86 )\r\nV_86 ( V_39 , V_85 ) ;\r\nF_35 ( V_39 ,\r\nF_36 ( V_39 ,\r\n0 ) ,\r\nF_37 ( V_39 ) ,\r\nV_85 ) ;\r\nV_39 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( void )\r\n{\r\nunion V_87 V_88 ;\r\nV_88 . V_7 = 0 ;\r\nV_88 . V_8 . V_89 = 0xfff ;\r\nV_88 . V_8 . V_90 = 0 ;\r\nF_39 ( V_91 , V_88 . V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_40 ( void )\r\n{\r\n#if V_92\r\nint V_93 = F_1 () ;\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_93 ; V_3 ++ ) {\r\nswitch ( F_9 ( V_3 ) ) {\r\ncase V_10 :\r\ncase V_76 :\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_12 :\r\nbreak;\r\ncase V_26 :\r\ncase V_25 :\r\ncase V_38 :\r\ncase V_11 :\r\ncase V_35 :\r\nF_41 ( V_3 , 0xf ) ;\r\nbreak;\r\n}\r\n}\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int F_42 ( int V_3 )\r\n{\r\nint V_94 = 0 ;\r\nswitch ( F_9 ( V_3 ) ) {\r\ncase V_10 :\r\ncase V_76 :\r\nbreak;\r\ncase V_12 :\r\nV_94 = F_43 ( V_3 ) ;\r\nbreak;\r\ncase V_26 :\r\ncase V_25 :\r\nV_94 = F_44 ( V_3 ) ;\r\nbreak;\r\ncase V_38 :\r\nV_94 = F_45 ( V_3 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_35 :\r\nV_94 = F_46 ( V_3 ) ;\r\nbreak;\r\ncase V_13 :\r\nV_94 = F_47 ( V_3 ) ;\r\nbreak;\r\ncase V_14 :\r\nV_94 = F_48 ( V_3 ) ;\r\nbreak;\r\n}\r\nV_94 |= F_49 ( V_3 ) ;\r\nreturn V_94 ;\r\n}\r\nint F_50 ( void )\r\n{\r\n#define F_51 \\r\n(CVMX_FPA_PACKET_POOL_SIZE-8-CVMX_HELPER_FIRST_MBUFF_SKIP)\r\n#define F_52 \\r\n(CVMX_FPA_PACKET_POOL_SIZE-8-CVMX_HELPER_NOT_FIRST_MBUFF_SKIP)\r\n#define F_53 0\r\n#define F_54 ( T_3 ) (port >> 4)\r\n#define F_55 ( T_3 ) (port & 0xf)\r\nT_2 * V_95 ;\r\nT_4 V_96 ;\r\nunion V_97 V_98 , V_99 ;\r\nT_5 * V_100 ;\r\nint V_101 , V_102 = 0 , V_103 , V_104 ;\r\nunion V_105 V_106 ;\r\nint V_107 ;\r\nint V_108 ;\r\nint V_109 ;\r\nT_6 V_110 ;\r\nT_2 V_111 =\r\nF_5 ( F_56\r\n( F_55 ( F_53 ) , F_54 ( F_53 ) ) ) ;\r\nT_2 V_112 =\r\nF_5 ( F_57 ( F_54 ( F_53 ) ) ) ;\r\nT_2 V_113 =\r\nF_5 ( F_58 ( F_54 ( F_53 ) ) ) ;\r\nT_2 V_114 =\r\nF_5 ( F_59\r\n( F_55 ( F_53 ) , F_54 ( F_53 ) ) ) ;\r\nT_2 V_115 =\r\nF_5 ( F_60\r\n( F_55 ( F_53 ) , F_54 ( F_53 ) ) ) ;\r\nF_61 ( F_53 ) ;\r\nF_39 ( F_58 ( F_54 ( F_53 ) ) , 0 ) ;\r\nF_62 ( 100000000ull ) ;\r\nfor ( V_108 = 0 ; V_108 < 10 ; V_108 ++ ) {\r\nV_107 = 100000 ;\r\nV_103 = F_5 ( V_116 ) ;\r\nV_104 = ( V_103 >> 7 ) & 0x7f ;\r\nV_103 &= 0x7f ;\r\nV_102 = ( 2 + V_104 - V_103 ) & 3 ;\r\nif ( V_102 == 0 )\r\ngoto V_117;\r\nV_102 += 1 ;\r\nV_101 =\r\nF_51 +\r\n( ( V_102 - 1 ) * F_52 ) -\r\n( F_52 / 2 ) ;\r\nF_39 ( F_63 ( F_54 ( F_53 ) ) ,\r\n1 << F_55 ( F_53 ) ) ;\r\nV_118 ;\r\nV_98 . V_7 = 0 ;\r\nV_98 . V_8 . V_119 =\r\nF_64 ( F_65 ( V_82 ) ) ;\r\nif ( V_98 . V_8 . V_119 == 0 ) {\r\nF_66 ( L_1\r\nL_2 ) ;\r\ngoto V_117;\r\n}\r\nV_98 . V_8 . V_120 = V_82 ;\r\nV_98 . V_8 . V_101 = V_102 ;\r\nV_99 . V_7 = 0 ;\r\nV_99 . V_8 . V_119 =\r\nF_64 ( F_65 ( V_121 ) ) ;\r\nif ( V_99 . V_8 . V_119 == 0 ) {\r\nF_66 ( L_1\r\nL_2 ) ;\r\ngoto V_117;\r\n}\r\nV_99 . V_8 . V_109 = 1 ;\r\nV_99 . V_8 . V_120 = V_121 ;\r\nV_99 . V_8 . V_101 = F_51 ;\r\nV_95 = ( T_2 * ) F_67 ( V_99 . V_8 . V_119 ) ;\r\nV_95 [ 0 ] = 0xffffffffffff0000ull ;\r\nV_95 [ 1 ] = 0x08004510ull ;\r\nV_95 [ 2 ] = ( ( T_2 ) ( V_101 - 14 ) << 48 ) | 0x5ae740004000ull ;\r\nV_95 [ 3 ] = 0x3a5fc0a81073c0a8ull ;\r\nfor ( V_109 = 0 ; V_109 < V_102 ; V_109 ++ ) {\r\nif ( V_109 > 0 )\r\nV_99 . V_8 . V_101 =\r\nF_52 ;\r\nif ( V_109 == ( V_102 - 1 ) )\r\nV_99 . V_8 . V_109 = 0 ;\r\n* ( T_2 * ) F_67 ( V_98 . V_8 . V_119 +\r\n8 * V_109 ) = V_99 . V_7 ;\r\n}\r\nV_96 . V_7 = 0 ;\r\nV_96 . V_8 . V_122 = V_102 ;\r\nV_96 . V_8 . V_123 = V_101 ;\r\nV_96 . V_8 . V_124 = 0 ;\r\nV_96 . V_8 . V_125 = 1 ;\r\nV_106 . V_7 =\r\nF_5 ( F_56\r\n( F_55 ( F_53 ) ,\r\nF_54 ( F_53 ) ) ) ;\r\nV_106 . V_8 . V_24 = 1 ;\r\nF_39 ( F_56\r\n( F_55 ( F_53 ) ,\r\nF_54 ( F_53 ) ) , V_106 . V_7 ) ;\r\nF_39 ( F_57 ( F_54 ( F_53 ) ) ,\r\n1 << F_55 ( F_53 ) ) ;\r\nF_39 ( F_58 ( F_54 ( F_53 ) ) ,\r\n1 << F_55 ( F_53 ) ) ;\r\nF_39 ( F_59\r\n( F_55 ( F_53 ) ,\r\nF_54 ( F_53 ) ) , 65392 - 14 - 4 ) ;\r\nF_39 ( F_60\r\n( F_55 ( F_53 ) ,\r\nF_54 ( F_53 ) ) , 65392 - 14 - 4 ) ;\r\nF_68 ( F_53 ,\r\nF_69\r\n( F_53 ) ,\r\nV_126 ) ;\r\nF_70 ( F_53 ,\r\nF_69\r\n( F_53 ) , V_96 ,\r\nV_98 , V_126 ) ;\r\nV_118 ;\r\ndo {\r\nV_100 = F_71 ( V_127 ) ;\r\nV_107 -- ;\r\n} while ( ( V_100 == NULL ) && ( V_107 > 0 ) );\r\nif ( ! V_107 )\r\nF_66 ( L_1\r\nL_3 ) ;\r\nif ( V_100 )\r\nF_72 ( V_100 ) ;\r\n}\r\nV_117:\r\nF_39 ( F_56\r\n( F_55 ( F_53 ) , F_54 ( F_53 ) ) ,\r\nV_111 ) ;\r\nF_39 ( F_57 ( F_54 ( F_53 ) ) ,\r\nV_112 ) ;\r\nF_39 ( F_58 ( F_54 ( F_53 ) ) ,\r\nV_113 ) ;\r\nF_39 ( F_59\r\n( F_55 ( F_53 ) , F_54 ( F_53 ) ) ,\r\nV_114 ) ;\r\nF_39 ( F_60\r\n( F_55 ( F_53 ) , F_54 ( F_53 ) ) ,\r\nV_115 ) ;\r\nF_39 ( F_63 ( F_54 ( F_53 ) ) , 0 ) ;\r\nV_110 . V_7 = 0 ;\r\nF_73 ( F_53 , V_110 ) ;\r\nF_74 ( F_53 ) ;\r\nV_118 ;\r\nif ( V_102 )\r\nF_66 ( L_4 ) ;\r\nreturn ! ! V_102 ;\r\n}\r\nint F_75 ( void )\r\n{\r\nint V_93 ;\r\nint V_3 ;\r\nF_76 () ;\r\nV_93 = F_1 () ;\r\nfor ( V_3 = 0 ; V_3 < V_93 ; V_3 ++ ) {\r\nif ( F_3 ( V_3 ) > 0 )\r\nF_42 ( V_3 ) ;\r\n}\r\nF_77 () ;\r\nif ( ( F_2 ( V_128 )\r\n|| F_2 ( V_129 ) )\r\n&& ( F_10 () -> V_28 != V_130 ) )\r\nF_50 () ;\r\nreturn 0 ;\r\n}\r\nint F_78 ( void )\r\n{\r\nint V_94 = 0 ;\r\nint V_3 ;\r\nunion V_131 V_132 ;\r\nunion V_133 V_134 ;\r\nconst int V_93 = F_1 () ;\r\nif ( F_2 ( V_135 ) )\r\nF_79 ( 1 ) ;\r\nV_132 . V_7 = F_5 ( V_136 ) ;\r\nV_132 . V_8 . V_137 = 0 ;\r\nV_132 . V_8 . V_138 = 0 ;\r\nF_39 ( V_136 , V_132 . V_7 ) ;\r\nV_134 . V_7 = F_5 ( F_80 ( 0 ) ) ;\r\nif ( ! V_134 . V_8 . V_24 ) {\r\nV_134 . V_8 . V_24 = 1 ;\r\nF_39 ( F_80 ( 0 ) , V_134 . V_7 ) ;\r\n}\r\nif ( ! F_2 ( V_139 ) &&\r\n! F_2 ( V_37 ) &&\r\n! F_2 ( V_33 ) ) {\r\nV_134 . V_7 = F_5 ( F_80 ( 1 ) ) ;\r\nif ( ! V_134 . V_8 . V_24 ) {\r\nV_134 . V_8 . V_24 = 1 ;\r\nF_39 ( F_80 ( 1 ) , V_134 . V_7 ) ;\r\n}\r\n}\r\nF_81 () ;\r\nfor ( V_3 = 0 ; V_3 < V_93 ; V_3 ++ ) {\r\nV_94 |= F_23 ( V_3 ) ;\r\nif ( F_3 ( V_3 ) > 0 )\r\nF_66 ( L_5 ,\r\nV_3 ,\r\nF_3 ( V_3 ) ,\r\nF_82\r\n( F_9\r\n( V_3 ) ) ) ;\r\nV_94 |= F_30 ( V_3 ) ;\r\nV_94 |= F_34 ( V_3 ) ;\r\n}\r\nV_94 |= F_32 () ;\r\nV_94 |= F_38 () ;\r\nV_94 |= F_40 () ;\r\n#if V_140\r\nV_94 |= F_75 () ;\r\n#endif\r\nreturn V_94 ;\r\n}\r\nint F_83 ( void )\r\n{\r\nreturn F_84 () ;\r\n}\r\nT_6 F_74 ( int V_39 )\r\n{\r\nT_6 V_110 ;\r\nint V_3 = F_85 ( V_39 ) ;\r\nint V_141 = F_86 ( V_39 ) ;\r\nif ( V_141 >= F_3 ( V_3 ) ) {\r\nV_110 . V_7 = 0 ;\r\nreturn V_110 ;\r\n}\r\nV_110 = F_87 ( V_39 ) ;\r\nif ( V_110 . V_7 == V_142 [ V_39 ] . V_7 )\r\nreturn V_110 ;\r\nF_73 ( V_39 , V_110 ) ;\r\nreturn V_142 [ V_39 ] ;\r\n}\r\nT_6 F_87 ( int V_39 )\r\n{\r\nT_6 V_94 ;\r\nint V_3 = F_85 ( V_39 ) ;\r\nint V_141 = F_86 ( V_39 ) ;\r\nV_94 . V_7 = 0 ;\r\nif ( V_141 >= F_3 ( V_3 ) )\r\nreturn V_94 ;\r\nswitch ( F_9 ( V_3 ) ) {\r\ncase V_10 :\r\ncase V_76 :\r\nbreak;\r\ncase V_12 :\r\nV_94 = F_88 ( V_39 ) ;\r\nbreak;\r\ncase V_25 :\r\nif ( V_141 == 0 )\r\nV_94 = F_89 ( V_39 ) ;\r\nelse {\r\nV_94 . V_8 . V_143 = 1 ;\r\nV_94 . V_8 . V_144 = 1 ;\r\nV_94 . V_8 . V_145 = 1000 ;\r\n}\r\nbreak;\r\ncase V_26 :\r\nV_94 = F_89 ( V_39 ) ;\r\nbreak;\r\ncase V_38 :\r\nV_94 = F_90 ( V_39 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_35 :\r\nV_94 = F_91 ( V_39 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\nbreak;\r\n}\r\nreturn V_94 ;\r\n}\r\nint F_73 ( int V_39 , T_6 V_110 )\r\n{\r\nint V_94 = - 1 ;\r\nint V_3 = F_85 ( V_39 ) ;\r\nint V_141 = F_86 ( V_39 ) ;\r\nif ( V_141 >= F_3 ( V_3 ) )\r\nreturn - 1 ;\r\nswitch ( F_9 ( V_3 ) ) {\r\ncase V_10 :\r\ncase V_76 :\r\nbreak;\r\ncase V_12 :\r\nV_94 = F_92 ( V_39 , V_110 ) ;\r\nbreak;\r\ncase V_26 :\r\ncase V_25 :\r\nV_94 = F_93 ( V_39 , V_110 ) ;\r\nbreak;\r\ncase V_38 :\r\nV_94 = F_94 ( V_39 , V_110 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_35 :\r\nV_94 = F_95 ( V_39 , V_110 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\nbreak;\r\n}\r\nif ( V_94 == 0 )\r\nV_142 [ V_39 ] . V_7 = V_110 . V_7 ;\r\nreturn V_94 ;\r\n}\r\nint F_96 ( int V_39 , int V_146 ,\r\nint V_147 )\r\n{\r\nint V_94 = - 1 ;\r\nint V_3 = F_85 ( V_39 ) ;\r\nint V_141 = F_86 ( V_39 ) ;\r\nif ( V_141 >= F_3 ( V_3 ) )\r\nreturn - 1 ;\r\nswitch ( F_9 ( V_3 ) ) {\r\ncase V_10 :\r\ncase V_76 :\r\ncase V_38 :\r\ncase V_13 :\r\ncase V_14 :\r\nbreak;\r\ncase V_12 :\r\nV_94 =\r\nF_97 ( V_39 ,\r\nV_146 ,\r\nV_147 ) ;\r\nbreak;\r\ncase V_26 :\r\ncase V_25 :\r\nV_94 =\r\nF_98 ( V_39 ,\r\nV_146 ,\r\nV_147 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_35 :\r\nV_94 =\r\nF_99 ( V_39 ,\r\nV_146 ,\r\nV_147 ) ;\r\nbreak;\r\n}\r\nreturn V_94 ;\r\n}
