############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "nco"
set_directive_interface -mode ap_ctrl_none "nco"
set_directive_interface -mode s_axilite "nco" sine_sample
set_directive_interface -mode s_axilite "nco" step_size
