\hypertarget{stm32f10x__iwdg_8h}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+iwdg.h File Reference}
\label{stm32f10x__iwdg_8h}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+iwdg.\+h@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+iwdg.\+h}}


This file contains all the functions prototypes for the I\+W\+DG firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+iwdg.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{stm32f10x__iwdg_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f10x__iwdg_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___i_w_d_g___write_access_ga86f4b926f4351e19ea069f98c2e65f91}{I\+W\+D\+G\+\_\+\+Write\+Access\+\_\+\+Enable}~((uint16\+\_\+t)0x5555)
\item 
\#define \hyperlink{group___i_w_d_g___write_access_ga4b395cf5b2d7ab18fc71a5f779f758cc}{I\+W\+D\+G\+\_\+\+Write\+Access\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___i_w_d_g___write_access_gaa89c93332f5977175f8d416b7492de18}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}(A\+C\+C\+E\+SS)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_ga82a058c196d5a9cd7ea2f2202b394ba0}{I\+W\+D\+G\+\_\+\+Prescaler\+\_\+4}~((uint8\+\_\+t)0x00)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_ga59763b9a127c67adf5d11474188996a1}{I\+W\+D\+G\+\_\+\+Prescaler\+\_\+8}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_gafa81d30511ff5ec74bb38ed71f5bb66e}{I\+W\+D\+G\+\_\+\+Prescaler\+\_\+16}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_gaa8b091b6e4102513b1e3a1c4eb6756ba}{I\+W\+D\+G\+\_\+\+Prescaler\+\_\+32}~((uint8\+\_\+t)0x03)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_ga7ea813c73ae0acb40acb60e7d3956910}{I\+W\+D\+G\+\_\+\+Prescaler\+\_\+64}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_gaea6bf96c2fd5a6f3b9574e7898096641}{I\+W\+D\+G\+\_\+\+Prescaler\+\_\+128}~((uint8\+\_\+t)0x05)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_ga7d6e918748185639049644c970db2b43}{I\+W\+D\+G\+\_\+\+Prescaler\+\_\+256}~((uint8\+\_\+t)0x06)
\item 
\#define \hyperlink{group___i_w_d_g__prescaler_gab1e0695c1a22840d5be7c7fad283f4ba}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define \hyperlink{group___i_w_d_g___flag_gae20afcf399fad1534e79a8d30ea86c9c}{I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+P\+VU}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___i_w_d_g___flag_ga3731bf2711c234ffe5b405fb6634ebca}{I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+R\+VU}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___i_w_d_g___flag_ga5be9ae9ba267cf09a00523ef3e219293}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+F\+L\+AG}(F\+L\+AG)~(((F\+L\+AG) == \hyperlink{group___i_w_d_g___flag_gae20afcf399fad1534e79a8d30ea86c9c}{I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+P\+VU}) $\vert$$\vert$ ((F\+L\+AG) == \hyperlink{group___i_w_d_g___flag_ga3731bf2711c234ffe5b405fb6634ebca}{I\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+R\+VU}))
\item 
\#define \hyperlink{group___i_w_d_g___flag_ga7c319e96bded8e3c38c6a42a1b335c68}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+AD}(R\+E\+L\+O\+AD)~((R\+E\+L\+O\+AD) $<$= 0x\+F\+F\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___i_w_d_g___exported___functions_gae466681e5bdc11b353c508b89d75ca05}{I\+W\+D\+G\+\_\+\+Write\+Access\+Cmd} (uint16\+\_\+t I\+W\+D\+G\+\_\+\+Write\+Access)
\begin{DoxyCompactList}\small\item\em Enables or disables write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. \end{DoxyCompactList}\item 
void \hyperlink{group___i_w_d_g___exported___functions_ga4fa7f1cd690533a35ad9e4729c0450a3}{I\+W\+D\+G\+\_\+\+Set\+Prescaler} (uint8\+\_\+t I\+W\+D\+G\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets I\+W\+DG Prescaler value. \end{DoxyCompactList}\item 
void \hyperlink{group___i_w_d_g___exported___functions_gae2a14752a0431f23cb80cebf202ac365}{I\+W\+D\+G\+\_\+\+Set\+Reload} (uint16\+\_\+t Reload)
\begin{DoxyCompactList}\small\item\em Sets I\+W\+DG Reload value. \end{DoxyCompactList}\item 
void \hyperlink{group___i_w_d_g___exported___functions_ga7147ebabdc3fef97f532b171a4e70d49}{I\+W\+D\+G\+\_\+\+Reload\+Counter} (void)
\begin{DoxyCompactList}\small\item\em Reloads I\+W\+DG counter with value defined in the reload register (write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers disabled). \end{DoxyCompactList}\item 
void \hyperlink{group___i_w_d_g___exported___functions_ga479b2921c86f8c67b819f5c4bea6bdb6}{I\+W\+D\+G\+\_\+\+Enable} (void)
\begin{DoxyCompactList}\small\item\em Enables I\+W\+DG (write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers disabled). \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___i_w_d_g___exported___functions_ga37f050cfbedc0c15f9e0816c0b22011e}{I\+W\+D\+G\+\_\+\+Get\+Flag\+Status} (uint16\+\_\+t I\+W\+D\+G\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I\+W\+DG flag is set or not. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the I\+W\+DG firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }