#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcbf2402a10 .scope module, "RCA_4_tb" "RCA_4_tb" 2 2;
 .timescale 0 0;
P_0x7fcbf2402260 .param/l "N" 0 2 3, +C4<00000000000000000000000000000100>;
v0x7fcbf2415a30_0 .var "a", 3 0;
v0x7fcbf2415ae0_0 .var "b", 3 0;
v0x7fcbf2415b70_0 .var "cin", 0 0;
v0x7fcbf2415c60_0 .var "clock", 0 0;
v0x7fcbf2415cf0_0 .net "cout", 0 0, L_0x7fcbf2418050;  1 drivers
v0x7fcbf2415e00_0 .var/i "i", 31 0;
v0x7fcbf2415e90_0 .net "k", 4 0, L_0x7fcbf24160e0;  1 drivers
v0x7fcbf2415f20_0 .var/i "seed", 31 0;
v0x7fcbf2415fb0_0 .net "sum", 3 0, L_0x7fcbf2418400;  1 drivers
E_0x7fcbf2401ce0 .event negedge, v0x7fcbf2415c60_0;
L_0x7fcbf24160e0 .concat [ 4 1 0 0], L_0x7fcbf2418400, L_0x7fcbf2418050;
S_0x7fcbf2402bf0 .scope module, "RCA" "RCA_4" 2 46, 3 2 0, S_0x7fcbf2402a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x7fcbf2415560_0 .net "a", 3 0, v0x7fcbf2415a30_0;  1 drivers
v0x7fcbf24155f0_0 .net "b", 3 0, v0x7fcbf2415ae0_0;  1 drivers
v0x7fcbf2415680_0 .net "cin", 0 0, v0x7fcbf2415b70_0;  1 drivers
v0x7fcbf2415730_0 .net "cout", 0 0, L_0x7fcbf2418050;  alias, 1 drivers
v0x7fcbf24157e0_0 .net "sum", 3 0, L_0x7fcbf2418400;  alias, 1 drivers
v0x7fcbf24158b0 .array "w", 0 2;
v0x7fcbf24158b0_0 .net v0x7fcbf24158b0 0, 0 0, L_0x7fcbf2416730; 1 drivers
v0x7fcbf24158b0_1 .net v0x7fcbf24158b0 1, 0 0, L_0x7fcbf2416f70; 1 drivers
v0x7fcbf24158b0_2 .net v0x7fcbf24158b0 2, 0 0, L_0x7fcbf2417780; 1 drivers
L_0x7fcbf2416860 .part v0x7fcbf2415a30_0, 0, 1;
L_0x7fcbf2416980 .part v0x7fcbf2415ae0_0, 0, 1;
L_0x7fcbf24170a0 .part v0x7fcbf2415a30_0, 1, 1;
L_0x7fcbf24171c0 .part v0x7fcbf2415ae0_0, 1, 1;
L_0x7fcbf24178d0 .part v0x7fcbf2415a30_0, 2, 1;
L_0x7fcbf2417a70 .part v0x7fcbf2415ae0_0, 1, 1;
L_0x7fcbf24181c0 .part v0x7fcbf2415a30_0, 3, 1;
L_0x7fcbf24182e0 .part v0x7fcbf2415ae0_0, 3, 1;
L_0x7fcbf2418400 .concat8 [ 1 1 1 1], L_0x7fcbf2416270, L_0x7fcbf2416b90, L_0x7fcbf2417370, L_0x7fcbf2417c10;
S_0x7fcbf2402e00 .scope module, "FA0" "FA" 3 8, 4 1 0, S_0x7fcbf2402bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fcbf24161c0 .functor XOR 1, v0x7fcbf2415b70_0, L_0x7fcbf2416860, C4<0>, C4<0>;
L_0x7fcbf2416270 .functor XOR 1, L_0x7fcbf24161c0, L_0x7fcbf2416980, C4<0>, C4<0>;
L_0x7fcbf2416360 .functor AND 1, L_0x7fcbf2416860, L_0x7fcbf2416980, C4<1>, C4<1>;
L_0x7fcbf2416490 .functor AND 1, L_0x7fcbf2416980, v0x7fcbf2415b70_0, C4<1>, C4<1>;
L_0x7fcbf24165a0 .functor OR 1, L_0x7fcbf2416360, L_0x7fcbf2416490, C4<0>, C4<0>;
L_0x7fcbf24166c0 .functor AND 1, L_0x7fcbf2416860, v0x7fcbf2415b70_0, C4<1>, C4<1>;
L_0x7fcbf2416730 .functor OR 1, L_0x7fcbf24165a0, L_0x7fcbf24166c0, C4<0>, C4<0>;
v0x7fcbf2403060_0 .net *"_s0", 0 0, L_0x7fcbf24161c0;  1 drivers
v0x7fcbf2413120_0 .net *"_s10", 0 0, L_0x7fcbf24166c0;  1 drivers
v0x7fcbf24131c0_0 .net *"_s4", 0 0, L_0x7fcbf2416360;  1 drivers
v0x7fcbf2413270_0 .net *"_s6", 0 0, L_0x7fcbf2416490;  1 drivers
v0x7fcbf2413320_0 .net *"_s8", 0 0, L_0x7fcbf24165a0;  1 drivers
v0x7fcbf2413410_0 .net "a", 0 0, L_0x7fcbf2416860;  1 drivers
v0x7fcbf24134b0_0 .net "b", 0 0, L_0x7fcbf2416980;  1 drivers
v0x7fcbf2413550_0 .net "cin", 0 0, v0x7fcbf2415b70_0;  alias, 1 drivers
v0x7fcbf24135f0_0 .net "cout", 0 0, L_0x7fcbf2416730;  alias, 1 drivers
v0x7fcbf2413700_0 .net "sum", 0 0, L_0x7fcbf2416270;  1 drivers
S_0x7fcbf2413810 .scope module, "FA1" "FA" 3 9, 4 1 0, S_0x7fcbf2402bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fcbf2416aa0 .functor XOR 1, L_0x7fcbf2416730, L_0x7fcbf24170a0, C4<0>, C4<0>;
L_0x7fcbf2416b90 .functor XOR 1, L_0x7fcbf2416aa0, L_0x7fcbf24171c0, C4<0>, C4<0>;
L_0x7fcbf2416c00 .functor AND 1, L_0x7fcbf24170a0, L_0x7fcbf24171c0, C4<1>, C4<1>;
L_0x7fcbf2416d10 .functor AND 1, L_0x7fcbf24171c0, L_0x7fcbf2416730, C4<1>, C4<1>;
L_0x7fcbf2416da0 .functor OR 1, L_0x7fcbf2416c00, L_0x7fcbf2416d10, C4<0>, C4<0>;
L_0x7fcbf2416f00 .functor AND 1, L_0x7fcbf24170a0, L_0x7fcbf2416730, C4<1>, C4<1>;
L_0x7fcbf2416f70 .functor OR 1, L_0x7fcbf2416da0, L_0x7fcbf2416f00, C4<0>, C4<0>;
v0x7fcbf2413a40_0 .net *"_s0", 0 0, L_0x7fcbf2416aa0;  1 drivers
v0x7fcbf2413ad0_0 .net *"_s10", 0 0, L_0x7fcbf2416f00;  1 drivers
v0x7fcbf2413b70_0 .net *"_s4", 0 0, L_0x7fcbf2416c00;  1 drivers
v0x7fcbf2413c30_0 .net *"_s6", 0 0, L_0x7fcbf2416d10;  1 drivers
v0x7fcbf2413ce0_0 .net *"_s8", 0 0, L_0x7fcbf2416da0;  1 drivers
v0x7fcbf2413dd0_0 .net "a", 0 0, L_0x7fcbf24170a0;  1 drivers
v0x7fcbf2413e70_0 .net "b", 0 0, L_0x7fcbf24171c0;  1 drivers
v0x7fcbf2413f10_0 .net "cin", 0 0, L_0x7fcbf2416730;  alias, 1 drivers
v0x7fcbf2413fa0_0 .net "cout", 0 0, L_0x7fcbf2416f70;  alias, 1 drivers
v0x7fcbf24140b0_0 .net "sum", 0 0, L_0x7fcbf2416b90;  1 drivers
S_0x7fcbf24141d0 .scope module, "FA2" "FA" 3 10, 4 1 0, S_0x7fcbf2402bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fcbf24172e0 .functor XOR 1, L_0x7fcbf2416f70, L_0x7fcbf24178d0, C4<0>, C4<0>;
L_0x7fcbf2417370 .functor XOR 1, L_0x7fcbf24172e0, L_0x7fcbf2417a70, C4<0>, C4<0>;
L_0x7fcbf2417420 .functor AND 1, L_0x7fcbf24178d0, L_0x7fcbf2417a70, C4<1>, C4<1>;
L_0x7fcbf2417550 .functor AND 1, L_0x7fcbf2417a70, L_0x7fcbf2416f70, C4<1>, C4<1>;
L_0x7fcbf24175e0 .functor OR 1, L_0x7fcbf2417420, L_0x7fcbf2417550, C4<0>, C4<0>;
L_0x7fcbf2417710 .functor AND 1, L_0x7fcbf24178d0, L_0x7fcbf2416f70, C4<1>, C4<1>;
L_0x7fcbf2417780 .functor OR 1, L_0x7fcbf24175e0, L_0x7fcbf2417710, C4<0>, C4<0>;
v0x7fcbf2414400_0 .net *"_s0", 0 0, L_0x7fcbf24172e0;  1 drivers
v0x7fcbf2414490_0 .net *"_s10", 0 0, L_0x7fcbf2417710;  1 drivers
v0x7fcbf2414540_0 .net *"_s4", 0 0, L_0x7fcbf2417420;  1 drivers
v0x7fcbf2414600_0 .net *"_s6", 0 0, L_0x7fcbf2417550;  1 drivers
v0x7fcbf24146b0_0 .net *"_s8", 0 0, L_0x7fcbf24175e0;  1 drivers
v0x7fcbf24147a0_0 .net "a", 0 0, L_0x7fcbf24178d0;  1 drivers
v0x7fcbf2414840_0 .net "b", 0 0, L_0x7fcbf2417a70;  1 drivers
v0x7fcbf24148e0_0 .net "cin", 0 0, L_0x7fcbf2416f70;  alias, 1 drivers
v0x7fcbf2414970_0 .net "cout", 0 0, L_0x7fcbf2417780;  alias, 1 drivers
v0x7fcbf2414a80_0 .net "sum", 0 0, L_0x7fcbf2417370;  1 drivers
S_0x7fcbf2414ba0 .scope module, "FA3" "FA" 3 11, 4 1 0, S_0x7fcbf2402bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fcbf24174b0 .functor XOR 1, L_0x7fcbf2417780, L_0x7fcbf24181c0, C4<0>, C4<0>;
L_0x7fcbf2417c10 .functor XOR 1, L_0x7fcbf24174b0, L_0x7fcbf24182e0, C4<0>, C4<0>;
L_0x7fcbf2417cc0 .functor AND 1, L_0x7fcbf24181c0, L_0x7fcbf24182e0, C4<1>, C4<1>;
L_0x7fcbf2417df0 .functor AND 1, L_0x7fcbf24182e0, L_0x7fcbf2417780, C4<1>, C4<1>;
L_0x7fcbf2417e80 .functor OR 1, L_0x7fcbf2417cc0, L_0x7fcbf2417df0, C4<0>, C4<0>;
L_0x7fcbf2417fe0 .functor AND 1, L_0x7fcbf24181c0, L_0x7fcbf2417780, C4<1>, C4<1>;
L_0x7fcbf2418050 .functor OR 1, L_0x7fcbf2417e80, L_0x7fcbf2417fe0, C4<0>, C4<0>;
v0x7fcbf2414dd0_0 .net *"_s0", 0 0, L_0x7fcbf24174b0;  1 drivers
v0x7fcbf2414e60_0 .net *"_s10", 0 0, L_0x7fcbf2417fe0;  1 drivers
v0x7fcbf2414f00_0 .net *"_s4", 0 0, L_0x7fcbf2417cc0;  1 drivers
v0x7fcbf2414fc0_0 .net *"_s6", 0 0, L_0x7fcbf2417df0;  1 drivers
v0x7fcbf2415070_0 .net *"_s8", 0 0, L_0x7fcbf2417e80;  1 drivers
v0x7fcbf2415160_0 .net "a", 0 0, L_0x7fcbf24181c0;  1 drivers
v0x7fcbf2415200_0 .net "b", 0 0, L_0x7fcbf24182e0;  1 drivers
v0x7fcbf24152a0_0 .net "cin", 0 0, L_0x7fcbf2417780;  alias, 1 drivers
v0x7fcbf2415330_0 .net "cout", 0 0, L_0x7fcbf2418050;  alias, 1 drivers
v0x7fcbf2415440_0 .net "sum", 0 0, L_0x7fcbf2417c10;  1 drivers
    .scope S_0x7fcbf2402a10;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcbf2415f20_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x7fcbf2415e00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fcbf2402a10;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "RCA_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fcbf2402bf0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fcbf2402a10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcbf2415c60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcbf2415a30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcbf2415ae0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcbf2415b70_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fcbf2415c60_0;
    %inv;
    %store/vec4 v0x7fcbf2415c60_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7fcbf2402a10;
T_3 ;
    %load/vec4 v0x7fcbf2415e00_0;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fcbf2401ce0;
    %vpi_func 2 32 "$random" 32, v0x7fcbf2415f20_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x7fcbf2415b70_0, 0, 1;
    %vpi_func 2 33 "$random" 32, v0x7fcbf2415f20_0 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x7fcbf2415a30_0, 0, 4;
    %vpi_func 2 34 "$random" 32, v0x7fcbf2415f20_0 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x7fcbf2415ae0_0, 0, 4;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fcbf2402a10;
T_4 ;
    %vpi_call 2 42 "$monitor", "%d + %d + %d= %d", v0x7fcbf2415a30_0, v0x7fcbf2415ae0_0, v0x7fcbf2415b70_0, v0x7fcbf2415e90_0 {0 0 0};
    %load/vec4 v0x7fcbf2415a30_0;
    %pad/u 5;
    %load/vec4 v0x7fcbf2415ae0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x7fcbf2415b70_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x7fcbf2415e90_0;
    %cmp/ne;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 2 43 "$display", "ERROR" {0 0 0};
T_4.0 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "RCA_4_tb_random.v";
    "./RCA_4.v";
    "./FA.v";
