Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 959410070e294ad7bb4da23deac50743 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_1_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD1
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0blk_mem_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0blk_mem_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0blk_mem_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0blk_mem_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0blk_mem_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0blk_mem_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC")
Compiling module simprims_ver.DIFFINBUF(ISTANDARD="DEFAULT")
Compiling module xil_defaultlib.IBUFDS_UNIQ_BASE_
Compiling module simprims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.CARRY8_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.design_1_top_wrapper_0_0_exec
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.design_1_top_wrapper_0_0_fetch
Compiling module xil_defaultlib.design_1_top_wrapper_0_0_mem_loa...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.design_1_top_wrapper_0_0_reg_wri...
Compiling module xil_defaultlib.design_1_top_wrapper_0_0_top
Compiling module xil_defaultlib.design_1_top_wrapper_0_0_top_wra...
Compiling module xil_defaultlib.design_1_top_wrapper_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_time_impl
