{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573070036624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573070036624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "practica7 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"practica7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573070036718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573070036890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573070036890 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573070038796 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573070039058 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573070043996 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573070043996 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573070044309 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573070044309 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573070044309 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573070044325 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573070044325 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573070044325 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573070044450 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1760 " "TimeQuest Timing Analyzer is analyzing 1760 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573070052036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica7.sdc " "Synopsys Design Constraints File file not found: 'practica7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573070052115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573070052162 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[2\]~21\|combout " "Node \"Buffer-Alta\|PortR\[2\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[2\]~24\|dataa " "Node \"inst17\|Yupa2\[2\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[2\]~24\|combout " "Node \"inst17\|Yupa2\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[2\]~25\|datac " "Node \"inst17\|Yupa2\[2\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[2\]~25\|combout " "Node \"inst17\|Yupa2\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[2\]~20\|dataa " "Node \"Buffer-Alta\|PortR\[2\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[2\]~20\|combout " "Node \"Buffer-Alta\|PortR\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[2\]~21\|dataa " "Node \"Buffer-Alta\|PortR\[2\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[2\]~989\|dataa " "Node \"inst3\|data_out\[2\]~989\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[2\]~989\|combout " "Node \"inst3\|data_out\[2\]~989\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[2\]~5\|datab " "Node \"inst3\|data\[2\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[2\]~5\|combout " "Node \"inst3\|data\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[2\]~21\|datab " "Node \"Buffer-Alta\|PortR\[2\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[2\]~24\|datab " "Node \"inst17\|Yupa\[2\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[2\]~24\|combout " "Node \"inst17\|Yupa\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[2\]~36\|datac " "Node \"inst17\|Yupa\[2\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[2\]~36\|combout " "Node \"inst17\|Yupa\[2\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[2\]~20\|datab " "Node \"Buffer-Alta\|PortR\[2\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052322 ""}  } { { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052322 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[3\]~21\|combout " "Node \"inst17\|Yupa\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[3\]~35\|datac " "Node \"inst17\|Yupa\[3\]~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[3\]~35\|combout " "Node \"inst17\|Yupa\[3\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[3\]~18\|datab " "Node \"Buffer-Alta\|PortR\[3\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[3\]~18\|combout " "Node \"Buffer-Alta\|PortR\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[3\]~19\|dataa " "Node \"Buffer-Alta\|PortR\[3\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[3\]~19\|combout " "Node \"Buffer-Alta\|PortR\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[3\]~1282\|datac " "Node \"inst3\|data_out\[3\]~1282\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[3\]~1282\|combout " "Node \"inst3\|data_out\[3\]~1282\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[3\]~797\|datad " "Node \"inst3\|data_out\[3\]~797\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[3\]~797\|combout " "Node \"inst3\|data_out\[3\]~797\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[3\]~840\|datac " "Node \"inst3\|data_out\[3\]~840\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[3\]~840\|combout " "Node \"inst3\|data_out\[3\]~840\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[3\]~4\|datab " "Node \"inst3\|data\[3\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[3\]~4\|combout " "Node \"inst3\|data\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[3\]~19\|datab " "Node \"Buffer-Alta\|PortR\[3\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[3\]~20\|dataa " "Node \"inst17\|Yupa2\[3\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[3\]~20\|combout " "Node \"inst17\|Yupa2\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[3\]~21\|datac " "Node \"inst17\|Yupa2\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[3\]~21\|combout " "Node \"inst17\|Yupa2\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[3\]~18\|dataa " "Node \"Buffer-Alta\|PortR\[3\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[3\]~21\|datab " "Node \"inst17\|Yupa\[3\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052353 ""}
{ "Warning" "WSTA_SCC_LOOP" "20 " "Found combinational loop of 20 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[1\]~27\|combout " "Node \"inst17\|Yupa\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[1\]~37\|datac " "Node \"inst17\|Yupa\[1\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[1\]~37\|combout " "Node \"inst17\|Yupa\[1\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[1\]~22\|datab " "Node \"Buffer-Alta\|PortR\[1\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[1\]~22\|combout " "Node \"Buffer-Alta\|PortR\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[1\]~23\|dataa " "Node \"Buffer-Alta\|PortR\[1\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[1\]~23\|combout " "Node \"Buffer-Alta\|PortR\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[1\]~28\|dataa " "Node \"inst17\|Yupa2\[1\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[1\]~28\|combout " "Node \"inst17\|Yupa2\[1\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[1\]~29\|datac " "Node \"inst17\|Yupa2\[1\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[1\]~29\|combout " "Node \"inst17\|Yupa2\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[1\]~22\|dataa " "Node \"Buffer-Alta\|PortR\[1\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[1\]~1092\|datab " "Node \"inst3\|data_out\[1\]~1092\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[1\]~1092\|combout " "Node \"inst3\|data_out\[1\]~1092\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[1\]~1135\|datac " "Node \"inst3\|data_out\[1\]~1135\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[1\]~1135\|combout " "Node \"inst3\|data_out\[1\]~1135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[1\]~6\|datab " "Node \"inst3\|data\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[1\]~6\|combout " "Node \"inst3\|data\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[1\]~23\|datab " "Node \"Buffer-Alta\|PortR\[1\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[1\]~27\|datab " "Node \"inst17\|Yupa\[1\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052353 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[6\]~11\|combout " "Node \"inst17\|Yupa\[6\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[6\]~33\|datac " "Node \"inst17\|Yupa\[6\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[6\]~33\|combout " "Node \"inst17\|Yupa\[6\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[6\]~12\|datab " "Node \"Buffer-Alta\|PortR\[6\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[6\]~12\|combout " "Node \"Buffer-Alta\|PortR\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[6\]~13\|dataa " "Node \"Buffer-Alta\|PortR\[6\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[6\]~13\|combout " "Node \"Buffer-Alta\|PortR\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[6\]~395\|dataa " "Node \"inst3\|data_out\[6\]~395\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[6\]~395\|combout " "Node \"inst3\|data_out\[6\]~395\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[6\]~1\|datab " "Node \"inst3\|data\[6\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[6\]~1\|combout " "Node \"inst3\|data\[6\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[6\]~13\|datab " "Node \"Buffer-Alta\|PortR\[6\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[6\]~8\|dataa " "Node \"inst17\|Yupa2\[6\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[6\]~8\|combout " "Node \"inst17\|Yupa2\[6\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[6\]~9\|datac " "Node \"inst17\|Yupa2\[6\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[6\]~9\|combout " "Node \"inst17\|Yupa2\[6\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[6\]~12\|dataa " "Node \"Buffer-Alta\|PortR\[6\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[6\]~11\|datab " "Node \"inst17\|Yupa\[6\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052353 ""}
{ "Warning" "WSTA_SCC_LOOP" "20 " "Found combinational loop of 20 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[5\]~15\|combout " "Node \"inst17\|Yupa\[5\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[5\]~14\|datab " "Node \"Buffer-Alta\|PortR\[5\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[5\]~14\|combout " "Node \"Buffer-Alta\|PortR\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[5\]~15\|dataa " "Node \"Buffer-Alta\|PortR\[5\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[5\]~15\|combout " "Node \"Buffer-Alta\|PortR\[5\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[5\]~14\|datab " "Node \"inst17\|Yupa\[5\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[5\]~14\|combout " "Node \"inst17\|Yupa\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[5\]~15\|datac " "Node \"inst17\|Yupa\[5\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[5\]~500\|datab " "Node \"inst3\|data_out\[5\]~500\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[5\]~500\|combout " "Node \"inst3\|data_out\[5\]~500\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[5\]~543\|datac " "Node \"inst3\|data_out\[5\]~543\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[5\]~543\|combout " "Node \"inst3\|data_out\[5\]~543\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[5\]~2\|datab " "Node \"inst3\|data\[5\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[5\]~2\|combout " "Node \"inst3\|data\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[5\]~15\|datab " "Node \"Buffer-Alta\|PortR\[5\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[5\]~12\|dataa " "Node \"inst17\|Yupa2\[5\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[5\]~12\|combout " "Node \"inst17\|Yupa2\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[5\]~13\|datac " "Node \"inst17\|Yupa2\[5\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[5\]~13\|combout " "Node \"inst17\|Yupa2\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[5\]~14\|dataa " "Node \"Buffer-Alta\|PortR\[5\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052353 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[4\]~34\|combout " "Node \"inst17\|Yupa\[4\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[4\]~16\|datab " "Node \"Buffer-Alta\|PortR\[4\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[4\]~16\|combout " "Node \"Buffer-Alta\|PortR\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[4\]~17\|dataa " "Node \"Buffer-Alta\|PortR\[4\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[4\]~17\|combout " "Node \"Buffer-Alta\|PortR\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[4\]~18\|datab " "Node \"inst17\|Yupa\[4\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[4\]~18\|combout " "Node \"inst17\|Yupa\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[4\]~34\|datac " "Node \"inst17\|Yupa\[4\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[4\]~690\|dataa " "Node \"inst3\|data_out\[4\]~690\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[4\]~690\|combout " "Node \"inst3\|data_out\[4\]~690\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[4\]~3\|datab " "Node \"inst3\|data\[4\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[4\]~3\|combout " "Node \"inst3\|data\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[4\]~17\|datab " "Node \"Buffer-Alta\|PortR\[4\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[4\]~16\|dataa " "Node \"inst17\|Yupa2\[4\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[4\]~16\|combout " "Node \"inst17\|Yupa2\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[4\]~17\|datac " "Node \"inst17\|Yupa2\[4\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[4\]~17\|combout " "Node \"inst17\|Yupa2\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[4\]~16\|dataa " "Node \"Buffer-Alta\|PortR\[4\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052353 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052353 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[0\]~31\|combout " "Node \"inst17\|Yupa\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[0\]~24\|datab " "Node \"Buffer-Alta\|PortR\[0\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[0\]~24\|combout " "Node \"Buffer-Alta\|PortR\[0\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[0\]~25\|dataa " "Node \"Buffer-Alta\|PortR\[0\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[0\]~25\|combout " "Node \"Buffer-Alta\|PortR\[0\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[0\]~30\|datab " "Node \"inst17\|Yupa\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[0\]~30\|combout " "Node \"inst17\|Yupa\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[0\]~31\|datac " "Node \"inst17\|Yupa\[0\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[0\]~1281\|dataa " "Node \"inst3\|data_out\[0\]~1281\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[0\]~1281\|combout " "Node \"inst3\|data_out\[0\]~1281\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[0\]~7\|datab " "Node \"inst3\|data\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[0\]~7\|combout " "Node \"inst3\|data\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[0\]~25\|datab " "Node \"Buffer-Alta\|PortR\[0\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[0\]~32\|dataa " "Node \"inst17\|Yupa2\[0\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[0\]~32\|combout " "Node \"inst17\|Yupa2\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[0\]~33\|datac " "Node \"inst17\|Yupa2\[0\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[0\]~33\|combout " "Node \"inst17\|Yupa2\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[0\]~24\|dataa " "Node \"Buffer-Alta\|PortR\[0\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052369 ""}
{ "Warning" "WSTA_SCC_LOOP" "20 " "Found combinational loop of 20 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[7\]~5\|combout " "Node \"inst17\|Yupa2\[7\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[7\]~10\|dataa " "Node \"Buffer-Alta\|PortR\[7\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[7\]~10\|combout " "Node \"Buffer-Alta\|PortR\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[7\]~11\|dataa " "Node \"Buffer-Alta\|PortR\[7\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[7\]~11\|combout " "Node \"Buffer-Alta\|PortR\[7\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[7\]~8\|dataa " "Node \"inst17\|Yupa\[7\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[7\]~8\|combout " "Node \"inst17\|Yupa\[7\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[7\]~32\|datac " "Node \"inst17\|Yupa\[7\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa\[7\]~32\|combout " "Node \"inst17\|Yupa\[7\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[7\]~10\|datab " "Node \"Buffer-Alta\|PortR\[7\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[7\]~203\|datab " "Node \"inst3\|data_out\[7\]~203\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[7\]~203\|combout " "Node \"inst3\|data_out\[7\]~203\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[7\]~246\|datac " "Node \"inst3\|data_out\[7\]~246\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data_out\[7\]~246\|combout " "Node \"inst3\|data_out\[7\]~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[7\]~0\|datab " "Node \"inst3\|data\[7\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|data\[7\]~0\|combout " "Node \"inst3\|data\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "Buffer-Alta\|PortR\[7\]~11\|datab " "Node \"Buffer-Alta\|PortR\[7\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[7\]~2\|dataa " "Node \"inst17\|Yupa2\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[7\]~2\|combout " "Node \"inst17\|Yupa2\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|Yupa2\[7\]~5\|datac " "Node \"inst17\|Yupa2\[7\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573070052369 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 26 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/bufferDataBus.vhd" 7 -1 0 } } { "UPA/upa.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/UPA/upa.vhd" 25 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 19 -1 0 } } { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573070052369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573070052494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573070052494 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573070052509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "practica7.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/practica7.bdf" { { -248 112 288 -232 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst2\|div  " "Automatically promoted node divisor:inst2\|div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:secueciador\|registro_sec:inst\|nRW " "Destination node secuenciador:secueciador\|registro_sec:inst\|nRW" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/Secuenciador/registro_sec.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 2312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:secueciador\|registro_sec:inst\|nAS " "Destination node secuenciador:secueciador\|registro_sec:inst\|nAS" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/Secuenciador/registro_sec.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 2311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_direccion:inst8\|valor_interno\[1\] " "Destination node registro_direccion:inst8\|valor_interno\[1\]" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/registro_direccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_direccion:inst8\|valor_interno\[2\] " "Destination node registro_direccion:inst8\|valor_interno\[2\]" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/registro_direccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_direccion:inst8\|valor_interno\[3\] " "Destination node registro_direccion:inst8\|valor_interno\[3\]" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/registro_direccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_direccion:inst8\|valor_interno\[4\] " "Destination node registro_direccion:inst8\|valor_interno\[4\]" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/registro_direccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_direccion:inst8\|valor_interno\[5\] " "Destination node registro_direccion:inst8\|valor_interno\[5\]" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/registro_direccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_direccion:inst8\|valor_interno\[6\] " "Destination node registro_direccion:inst8\|valor_interno\[6\]" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/registro_direccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_direccion:inst8\|valor_interno\[7\] " "Destination node registro_direccion:inst8\|valor_interno\[7\]" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/registro_direccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst2\|div~0 " "Destination node divisor:inst2\|div~0" {  } { { "divisor.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/divisor.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 2926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "divisor.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/divisor.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 2166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[100\]\[0\]~543  " "Automatically promoted node ram:inst3\|mem\[100\]\[0\]~543 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[101\]\[0\]~510  " "Automatically promoted node ram:inst3\|mem\[101\]\[0\]~510 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[102\]\[0\]~533  " "Automatically promoted node ram:inst3\|mem\[102\]\[0\]~533 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[103\]\[0\]~555  " "Automatically promoted node ram:inst3\|mem\[103\]\[0\]~555 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[104\]\[0\]~538  " "Automatically promoted node ram:inst3\|mem\[104\]\[0\]~538 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[105\]\[0\]~517  " "Automatically promoted node ram:inst3\|mem\[105\]\[0\]~517 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[106\]\[0\]~526  " "Automatically promoted node ram:inst3\|mem\[106\]\[0\]~526 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[107\]\[0\]~559  " "Automatically promoted node ram:inst3\|mem\[107\]\[0\]~559 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[108\]\[0\]~551  " "Automatically promoted node ram:inst3\|mem\[108\]\[0\]~551 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[109\]\[0\]~513  " "Automatically promoted node ram:inst3\|mem\[109\]\[0\]~513 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054004 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[110\]\[0\]~529  " "Automatically promoted node ram:inst3\|mem\[110\]\[0\]~529 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[111\]\[0\]~567  " "Automatically promoted node ram:inst3\|mem\[111\]\[0\]~567 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[112\]\[0\]~549  " "Automatically promoted node ram:inst3\|mem\[112\]\[0\]~549 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[113\]\[0\]~506  " "Automatically promoted node ram:inst3\|mem\[113\]\[0\]~506 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[114\]\[0\]~522  " "Automatically promoted node ram:inst3\|mem\[114\]\[0\]~522 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[115\]\[0\]~565  " "Automatically promoted node ram:inst3\|mem\[115\]\[0\]~565 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[116\]\[0\]~545  " "Automatically promoted node ram:inst3\|mem\[116\]\[0\]~545 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst3\|mem\[117\]\[0\]~518  " "Automatically promoted node ram:inst3\|mem\[117\]\[0\]~518 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573070054019 ""}  } { { "RAM/ram.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/RAM/ram.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 4445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573070054019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573070057254 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573070057269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573070057301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573070057332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573070057332 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573070057347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573070057347 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573070057347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573070057347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573070057363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573070057363 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573070058831 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573070059207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573070068603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573070079849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573070080349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573070158256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:18 " "Fitter placement operations ending: elapsed time is 00:01:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573070158256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573070164568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 3.2% " "4e+03 ns of routing delay (approximately 3.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1573070285625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 1 { 0 "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573070296639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573070296639 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1573070503191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573070917963 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573070917963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:12:28 " "Fitter routing operations ending: elapsed time is 00:12:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573070917978 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 168.43 " "Total time spent on timing analysis during the Fitter is 168.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573070919182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573070919572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573070930462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573070930478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573070942383 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573070946009 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1573070947957 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 MAX 10 " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVTTL C11 " "Pin sw\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "practica7.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/practica7.bdf" { { -104 1576 1744 -88 "sw" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573070948222 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVTTL C10 " "Pin sw\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "practica7.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/practica7.bdf" { { -104 1576 1744 -88 "sw" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573070948222 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL B8 " "Pin rst uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "practica7.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/practica7.bdf" { { -288 104 280 -272 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573070948222 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "practica7.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/practica7.bdf" { { -248 112 288 -232 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573070948222 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1573070948222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/output_files/practica7.fit.smsg " "Generated suppressed messages file C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p7/output_files/practica7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573070949864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 169 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5436 " "Peak virtual memory: 5436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573070953760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 14:09:13 2019 " "Processing ended: Wed Nov 06 14:09:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573070953760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:30 " "Elapsed time: 00:15:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573070953760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:54 " "Total CPU time (on all processors): 00:17:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573070953760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573070953760 ""}
