#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Apr 25 15:28:17 2014
# Process ID: 3576
# Log file: Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/leon3mp.rdi
# Journal file: Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp' for cell 'xadc_apb_if/xadc/xadc'
INFO: [Project 1-454] Reading design checkpoint 'Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/dac_clk_synth_1/dac_clk.dcp' for cell 'DACapb_if/sclk_gen'
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
WARNING: [Opt 31-35] Removing redundant IBUF, DACapb_if/sclk_gen/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DACapb_if/sclk_gen/clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_3/dac_clk.edf:300]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_2/xadc_wiz_0_early.xdc] for cell 'xadc_apb_if/xadc/xadc'
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_2/xadc_wiz_0_early.xdc] for cell 'xadc_apb_if/xadc/xadc'
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_3/dac_clk_board.xdc] for cell 'DACapb_if/sclk_gen'
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_3/dac_clk_board.xdc] for cell 'DACapb_if/sclk_gen'
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_3/dac_clk_early.xdc] for cell 'DACapb_if/sclk_gen'
INFO: [Timing 38-35] Done setting XDC timing constraints. [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/sources_1/ip/dac_clk/dac_clk.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/sources_1/ip/dac_clk/dac_clk.xdc:56]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_3/dac_clk_early.xdc] for cell 'DACapb_if/sclk_gen'
Parsing XDC File [z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/sources_1/ip/ila_xadc/constraints/ila.xdc] for cell 'xadc_apb_if/ila_xdc0/U0'
Finished Parsing XDC File [z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/sources_1/ip/ila_xadc/constraints/ila.xdc] for cell 'xadc_apb_if/ila_xdc0/U0'
Parsing XDC File [z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/sources_1/ip/ila_leon3/constraints/ila.xdc] for cell 'ila_leon3_0/U0'
Finished Parsing XDC File [z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/sources_1/ip/ila_leon3/constraints/ila.xdc] for cell 'ila_leon3_0/U0'
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/leon3mp.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/leon3mp.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/misc.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/misc.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/io.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/uart.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/xadc.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/xadc.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/pwm.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/pwm.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/unused.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.srcs/constrs_1/new/unused.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp/leon3mp.xdc]
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp/leon3mp.xdc]
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_2/xadc_wiz_0.xdc] for cell 'xadc_apb_if/xadc/xadc'
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_2/xadc_wiz_0.xdc] for cell 'xadc_apb_if/xadc/xadc'
Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_3/dac_clk.xdc] for cell 'DACapb_if/sclk_gen'
Finished Parsing XDC File [Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/.Xil/Vivado-3576-CSE-4225-10/dcp_3/dac_clk.xdc] for cell 'DACapb_if/sclk_gen'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 115 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 84 instances
  IOBUF => IOBUF (OBUFT, IBUF): 25 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 960.367 ; gain = 772.625
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 963.590 ; gain = 2.926

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-126] Generating and synthesizing debug core dbg_hub...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 970.543 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 206cbd19d

Time (s): cpu = 00:00:03 ; elapsed = 00:02:10 . Memory (MB): peak = 970.543 ; gain = 6.953

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 263a9dd8f

Time (s): cpu = 00:00:04 ; elapsed = 00:02:10 . Memory (MB): peak = 970.910 ; gain = 7.320

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 258 cells.
Phase 3 Constant Propagation | Checksum: 1b18d946c

Time (s): cpu = 00:00:05 ; elapsed = 00:02:11 . Memory (MB): peak = 970.910 ; gain = 7.320

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1274 unconnected nets.
INFO: [Opt 31-11] Eliminated 20 unconnected cells.
Phase 4 Sweep | Checksum: 1c52c10b1

Time (s): cpu = 00:00:06 ; elapsed = 00:02:12 . Memory (MB): peak = 970.910 ; gain = 7.320
Ending Logic Optimization Task | Checksum: 1c52c10b1

Time (s): cpu = 00:00:00 ; elapsed = 00:02:12 . Memory (MB): peak = 970.910 ; gain = 7.320
Implement Debug Cores | Checksum: 206cbd19d
Logic Optimization | Checksum: 2963eafa1

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1c52c10b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 973.395 ; gain = 2.484
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 31 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 62
Ending Power Optimization Task | Checksum: 228c805f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1166.566 ; gain = 195.656
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:02:25 . Memory (MB): peak = 1166.566 ; gain = 206.199
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1166.566 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.566 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: d609855a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.865 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: d609855a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.892 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: d609855a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.896 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1425817e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'rst0/xadc_i_2' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	xadc_apb_if/fir/wrap/fir_comp/coefficients_reg[16][14] {LDCE}
	xadc_apb_if/fir/wrap/fir_comp/coefficients_reg[16][13] {LDCE}
	xadc_apb_if/fir/wrap/fir_comp/coefficients_reg[16][12] {LDCE}
	xadc_apb_if/fir/wrap/fir_comp/coefficients_reg[16][11] {LDCE}
	xadc_apb_if/fir/wrap/fir_comp/coefficients_reg[16][10] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 1425817e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1ac1b8732

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 189ddbbc3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1f39b203a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 287bc7289

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 287bc7289

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1f2c3a1bd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1f2c3a1bd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1f2c3a1bd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f2c3a1bd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1da097895

Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1da097895

Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165ac5ea3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cd5e985b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 165e70743

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1c26f0d65

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c26f0d65

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c26f0d65

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: f18a10e9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4.2 Post Placement Optimization
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 1ee5efbed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1ee5efbed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 1ee5efbed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1ee5efbed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1ee5efbed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 1ee5efbed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 1ee5efbed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4.4.4 Print Final WNS
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.486  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: 1ee5efbed

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 144bfd741

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 1166.566 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 148eb6eff

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 1166.566 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 148eb6eff

Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 1166.566 ; gain = 0.000
Ending Placer Task | Checksum: 112c73abf

Time (s): cpu = 00:00:00 ; elapsed = 00:01:09 . Memory (MB): peak = 1166.566 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 3 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 1166.566 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1166.566 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1166.566 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.566 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 15 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1166.566 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.566 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1548961d8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.957 ; gain = 69.391
Phase 1 Build RT Design | Checksum: 8020d3b8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.957 ; gain = 69.391

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8020d3b8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.957 ; gain = 69.391

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 8020d3b8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1240.766 ; gain = 74.199

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 140bc16dd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.582 ; gain = 92.016

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 115489d13

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.582 ; gain = 92.016

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 115489d13

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 1269.770 ; gain = 103.203
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 115489d13

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 1269.770 ; gain = 103.203
Phase 2.5 Update Timing | Checksum: 115489d13

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 1269.770 ; gain = 103.203
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.435  | TNS=0      | WHS=-0.663 | THS=-427   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 115489d13

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 1269.770 ; gain = 103.203
Phase 2 Router Initialization | Checksum: 115489d13

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 1269.770 ; gain = 103.203

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 55840435

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1269.770 ; gain = 103.203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2984
 Number of Nodes with overlaps = 554
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 15f6e31f7

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1269.770 ; gain = 103.203

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 15f6e31f7

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1269.770 ; gain = 103.203
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.248  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 15f6e31f7

Time (s): cpu = 00:01:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1269.770 ; gain = 103.203
Phase 4.1 Global Iteration 0 | Checksum: 15f6e31f7

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1269.770 ; gain = 103.203
Phase 4 Rip-up And Reroute | Checksum: 15f6e31f7

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1269.770 ; gain = 103.203

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 15f6e31f7

Time (s): cpu = 00:01:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1269.770 ; gain = 103.203
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.29   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 15f6e31f7

Time (s): cpu = 00:01:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1269.770 ; gain = 103.203

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f6e31f7

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1269.770 ; gain = 103.203
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.29   | TNS=0      | WHS=0.067  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 15f6e31f7

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1269.770 ; gain = 103.203
Phase 6 Post Hold Fix | Checksum: 15f6e31f7

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1269.770 ; gain = 103.203

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.10497 %
  Global Horizontal Routing Utilization  = 5.23679 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 15f6e31f7

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1269.770 ; gain = 103.203

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1721b58a1

Time (s): cpu = 00:01:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1269.770 ; gain = 103.203

Phase 9 Post Router Timing
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.293  | TNS=0.000  | WHS=0.069  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 1721b58a1

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1269.770 ; gain = 103.203
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1721b58a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:57 . Memory (MB): peak = 1269.770 ; gain = 103.203

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:57 . Memory (MB): peak = 1269.770 ; gain = 103.203
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 3 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1269.770 ; gain = 103.203
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/DAT096/git/ES-Project-Spring-2014/Source code/HW/soundlie/soundlie.runs/impl_1/leon3mp_drc_routed.rpt.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1269.770 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_2 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_3 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.770 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 15:34:57 2014...
