Analysis & Synthesis report for MulticycleRISC
Thu Nov 08 17:05:13 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevel|Controller:ControlStore|curState
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: Mux4:pc_mux
 18. Parameter Settings for User Entity Instance: Mux4:mem_addr_mux
 19. Parameter Settings for User Entity Instance: Mux8:rfa3in_mux
 20. Parameter Settings for User Entity Instance: Mux8:rfd3in_mux
 21. Parameter Settings for User Entity Instance: Mux2:t3in_mux
 22. Parameter Settings for User Entity Instance: Mux4:aluain_mux
 23. Parameter Settings for User Entity Instance: Mux2:memdin_mux
 24. Parameter Settings for User Entity Instance: Mux4:rfa1in_mux
 25. Parameter Settings for User Entity Instance: Mux4:t1in_mux
 26. Parameter Settings for User Entity Instance: Mux8:t2in_mux
 27. Parameter Settings for User Entity Instance: Mux4:alubin_mux
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Port Connectivity Checks: "Mux4:alubin_mux"
 30. Port Connectivity Checks: "Mux4:rfa1in_mux"
 31. Port Connectivity Checks: "Mux2:t3in_mux"
 32. Port Connectivity Checks: "Mux8:rfa3in_mux"
 33. Port Connectivity Checks: "RegFile:registerFile"
 34. Port Connectivity Checks: "Controller:ControlStore"
 35. SignalTap II Logic Analyzer Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 08 17:05:13 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; MulticycleRISC                              ;
; Top-level Entity Name              ; TopLevel                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,017                                       ;
;     Total combinational functions  ; 3,239                                       ;
;     Dedicated logic registers      ; 4,557                                       ;
; Total registers                    ; 4557                                        ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; TopLevel           ; MulticycleRISC     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+
; INC.vhd                                                            ; yes             ; User VHDL File                               ; D:/Multicycle RISC/INC.vhd                                                            ;             ;
; Controller.vhd                                                     ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Controller.vhd                                                     ;             ;
; Memory.vhd                                                         ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Memory.vhd                                                         ;             ;
; RegFile.vhd                                                        ; yes             ; User VHDL File                               ; D:/Multicycle RISC/RegFile.vhd                                                        ;             ;
; ALU.vhd                                                            ; yes             ; User VHDL File                               ; D:/Multicycle RISC/ALU.vhd                                                            ;             ;
; Mux4.vhd                                                           ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Mux4.vhd                                                           ;             ;
; SignExtender9.vhd                                                  ; yes             ; User VHDL File                               ; D:/Multicycle RISC/SignExtender9.vhd                                                  ;             ;
; Padder.vhd                                                         ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Padder.vhd                                                         ;             ;
; Register3.vhd                                                      ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Register3.vhd                                                      ;             ;
; Register16.vhd                                                     ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Register16.vhd                                                     ;             ;
; SignExtender6.vhd                                                  ; yes             ; User VHDL File                               ; D:/Multicycle RISC/SignExtender6.vhd                                                  ;             ;
; Mux2.vhd                                                           ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Mux2.vhd                                                           ;             ;
; Mux8.vhd                                                           ; yes             ; User VHDL File                               ; D:/Multicycle RISC/Mux8.vhd                                                           ;             ;
; TopLevel.vhd                                                       ; yes             ; User VHDL File                               ; D:/Multicycle RISC/TopLevel.vhd                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_e124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/altsyncram_e124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_3ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/cntr_3ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Multicycle RISC/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldf9cd7351/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Multicycle RISC/db/ip/sldf9cd7351/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,017     ;
;                                             ;           ;
; Total combinational functions               ; 3239      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2360      ;
;     -- 3 input functions                    ; 508       ;
;     -- <=2 input functions                  ; 371       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3146      ;
;     -- arithmetic mode                      ; 93        ;
;                                             ;           ;
; Total registers                             ; 4557      ;
;     -- Dedicated logic registers            ; 4557      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 2         ;
; Total memory bits                           ; 20480     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3812      ;
; Total fan-out                               ; 30035     ;
; Average fan-out                             ; 3.77      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopLevel                                                                                                                               ; 3239 (1)          ; 4557 (0)     ; 20480       ; 0            ; 0       ; 0         ; 2    ; 0            ; |TopLevel                                                                                                                                                                                                                                                                                                                                            ; TopLevel                          ; work         ;
;    |ALU:aluBlock|                                                                                                                       ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|ALU:aluBlock                                                                                                                                                                                                                                                                                                                               ; ALU                               ; work         ;
;    |Controller:ControlStore|                                                                                                            ; 208 (208)         ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Controller:ControlStore                                                                                                                                                                                                                                                                                                                    ; Controller                        ; work         ;
;    |INC:incrementer|                                                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|INC:incrementer                                                                                                                                                                                                                                                                                                                            ; INC                               ; work         ;
;    |Memory:MemoryBlock|                                                                                                                 ; 1610 (1610)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Memory:MemoryBlock                                                                                                                                                                                                                                                                                                                         ; Memory                            ; work         ;
;    |Mux2:memdin_mux|                                                                                                                    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux2:memdin_mux                                                                                                                                                                                                                                                                                                                            ; Mux2                              ; work         ;
;    |Mux2:t3in_mux|                                                                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux2:t3in_mux                                                                                                                                                                                                                                                                                                                              ; Mux2                              ; work         ;
;    |Mux4:aluain_mux|                                                                                                                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux4:aluain_mux                                                                                                                                                                                                                                                                                                                            ; Mux4                              ; work         ;
;    |Mux4:alubin_mux|                                                                                                                    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux4:alubin_mux                                                                                                                                                                                                                                                                                                                            ; Mux4                              ; work         ;
;    |Mux4:mem_addr_mux|                                                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux4:mem_addr_mux                                                                                                                                                                                                                                                                                                                          ; Mux4                              ; work         ;
;    |Mux4:rfa1in_mux|                                                                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux4:rfa1in_mux                                                                                                                                                                                                                                                                                                                            ; Mux4                              ; work         ;
;    |Mux8:rfa3in_mux|                                                                                                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux8:rfa3in_mux                                                                                                                                                                                                                                                                                                                            ; Mux8                              ; work         ;
;    |Mux8:rfd3in_mux|                                                                                                                    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux8:rfd3in_mux                                                                                                                                                                                                                                                                                                                            ; Mux8                              ; work         ;
;    |Mux8:t2in_mux|                                                                                                                      ; 86 (86)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Mux8:t2in_mux                                                                                                                                                                                                                                                                                                                              ; Mux8                              ; work         ;
;    |RegFile:registerFile|                                                                                                               ; 90 (90)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|RegFile:registerFile                                                                                                                                                                                                                                                                                                                       ; RegFile                           ; work         ;
;    |Register16:IR|                                                                                                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Register16:IR                                                                                                                                                                                                                                                                                                                              ; Register16                        ; work         ;
;    |Register16:PC|                                                                                                                      ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Register16:PC                                                                                                                                                                                                                                                                                                                              ; Register16                        ; work         ;
;    |Register16:tempReg1|                                                                                                                ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Register16:tempReg1                                                                                                                                                                                                                                                                                                                        ; Register16                        ; work         ;
;    |Register16:tempReg2|                                                                                                                ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Register16:tempReg2                                                                                                                                                                                                                                                                                                                        ; Register16                        ; work         ;
;    |Register3:tempReg3|                                                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Register3:tempReg3                                                                                                                                                                                                                                                                                                                         ; Register3                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 828 (2)           ; 2195 (320)   ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 826 (0)           ; 1875 (0)     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 826 (88)          ; 1875 (714)   ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_e124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated                                                                                                                                                 ; altsyncram_e124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 376 (1)           ; 816 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 320 (0)           ; 800 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 480 (480)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 320 (0)           ; 320 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 55 (55)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 225 (9)           ; 210 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_3ii:auto_generated|                                                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3ii:auto_generated                                                             ; cntr_3ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 160 (160)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 160          ; 128          ; 160          ; 20480 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|Controller:ControlStore|curState                                                                                                                                                                                                                                                                                                                                ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name         ; curState.s24 ; curState.s23 ; curState.s22 ; curState.s21 ; curState.s20 ; curState.s19 ; curState.s18 ; curState.s17 ; curState.s16 ; curState.s15 ; curState.s14 ; curState.s13 ; curState.s12 ; curState.s11 ; curState.s10 ; curState.s9 ; curState.s8 ; curState.s7 ; curState.s6 ; curState.s5 ; curState.s4 ; curState.s3 ; curState.s2 ; curState.s1 ; curState.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; curState.s0  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; curState.s1  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; curState.s2  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; curState.s3  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; curState.s4  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; curState.s5  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s6  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s7  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s8  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s9  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s10 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s11 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s12 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s13 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s14 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s15 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s16 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s17 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s18 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s19 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s20 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s21 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s22 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s23 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; curState.s24 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Controller:ControlStore|tmpState[0]                 ; Controller:ControlStore|Selector2    ; yes                    ;
; ALU:aluBlock|equal                                  ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|zero                                   ; Controller:ControlStore|op_select[1] ; yes                    ;
; ALU:aluBlock|carry                                  ; ALU:aluBlock|Equal0                  ; yes                    ;
; Controller:ControlStore|tmpState[1]                 ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|tmpState[2]                 ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|tmpState[3]                 ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|tmpState[4]                 ; Controller:ControlStore|Selector2    ; yes                    ;
; ALU:aluBlock|tmpOut[0]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[10]                             ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[11]                             ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[12]                             ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[13]                             ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[14]                             ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[15]                             ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[1]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[2]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[3]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[4]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[5]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[6]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[7]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[8]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; ALU:aluBlock|tmpOut[9]                              ; ALU:aluBlock|Equal0                  ; yes                    ;
; Controller:ControlStore|newState.s1_3333            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s3_3273            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s4_3243            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s6_3183            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s9_3093            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s18_2823           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s19_2793           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s20_2763           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s22_2703           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s23_2673           ; Controller:ControlStore|Selector2    ; yes                    ;
; Memory:MemoryBlock|data_out[2]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[1]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[0]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[3]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[5]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[6]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[4]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[7]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[15]                     ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[14]                     ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[13]                     ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[12]                     ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; ALU:aluBlock|tmpOut[16]                             ; ALU:aluBlock|Equal0                  ; yes                    ;
; Controller:ControlStore|newState.s2_3303            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s10_3063           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s21_2733           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s12_3003           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s24_2643           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s14_2943           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s15_2913           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s16_2883           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s5_3213            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s7_3153            ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s11_3033           ; Controller:ControlStore|Selector2    ; yes                    ;
; Memory:MemoryBlock|data_out[9]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[10]                     ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[11]                     ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Memory:MemoryBlock|data_out[8]                      ; Memory:MemoryBlock|data_out[15]      ; yes                    ;
; Controller:ControlStore|newState.s17_2853           ; Controller:ControlStore|Selector2    ; yes                    ;
; Controller:ControlStore|newState.s13_2973           ; Controller:ControlStore|Selector2    ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Controller:ControlStore|stateVal[5..30] ; Stuck at GND due to stuck port data_in ;
; Controller:ControlStore|curState.s8     ; Lost fanout                            ;
; Controller:ControlStore|stateVal[31]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 28  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4557  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 114   ;
; Number of registers using Asynchronous Clear ; 3040  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2989  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Memory:MemoryBlock|mem[19][15]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[22][15]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[18][15]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[17][15]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[20][15]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[16][15]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[21][15]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[1][14]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[22][13]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[20][13]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[19][13]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[17][13]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[1][13]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[18][13]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[16][13]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[21][13]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[22][12]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[0][12]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[19][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[22][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[18][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[20][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[17][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[16][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[21][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[1][1]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[0][1]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[15][1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[1][0]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[16][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[0][0]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[15][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[22][5]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[19][5]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[18][5]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[17][5]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[1][5]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[20][5]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[16][5]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[21][5]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[19][6]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[1][6]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[18][4]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[1][4]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[21][7]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[22][7]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[20][7]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[17][7]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[18][7]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[16][7]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[19][7]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[1][7]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[17][2]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[0][2]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[15][2]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[19][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[17][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[22][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[20][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[18][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[16][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[0][3]                                                                                                                                                                                                                                                                                                    ; 1       ;
; Memory:MemoryBlock|mem[15][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[21][3]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[19][9]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[22][9]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[18][9]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[20][9]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[17][9]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[16][9]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[21][9]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[0][10]                                                                                                                                                                                                                                                                                                   ; 1       ;
; Memory:MemoryBlock|mem[21][10]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[19][11]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[22][11]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[18][11]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[17][11]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[20][11]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[16][11]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[21][11]                                                                                                                                                                                                                                                                                                  ; 1       ;
; Memory:MemoryBlock|mem[20][8]                                                                                                                                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 91                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|Register16:PC|reg_data[4]           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|Register16:tempReg1|reg_data[10]    ;
; 15:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; Yes        ; |TopLevel|Register16:tempReg2|reg_data[0]     ;
; 12:1               ; 11 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|Register16:tempReg2|reg_data[11]    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TopLevel|Controller:ControlStore|tmpState[3] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TopLevel|Mux4:aluain_mux|Mux0                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|Mux4:aluain_mux|Mux13               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopLevel|Mux4:alubin_mux|Mux5                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|Mux4:alubin_mux|Mux15               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopLevel|Mux4:rfa1in_mux|Mux0                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TopLevel|Mux4:mem_addr_mux|Mux10             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; No         ; |TopLevel|Mux8:rfd3in_mux|Mux10               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; No         ; |TopLevel|Mux8:rfd3in_mux|Mux4                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopLevel|Mux4:alubin_mux|Mux8                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |TopLevel|RegFile:registerFile|Mux11          ;
; 16:1               ; 6 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |TopLevel|Controller:ControlStore|newState    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopLevel|Mux8:rfa3in_mux|Mux1                ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |TopLevel|Memory:MemoryBlock|Mux2             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:pc_mux ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:mem_addr_mux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux8:rfa3in_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux8:rfd3in_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:t3in_mux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:aluain_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:memdin_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:rfa1in_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:t1in_mux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux8:t2in_mux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:alubin_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 501                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------+
; Port Connectivity Checks: "Mux4:alubin_mux"       ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; data_in3[15..1] ; Input ; Info     ; Stuck at GND ;
; data_in3[0]     ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "Mux4:rfa1in_mux" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; data_in0 ; Input ; Info     ; Stuck at VCC  ;
+----------+-------+----------+---------------+


+--------------------------------------------+
; Port Connectivity Checks: "Mux2:t3in_mux"  ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; data_in0 ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "Mux8:rfa3in_mux" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; data_in0 ; Input ; Info     ; Stuck at VCC  ;
+----------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:registerFile"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:ControlStore"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; stateval ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 160                 ; 160              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 162                         ;
; cycloneiii_ff         ; 2272                        ;
;     CLR               ; 29                          ;
;     ENA CLR           ; 2195                        ;
;     ENA CLR SLD       ; 48                          ;
; cycloneiii_lcell_comb ; 2284                        ;
;     arith             ; 16                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 2268                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 216                         ;
;         4 data inputs ; 1818                        ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 6.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Controller:ControlStore|stateVal[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[0] ; N/A     ;
; Controller:ControlStore|stateVal[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[0] ; N/A     ;
; Controller:ControlStore|stateVal[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[1] ; N/A     ;
; Controller:ControlStore|stateVal[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[1] ; N/A     ;
; Controller:ControlStore|stateVal[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[2] ; N/A     ;
; Controller:ControlStore|stateVal[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[2] ; N/A     ;
; Controller:ControlStore|stateVal[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[3] ; N/A     ;
; Controller:ControlStore|stateVal[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[3] ; N/A     ;
; Controller:ControlStore|stateVal[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[4] ; N/A     ;
; Controller:ControlStore|stateVal[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:ControlStore|stateVal[4] ; N/A     ;
; Controller:ControlStore|stateVal[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; Controller:ControlStore|stateVal[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; RegFile:registerFile|regFile[0][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][0]  ; N/A     ;
; RegFile:registerFile|regFile[0][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][0]  ; N/A     ;
; RegFile:registerFile|regFile[0][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][10] ; N/A     ;
; RegFile:registerFile|regFile[0][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][10] ; N/A     ;
; RegFile:registerFile|regFile[0][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][11] ; N/A     ;
; RegFile:registerFile|regFile[0][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][11] ; N/A     ;
; RegFile:registerFile|regFile[0][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][12] ; N/A     ;
; RegFile:registerFile|regFile[0][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][12] ; N/A     ;
; RegFile:registerFile|regFile[0][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][13] ; N/A     ;
; RegFile:registerFile|regFile[0][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][13] ; N/A     ;
; RegFile:registerFile|regFile[0][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][14] ; N/A     ;
; RegFile:registerFile|regFile[0][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][14] ; N/A     ;
; RegFile:registerFile|regFile[0][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][15] ; N/A     ;
; RegFile:registerFile|regFile[0][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][15] ; N/A     ;
; RegFile:registerFile|regFile[0][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][1]  ; N/A     ;
; RegFile:registerFile|regFile[0][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][1]  ; N/A     ;
; RegFile:registerFile|regFile[0][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][2]  ; N/A     ;
; RegFile:registerFile|regFile[0][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][2]  ; N/A     ;
; RegFile:registerFile|regFile[0][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][3]  ; N/A     ;
; RegFile:registerFile|regFile[0][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][3]  ; N/A     ;
; RegFile:registerFile|regFile[0][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][4]  ; N/A     ;
; RegFile:registerFile|regFile[0][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][4]  ; N/A     ;
; RegFile:registerFile|regFile[0][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][5]  ; N/A     ;
; RegFile:registerFile|regFile[0][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][5]  ; N/A     ;
; RegFile:registerFile|regFile[0][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][6]  ; N/A     ;
; RegFile:registerFile|regFile[0][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][6]  ; N/A     ;
; RegFile:registerFile|regFile[0][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][7]  ; N/A     ;
; RegFile:registerFile|regFile[0][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][7]  ; N/A     ;
; RegFile:registerFile|regFile[0][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][8]  ; N/A     ;
; RegFile:registerFile|regFile[0][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][8]  ; N/A     ;
; RegFile:registerFile|regFile[0][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][9]  ; N/A     ;
; RegFile:registerFile|regFile[0][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[0][9]  ; N/A     ;
; RegFile:registerFile|regFile[1][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][0]  ; N/A     ;
; RegFile:registerFile|regFile[1][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][0]  ; N/A     ;
; RegFile:registerFile|regFile[1][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][10] ; N/A     ;
; RegFile:registerFile|regFile[1][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][10] ; N/A     ;
; RegFile:registerFile|regFile[1][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][11] ; N/A     ;
; RegFile:registerFile|regFile[1][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][11] ; N/A     ;
; RegFile:registerFile|regFile[1][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][12] ; N/A     ;
; RegFile:registerFile|regFile[1][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][12] ; N/A     ;
; RegFile:registerFile|regFile[1][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][13] ; N/A     ;
; RegFile:registerFile|regFile[1][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][13] ; N/A     ;
; RegFile:registerFile|regFile[1][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][14] ; N/A     ;
; RegFile:registerFile|regFile[1][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][14] ; N/A     ;
; RegFile:registerFile|regFile[1][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][15] ; N/A     ;
; RegFile:registerFile|regFile[1][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][15] ; N/A     ;
; RegFile:registerFile|regFile[1][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][1]  ; N/A     ;
; RegFile:registerFile|regFile[1][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][1]  ; N/A     ;
; RegFile:registerFile|regFile[1][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][2]  ; N/A     ;
; RegFile:registerFile|regFile[1][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][2]  ; N/A     ;
; RegFile:registerFile|regFile[1][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][3]  ; N/A     ;
; RegFile:registerFile|regFile[1][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][3]  ; N/A     ;
; RegFile:registerFile|regFile[1][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][4]  ; N/A     ;
; RegFile:registerFile|regFile[1][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][4]  ; N/A     ;
; RegFile:registerFile|regFile[1][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][5]  ; N/A     ;
; RegFile:registerFile|regFile[1][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][5]  ; N/A     ;
; RegFile:registerFile|regFile[1][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][6]  ; N/A     ;
; RegFile:registerFile|regFile[1][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][6]  ; N/A     ;
; RegFile:registerFile|regFile[1][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][7]  ; N/A     ;
; RegFile:registerFile|regFile[1][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][7]  ; N/A     ;
; RegFile:registerFile|regFile[1][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][8]  ; N/A     ;
; RegFile:registerFile|regFile[1][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][8]  ; N/A     ;
; RegFile:registerFile|regFile[1][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][9]  ; N/A     ;
; RegFile:registerFile|regFile[1][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[1][9]  ; N/A     ;
; RegFile:registerFile|regFile[2][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][0]  ; N/A     ;
; RegFile:registerFile|regFile[2][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][0]  ; N/A     ;
; RegFile:registerFile|regFile[2][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][10] ; N/A     ;
; RegFile:registerFile|regFile[2][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][10] ; N/A     ;
; RegFile:registerFile|regFile[2][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][11] ; N/A     ;
; RegFile:registerFile|regFile[2][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][11] ; N/A     ;
; RegFile:registerFile|regFile[2][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][12] ; N/A     ;
; RegFile:registerFile|regFile[2][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][12] ; N/A     ;
; RegFile:registerFile|regFile[2][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][13] ; N/A     ;
; RegFile:registerFile|regFile[2][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][13] ; N/A     ;
; RegFile:registerFile|regFile[2][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][14] ; N/A     ;
; RegFile:registerFile|regFile[2][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][14] ; N/A     ;
; RegFile:registerFile|regFile[2][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][15] ; N/A     ;
; RegFile:registerFile|regFile[2][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][15] ; N/A     ;
; RegFile:registerFile|regFile[2][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][1]  ; N/A     ;
; RegFile:registerFile|regFile[2][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][1]  ; N/A     ;
; RegFile:registerFile|regFile[2][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][2]  ; N/A     ;
; RegFile:registerFile|regFile[2][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][2]  ; N/A     ;
; RegFile:registerFile|regFile[2][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][3]  ; N/A     ;
; RegFile:registerFile|regFile[2][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][3]  ; N/A     ;
; RegFile:registerFile|regFile[2][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][4]  ; N/A     ;
; RegFile:registerFile|regFile[2][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][4]  ; N/A     ;
; RegFile:registerFile|regFile[2][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][5]  ; N/A     ;
; RegFile:registerFile|regFile[2][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][5]  ; N/A     ;
; RegFile:registerFile|regFile[2][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][6]  ; N/A     ;
; RegFile:registerFile|regFile[2][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][6]  ; N/A     ;
; RegFile:registerFile|regFile[2][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][7]  ; N/A     ;
; RegFile:registerFile|regFile[2][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][7]  ; N/A     ;
; RegFile:registerFile|regFile[2][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][8]  ; N/A     ;
; RegFile:registerFile|regFile[2][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][8]  ; N/A     ;
; RegFile:registerFile|regFile[2][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][9]  ; N/A     ;
; RegFile:registerFile|regFile[2][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[2][9]  ; N/A     ;
; RegFile:registerFile|regFile[3][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][0]  ; N/A     ;
; RegFile:registerFile|regFile[3][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][0]  ; N/A     ;
; RegFile:registerFile|regFile[3][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][10] ; N/A     ;
; RegFile:registerFile|regFile[3][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][10] ; N/A     ;
; RegFile:registerFile|regFile[3][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][11] ; N/A     ;
; RegFile:registerFile|regFile[3][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][11] ; N/A     ;
; RegFile:registerFile|regFile[3][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][12] ; N/A     ;
; RegFile:registerFile|regFile[3][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][12] ; N/A     ;
; RegFile:registerFile|regFile[3][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][13] ; N/A     ;
; RegFile:registerFile|regFile[3][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][13] ; N/A     ;
; RegFile:registerFile|regFile[3][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][14] ; N/A     ;
; RegFile:registerFile|regFile[3][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][14] ; N/A     ;
; RegFile:registerFile|regFile[3][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][15] ; N/A     ;
; RegFile:registerFile|regFile[3][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][15] ; N/A     ;
; RegFile:registerFile|regFile[3][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][1]  ; N/A     ;
; RegFile:registerFile|regFile[3][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][1]  ; N/A     ;
; RegFile:registerFile|regFile[3][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][2]  ; N/A     ;
; RegFile:registerFile|regFile[3][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][2]  ; N/A     ;
; RegFile:registerFile|regFile[3][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][3]  ; N/A     ;
; RegFile:registerFile|regFile[3][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][3]  ; N/A     ;
; RegFile:registerFile|regFile[3][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][4]  ; N/A     ;
; RegFile:registerFile|regFile[3][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][4]  ; N/A     ;
; RegFile:registerFile|regFile[3][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][5]  ; N/A     ;
; RegFile:registerFile|regFile[3][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][5]  ; N/A     ;
; RegFile:registerFile|regFile[3][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][6]  ; N/A     ;
; RegFile:registerFile|regFile[3][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][6]  ; N/A     ;
; RegFile:registerFile|regFile[3][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][7]  ; N/A     ;
; RegFile:registerFile|regFile[3][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][7]  ; N/A     ;
; RegFile:registerFile|regFile[3][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][8]  ; N/A     ;
; RegFile:registerFile|regFile[3][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][8]  ; N/A     ;
; RegFile:registerFile|regFile[3][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][9]  ; N/A     ;
; RegFile:registerFile|regFile[3][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[3][9]  ; N/A     ;
; RegFile:registerFile|regFile[4][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][0]  ; N/A     ;
; RegFile:registerFile|regFile[4][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][0]  ; N/A     ;
; RegFile:registerFile|regFile[4][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][10] ; N/A     ;
; RegFile:registerFile|regFile[4][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][10] ; N/A     ;
; RegFile:registerFile|regFile[4][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][11] ; N/A     ;
; RegFile:registerFile|regFile[4][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][11] ; N/A     ;
; RegFile:registerFile|regFile[4][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][12] ; N/A     ;
; RegFile:registerFile|regFile[4][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][12] ; N/A     ;
; RegFile:registerFile|regFile[4][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][13] ; N/A     ;
; RegFile:registerFile|regFile[4][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][13] ; N/A     ;
; RegFile:registerFile|regFile[4][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][14] ; N/A     ;
; RegFile:registerFile|regFile[4][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][14] ; N/A     ;
; RegFile:registerFile|regFile[4][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][15] ; N/A     ;
; RegFile:registerFile|regFile[4][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][15] ; N/A     ;
; RegFile:registerFile|regFile[4][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][1]  ; N/A     ;
; RegFile:registerFile|regFile[4][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][1]  ; N/A     ;
; RegFile:registerFile|regFile[4][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][2]  ; N/A     ;
; RegFile:registerFile|regFile[4][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][2]  ; N/A     ;
; RegFile:registerFile|regFile[4][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][3]  ; N/A     ;
; RegFile:registerFile|regFile[4][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][3]  ; N/A     ;
; RegFile:registerFile|regFile[4][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][4]  ; N/A     ;
; RegFile:registerFile|regFile[4][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][4]  ; N/A     ;
; RegFile:registerFile|regFile[4][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][5]  ; N/A     ;
; RegFile:registerFile|regFile[4][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][5]  ; N/A     ;
; RegFile:registerFile|regFile[4][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][6]  ; N/A     ;
; RegFile:registerFile|regFile[4][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][6]  ; N/A     ;
; RegFile:registerFile|regFile[4][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][7]  ; N/A     ;
; RegFile:registerFile|regFile[4][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][7]  ; N/A     ;
; RegFile:registerFile|regFile[4][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][8]  ; N/A     ;
; RegFile:registerFile|regFile[4][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][8]  ; N/A     ;
; RegFile:registerFile|regFile[4][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][9]  ; N/A     ;
; RegFile:registerFile|regFile[4][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[4][9]  ; N/A     ;
; RegFile:registerFile|regFile[5][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][0]  ; N/A     ;
; RegFile:registerFile|regFile[5][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][0]  ; N/A     ;
; RegFile:registerFile|regFile[5][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][10] ; N/A     ;
; RegFile:registerFile|regFile[5][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][10] ; N/A     ;
; RegFile:registerFile|regFile[5][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][11] ; N/A     ;
; RegFile:registerFile|regFile[5][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][11] ; N/A     ;
; RegFile:registerFile|regFile[5][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][12] ; N/A     ;
; RegFile:registerFile|regFile[5][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][12] ; N/A     ;
; RegFile:registerFile|regFile[5][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][13] ; N/A     ;
; RegFile:registerFile|regFile[5][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][13] ; N/A     ;
; RegFile:registerFile|regFile[5][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][14] ; N/A     ;
; RegFile:registerFile|regFile[5][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][14] ; N/A     ;
; RegFile:registerFile|regFile[5][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][15] ; N/A     ;
; RegFile:registerFile|regFile[5][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][15] ; N/A     ;
; RegFile:registerFile|regFile[5][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][1]  ; N/A     ;
; RegFile:registerFile|regFile[5][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][1]  ; N/A     ;
; RegFile:registerFile|regFile[5][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][2]  ; N/A     ;
; RegFile:registerFile|regFile[5][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][2]  ; N/A     ;
; RegFile:registerFile|regFile[5][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][3]  ; N/A     ;
; RegFile:registerFile|regFile[5][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][3]  ; N/A     ;
; RegFile:registerFile|regFile[5][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][4]  ; N/A     ;
; RegFile:registerFile|regFile[5][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][4]  ; N/A     ;
; RegFile:registerFile|regFile[5][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][5]  ; N/A     ;
; RegFile:registerFile|regFile[5][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][5]  ; N/A     ;
; RegFile:registerFile|regFile[5][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][6]  ; N/A     ;
; RegFile:registerFile|regFile[5][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][6]  ; N/A     ;
; RegFile:registerFile|regFile[5][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][7]  ; N/A     ;
; RegFile:registerFile|regFile[5][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][7]  ; N/A     ;
; RegFile:registerFile|regFile[5][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][8]  ; N/A     ;
; RegFile:registerFile|regFile[5][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][8]  ; N/A     ;
; RegFile:registerFile|regFile[5][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][9]  ; N/A     ;
; RegFile:registerFile|regFile[5][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[5][9]  ; N/A     ;
; RegFile:registerFile|regFile[6][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][0]  ; N/A     ;
; RegFile:registerFile|regFile[6][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][0]  ; N/A     ;
; RegFile:registerFile|regFile[6][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][10] ; N/A     ;
; RegFile:registerFile|regFile[6][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][10] ; N/A     ;
; RegFile:registerFile|regFile[6][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][11] ; N/A     ;
; RegFile:registerFile|regFile[6][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][11] ; N/A     ;
; RegFile:registerFile|regFile[6][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][12] ; N/A     ;
; RegFile:registerFile|regFile[6][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][12] ; N/A     ;
; RegFile:registerFile|regFile[6][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][13] ; N/A     ;
; RegFile:registerFile|regFile[6][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][13] ; N/A     ;
; RegFile:registerFile|regFile[6][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][14] ; N/A     ;
; RegFile:registerFile|regFile[6][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][14] ; N/A     ;
; RegFile:registerFile|regFile[6][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][15] ; N/A     ;
; RegFile:registerFile|regFile[6][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][15] ; N/A     ;
; RegFile:registerFile|regFile[6][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][1]  ; N/A     ;
; RegFile:registerFile|regFile[6][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][1]  ; N/A     ;
; RegFile:registerFile|regFile[6][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][2]  ; N/A     ;
; RegFile:registerFile|regFile[6][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][2]  ; N/A     ;
; RegFile:registerFile|regFile[6][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][3]  ; N/A     ;
; RegFile:registerFile|regFile[6][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][3]  ; N/A     ;
; RegFile:registerFile|regFile[6][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][4]  ; N/A     ;
; RegFile:registerFile|regFile[6][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][4]  ; N/A     ;
; RegFile:registerFile|regFile[6][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][5]  ; N/A     ;
; RegFile:registerFile|regFile[6][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][5]  ; N/A     ;
; RegFile:registerFile|regFile[6][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][6]  ; N/A     ;
; RegFile:registerFile|regFile[6][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][6]  ; N/A     ;
; RegFile:registerFile|regFile[6][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][7]  ; N/A     ;
; RegFile:registerFile|regFile[6][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][7]  ; N/A     ;
; RegFile:registerFile|regFile[6][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][8]  ; N/A     ;
; RegFile:registerFile|regFile[6][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][8]  ; N/A     ;
; RegFile:registerFile|regFile[6][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][9]  ; N/A     ;
; RegFile:registerFile|regFile[6][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[6][9]  ; N/A     ;
; RegFile:registerFile|regFile[7][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][0]  ; N/A     ;
; RegFile:registerFile|regFile[7][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][0]  ; N/A     ;
; RegFile:registerFile|regFile[7][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][10] ; N/A     ;
; RegFile:registerFile|regFile[7][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][10] ; N/A     ;
; RegFile:registerFile|regFile[7][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][11] ; N/A     ;
; RegFile:registerFile|regFile[7][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][11] ; N/A     ;
; RegFile:registerFile|regFile[7][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][12] ; N/A     ;
; RegFile:registerFile|regFile[7][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][12] ; N/A     ;
; RegFile:registerFile|regFile[7][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][13] ; N/A     ;
; RegFile:registerFile|regFile[7][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][13] ; N/A     ;
; RegFile:registerFile|regFile[7][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][14] ; N/A     ;
; RegFile:registerFile|regFile[7][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][14] ; N/A     ;
; RegFile:registerFile|regFile[7][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][15] ; N/A     ;
; RegFile:registerFile|regFile[7][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][15] ; N/A     ;
; RegFile:registerFile|regFile[7][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][1]  ; N/A     ;
; RegFile:registerFile|regFile[7][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][1]  ; N/A     ;
; RegFile:registerFile|regFile[7][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][2]  ; N/A     ;
; RegFile:registerFile|regFile[7][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][2]  ; N/A     ;
; RegFile:registerFile|regFile[7][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][3]  ; N/A     ;
; RegFile:registerFile|regFile[7][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][3]  ; N/A     ;
; RegFile:registerFile|regFile[7][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][4]  ; N/A     ;
; RegFile:registerFile|regFile[7][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][4]  ; N/A     ;
; RegFile:registerFile|regFile[7][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][5]  ; N/A     ;
; RegFile:registerFile|regFile[7][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][5]  ; N/A     ;
; RegFile:registerFile|regFile[7][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][6]  ; N/A     ;
; RegFile:registerFile|regFile[7][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][6]  ; N/A     ;
; RegFile:registerFile|regFile[7][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][7]  ; N/A     ;
; RegFile:registerFile|regFile[7][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][7]  ; N/A     ;
; RegFile:registerFile|regFile[7][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][8]  ; N/A     ;
; RegFile:registerFile|regFile[7][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][8]  ; N/A     ;
; RegFile:registerFile|regFile[7][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][9]  ; N/A     ;
; RegFile:registerFile|regFile[7][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:registerFile|regFile[7][9]  ; N/A     ;
; clk                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 08 17:04:34 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MulticycleRISC -c MulticycleRISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file inc.vhd
    Info (12022): Found design unit 1: INC-INC_arch File: D:/Multicycle RISC/INC.vhd Line: 12
    Info (12023): Found entity 1: INC File: D:/Multicycle RISC/INC.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-Behave File: D:/Multicycle RISC/Controller.vhd Line: 57
    Info (12023): Found entity 1: Controller File: D:/Multicycle RISC/Controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-memory_arch File: D:/Multicycle RISC/Memory.vhd Line: 16
    Info (12023): Found entity 1: Memory File: D:/Multicycle RISC/Memory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: RegFile-reg_file_arch File: D:/Multicycle RISC/RegFile.vhd Line: 19
    Info (12023): Found entity 1: RegFile File: D:/Multicycle RISC/RegFile.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-alu_arch File: D:/Multicycle RISC/ALU.vhd Line: 17
    Info (12023): Found entity 1: ALU File: D:/Multicycle RISC/ALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: Mux4-Behave File: D:/Multicycle RISC/Mux4.vhd Line: 16
    Info (12023): Found entity 1: Mux4 File: D:/Multicycle RISC/Mux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextender9.vhd
    Info (12022): Found design unit 1: SignExtender9-WhatDoYouCare File: D:/Multicycle RISC/SignExtender9.vhd Line: 11
    Info (12023): Found entity 1: SignExtender9 File: D:/Multicycle RISC/SignExtender9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file padder.vhd
    Info (12022): Found design unit 1: Padder-WhatDoYouCare File: D:/Multicycle RISC/Padder.vhd Line: 11
    Info (12023): Found entity 1: Padder File: D:/Multicycle RISC/Padder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register3.vhd
    Info (12022): Found design unit 1: Register3-Behave File: D:/Multicycle RISC/Register3.vhd Line: 14
    Info (12023): Found entity 1: Register3 File: D:/Multicycle RISC/Register3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register16.vhd
    Info (12022): Found design unit 1: Register16-Behave File: D:/Multicycle RISC/Register16.vhd Line: 14
    Info (12023): Found entity 1: Register16 File: D:/Multicycle RISC/Register16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextender6.vhd
    Info (12022): Found design unit 1: SignExtender6-WhatDoYouCare File: D:/Multicycle RISC/SignExtender6.vhd Line: 11
    Info (12023): Found entity 1: SignExtender6 File: D:/Multicycle RISC/SignExtender6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: Mux2-Behave File: D:/Multicycle RISC/Mux2.vhd Line: 14
    Info (12023): Found entity 1: Mux2 File: D:/Multicycle RISC/Mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: Mux8-Behave File: D:/Multicycle RISC/Mux8.vhd Line: 20
    Info (12023): Found entity 1: Mux8 File: D:/Multicycle RISC/Mux8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: TopLevel-Behave File: D:/Multicycle RISC/TopLevel.vhd Line: 15
    Info (12023): Found entity 1: TopLevel File: D:/Multicycle RISC/TopLevel.vhd Line: 8
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(201): object "stateVal" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 201
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r0" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r1" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r2" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r3" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r4" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r5" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r6" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(213): object "r7" assigned a value but never read File: D:/Multicycle RISC/TopLevel.vhd Line: 213
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:ControlStore" File: D:/Multicycle RISC/TopLevel.vhd Line: 219
Warning (10492): VHDL Process Statement warning at Controller.vhd(69): signal "curState" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Controller.vhd Line: 69
Warning (10620): VHDL warning at Controller.vhd(99): comparison between unequal length operands always returns FALSE File: D:/Multicycle RISC/Controller.vhd Line: 99
Warning (10492): VHDL Process Statement warning at Controller.vhd(185): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Controller.vhd Line: 185
Warning (10492): VHDL Process Statement warning at Controller.vhd(199): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Controller.vhd Line: 199
Warning (10492): VHDL Process Statement warning at Controller.vhd(210): signal "t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Controller.vhd Line: 210
Warning (10631): VHDL Process Statement warning at Controller.vhd(65): inferring latch(es) for signal or variable "newState", which holds its previous value in one or more paths through the process File: D:/Multicycle RISC/Controller.vhd Line: 65
Warning (10631): VHDL Process Statement warning at Controller.vhd(65): inferring latch(es) for signal or variable "tmpState", which holds its previous value in one or more paths through the process File: D:/Multicycle RISC/Controller.vhd Line: 65
Warning (10492): VHDL Process Statement warning at Controller.vhd(356): signal "instr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Controller.vhd Line: 356
Warning (10492): VHDL Process Statement warning at Controller.vhd(358): signal "instr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Controller.vhd Line: 358
Warning (10492): VHDL Process Statement warning at Controller.vhd(360): signal "instr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Controller.vhd Line: 360
Info (10041): Inferred latch for "tmpState[0]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[1]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[2]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[3]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[4]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[5]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[6]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[7]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[8]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[9]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[10]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[11]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[12]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[13]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[14]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[15]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[16]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[17]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[18]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[19]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[20]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[21]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[22]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[23]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[24]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[25]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[26]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[27]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[28]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[29]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[30]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "tmpState[31]" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s24" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s23" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s22" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s21" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s20" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s19" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s18" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s17" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s16" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s15" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s14" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s13" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s12" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s11" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s10" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s9" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s8" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s7" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s6" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s5" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s4" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s3" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s2" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s1" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (10041): Inferred latch for "newState.s0" at Controller.vhd(65) File: D:/Multicycle RISC/Controller.vhd Line: 65
Info (12128): Elaborating entity "Register16" for hierarchy "Register16:PC" File: D:/Multicycle RISC/TopLevel.vhd Line: 249
Info (12128): Elaborating entity "Register3" for hierarchy "Register3:tempReg3" File: D:/Multicycle RISC/TopLevel.vhd Line: 281
Info (12128): Elaborating entity "INC" for hierarchy "INC:incrementer" File: D:/Multicycle RISC/TopLevel.vhd Line: 289
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:MemoryBlock" File: D:/Multicycle RISC/TopLevel.vhd Line: 294
Warning (10492): VHDL Process Statement warning at Memory.vhd(36): signal "mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Multicycle RISC/Memory.vhd Line: 36
Warning (10631): VHDL Process Statement warning at Memory.vhd(20): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[0]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[1]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[2]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[3]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[4]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[5]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[6]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[7]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[8]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[9]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[10]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[11]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[12]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[13]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[14]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[15]" at Memory.vhd(20) File: D:/Multicycle RISC/Memory.vhd Line: 20
Info (12128): Elaborating entity "Padder" for hierarchy "Padder:PadderBlock" File: D:/Multicycle RISC/TopLevel.vhd Line: 303
Info (12128): Elaborating entity "SignExtender6" for hierarchy "SignExtender6:SignExtender1" File: D:/Multicycle RISC/TopLevel.vhd Line: 308
Info (12128): Elaborating entity "SignExtender9" for hierarchy "SignExtender9:SignExtender2" File: D:/Multicycle RISC/TopLevel.vhd Line: 313
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:aluBlock" File: D:/Multicycle RISC/TopLevel.vhd Line: 318
Warning (10631): VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable "tmpOut", which holds its previous value in one or more paths through the process File: D:/Multicycle RISC/ALU.vhd Line: 25
Warning (10631): VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable "equal", which holds its previous value in one or more paths through the process File: D:/Multicycle RISC/ALU.vhd Line: 25
Warning (10631): VHDL Process Statement warning at ALU.vhd(43): inferring latch(es) for signal or variable "carry", which holds its previous value in one or more paths through the process File: D:/Multicycle RISC/ALU.vhd Line: 43
Warning (10631): VHDL Process Statement warning at ALU.vhd(52): inferring latch(es) for signal or variable "zero", which holds its previous value in one or more paths through the process File: D:/Multicycle RISC/ALU.vhd Line: 52
Info (10041): Inferred latch for "zero" at ALU.vhd(52) File: D:/Multicycle RISC/ALU.vhd Line: 52
Info (10041): Inferred latch for "carry" at ALU.vhd(43) File: D:/Multicycle RISC/ALU.vhd Line: 43
Info (10041): Inferred latch for "equal" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[0]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[1]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[2]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[3]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[4]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[5]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[6]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[7]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[8]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[9]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[10]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[11]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[12]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[13]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[14]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[15]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (10041): Inferred latch for "tmpOut[16]" at ALU.vhd(25) File: D:/Multicycle RISC/ALU.vhd Line: 25
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:registerFile" File: D:/Multicycle RISC/TopLevel.vhd Line: 328
Info (12128): Elaborating entity "Mux4" for hierarchy "Mux4:pc_mux" File: D:/Multicycle RISC/TopLevel.vhd Line: 348
Info (12128): Elaborating entity "Mux8" for hierarchy "Mux8:rfa3in_mux" File: D:/Multicycle RISC/TopLevel.vhd Line: 366
Info (12128): Elaborating entity "Mux8" for hierarchy "Mux8:rfd3in_mux" File: D:/Multicycle RISC/TopLevel.vhd Line: 379
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:t3in_mux" File: D:/Multicycle RISC/TopLevel.vhd Line: 392
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:memdin_mux" File: D:/Multicycle RISC/TopLevel.vhd Line: 408
Info (12128): Elaborating entity "Mux4" for hierarchy "Mux4:rfa1in_mux" File: D:/Multicycle RISC/TopLevel.vhd Line: 415
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf
    Info (12023): Found entity 1: altsyncram_e124 File: D:/Multicycle RISC/db/altsyncram_e124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: D:/Multicycle RISC/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/Multicycle RISC/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf
    Info (12023): Found entity 1: cntr_3ii File: D:/Multicycle RISC/db/cntr_3ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: D:/Multicycle RISC/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/Multicycle RISC/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/Multicycle RISC/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/Multicycle RISC/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/Multicycle RISC/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/Multicycle RISC/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.11.08.17:04:53 Progress: Loading sldf9cd7351/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Multicycle RISC/db/ip/sldf9cd7351/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch Controller:ControlStore|tmpState[0] has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch ALU:aluBlock|equal has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Controller:ControlStore|tmpState[1] has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s4 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|tmpState[2] has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s4 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|tmpState[3] has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s4 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|tmpState[4] has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch ALU:aluBlock|tmpOut[0] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[10] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[11] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[12] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[13] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[14] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[15] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[1] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[2] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[3] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[4] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[5] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[6] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[7] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[8] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[9] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Controller:ControlStore|newState.s1_3333 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s4 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s4_3243 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s6_3183 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s9_3093 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s18_2823 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s19_2793 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register16:IR|reg_data[15] File: D:/Multicycle RISC/Register16.vhd Line: 20
Warning (13012): Latch Controller:ControlStore|newState.s22_2703 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register16:IR|reg_data[15] File: D:/Multicycle RISC/Register16.vhd Line: 20
Warning (13012): Latch Memory:MemoryBlock|data_out[2] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[1] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[0] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[3] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[5] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[6] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[4] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[7] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[15] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[14] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[13] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[12] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch ALU:aluBlock|tmpOut[16] has unsafe behavior File: D:/Multicycle RISC/ALU.vhd Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Controller:ControlStore|newState.s12_3003 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s14_2943 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s4 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s15_2913 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s16_2883 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s3 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s5_3213 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s4 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Controller:ControlStore|newState.s7_3153 has unsafe behavior File: D:/Multicycle RISC/Controller.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:ControlStore|curState.s4 File: D:/Multicycle RISC/Controller.vhd Line: 61
Warning (13012): Latch Memory:MemoryBlock|data_out[9] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[10] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[11] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Warning (13012): Latch Memory:MemoryBlock|data_out[8] has unsafe behavior File: D:/Multicycle RISC/Memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nreset File: D:/Multicycle RISC/TopLevel.vhd Line: 10
Info (13000): Registers with preset signals will power-up high File: D:/Multicycle RISC/Memory.vhd Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Controller:ControlStore|stateVal[0] will power up to Low File: D:/Multicycle RISC/Controller.vhd Line: 222
    Critical Warning (18010): Register Controller:ControlStore|stateVal[31] will power up to Low File: D:/Multicycle RISC/Controller.vhd Line: 222
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 353 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7246 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 7079 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 5101 megabytes
    Info: Processing ended: Thu Nov 08 17:05:14 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:08


