$date
	Sun May 15 14:45:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PRPG_tb $end
$scope module PRPG_tb $end
$var wire 1 ! Load $end
$var wire 1 " clk $end
$var reg 3 # Din [2:0] $end
$var reg 1 $ Q1 $end
$var reg 1 % Q2 $end
$var reg 1 & Q3 $end
$var reg 3 ' Q_out [2:0] $end
$var reg 1 ( temp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b1 '
0&
0%
1$
b111 #
0"
0!
$end
#10000
b11 '
1%
1(
1"
#20000
0"
#30000
b111 '
1&
1"
#40000
0"
#50000
b110 '
0$
1"
#60000
0"
#70000
b101 '
0%
1$
0(
1"
#80000
0"
#90000
b10 '
1%
0&
0$
1(
1"
#100000
0"
#110000
b111 '
1&
1$
1"
1!
#115000
0!
#120000
0"
#130000
b110 '
0$
1"
#140000
0"
#150000
b101 '
0%
1$
0(
1"
#160000
0"
#170000
b10 '
1%
0&
0$
1(
1"
#180000
0"
#190000
b100 '
0%
1&
0(
1"
#200000
0"
#210000
b1 '
0&
1$
1"
#220000
0"
#230000
b11 '
1%
1(
1"
#240000
0"
#250000
b111 '
1&
1"
#260000
0"
#270000
b110 '
0$
1"
#280000
0"
#290000
b101 '
0%
1$
0(
1"
#300000
0"
#310000
b10 '
1%
0&
0$
1(
1"
#320000
0"
#330000
b100 '
0%
1&
0(
1"
#340000
0"
#350000
b1 '
0&
1$
1"
#360000
0"
#365000
