// Seed: 796124235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  wire id_5;
endmodule
module module_0 (
    input wand id_0
    , id_14,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4
    , id_15,
    input supply0 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    output wor id_11,
    input tri0 id_12
);
  wire id_16;
  wire id_17 = ~id_16, id_18;
  xor (
      id_4, id_3, id_15, id_18, id_17, id_9, id_6, id_12, id_8, id_1, id_7, id_0, id_5, id_16, id_14
  );
  module_1(
      .id_0(1)
  ); module_0(
      id_16, id_17, id_18, id_15
  );
endmodule
