<div id="pf65" class="pf w0 h0" data-page-no="65"><div class="pc pc65 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg65.png"/><div class="t m0 x2f h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-49.<span class="_ _1a"> </span>Ports Summary (continued)</div><div class="t m0 x3a h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Feature<span class="_ _46"> </span>Port A<span class="_ _5f"> </span>Port B<span class="_ _10f"> </span>Port C<span class="_ _5f"> </span>Port D<span class="_ _10f"> </span>Port E</div><div class="t m0 x9a h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Slew Rate Enable</div><div class="t m0 x3a h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">at reset</div><div class="t m0 x67 h7 y1a7 ff2 fs4 fc0 sc0 ls0">PTA3/PTA14/</div><div class="t m0 x67 h7 y1a8 ff2 fs4 fc0 sc0 ls0">PTA15/PTA16/</div><div class="t m0 x67 h7 y1a9 ff2 fs4 fc0 sc0 ls0">PTA17=Disabled;</div><div class="t m0 x67 h7 y1db ff2 fs4 fc0 sc0 ls0">Others=Enabled</div><div class="t m0 x1d h7 y1a7 ff2 fs4 fc0 sc0 ls0">PTB10/PTB11/</div><div class="t m0 x1d h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">PTB16/PTB17 =</div><div class="t m0 x1d h7 y1a9 ff2 fs4 fc0 sc0 ls0">Disabled;</div><div class="t m0 x1d h7 y1db ff2 fs4 fc0 sc0 ls0">Others=Enabled</div><div class="t m0 x2d h7 y1a7 ff2 fs4 fc0 sc0 ls0">PTC3/PTC4/PTC5/</div><div class="t m0 x2d h7 y1a8 ff2 fs4 fc0 sc0 ls0">PTC6/</div><div class="t m0 x2d h7 y1a9 ff2 fs4 fc0 sc0 ls0">PTC7=Disabled;</div><div class="t m0 x2d h7 y1db ff2 fs4 fc0 sc0 ls0">Others=Enabled</div><div class="t m0 xf3 h7 y1a7 ff2 fs4 fc0 sc0 ls0">PTD4/PTD5/PTD6/</div><div class="t m0 xf3 h7 y1a8 ff2 fs4 fc0 sc0 ls0">PTD7=Disabled;</div><div class="t m0 xf3 h7 y1a9 ff2 fs4 fc0 sc0 ls0">Others=Enabled</div><div class="t m0 xf4 h7 y1a7 ff2 fs4 fc0 sc0 ls0">PTE16/PTE17/</div><div class="t m0 xf4 h7 y1a8 ff2 fs4 fc0 sc0 ls0">PTE18/</div><div class="t m0 xf4 h7 y1a9 ff2 fs4 fc0 sc0 ls0">PTE19=Disabled;</div><div class="t m0 xf4 h7 y1db ff2 fs4 fc0 sc0 ls0">Others=Enabled</div><div class="t m0 x52 h7 y1ab ff2 fs4 fc0 sc0 ls0 ws0">Passive Filter</div><div class="t m0 x33 h7 y262 ff2 fs4 fc0 sc0 ls0 ws0">Enable control</div><div class="t m0 x67 h7 y1ab ff2 fs4 fc0 sc0 ls0 ws0">PTA4 and</div><div class="t m0 x67 h7 y262 ff2 fs4 fc0 sc0 ls0 ws0">RESET_b only</div><div class="t m0 x1d h7 y1ab ff2 fs4 fc0 sc0 ls0 ws1eb">No No No No</div><div class="t m0 x52 h7 y1ad ff2 fs4 fc0 sc0 ls0 ws0">Passive Filter</div><div class="t m0 xc7 h7 y263 ff2 fs4 fc0 sc0 ls0 ws0">Enable at reset</div><div class="t m0 x67 h7 y1ad ff2 fs4 fc0 sc0 ls0">RESET_b=Enabled</div><div class="t m0 x67 h7 y263 ff2 fs4 fc0 sc0 ls0 ws0">; Others=Disabled</div><div class="t m0 x1d h7 y1ad ff2 fs4 fc0 sc0 ls0 ws1ea">Disabled Disabled Disabled Disabled</div><div class="t m0 x89 h7 y1af ff2 fs4 fc0 sc0 ls0 ws0">Open Drain Enable</div><div class="t m0 x3a h43 y264 ff2 fs4 fc0 sc0 ls0 ws190">control<span class="fs9 fc1 ls195 v4">1</span><span class="ws1eb va">No No No No No</span></div><div class="t m0 x89 h7 y1b1 ff2 fs4 fc0 sc0 ls0 ws0">Open Drain Enable</div><div class="t m0 x3a h7 y1b2 ff2 fs4 fc0 sc0 ls0 ws0">at reset</div><div class="t m0 x67 h7 y1b1 ff2 fs4 fc0 sc0 ls0 ws1ea">Disabled Disabled Disabled Disabled Disabled</div><div class="t m0 x33 h7 y1b3 ff2 fs4 fc0 sc0 ls0 ws0">Drive Strength</div><div class="t m0 x33 h7 y1b4 ff2 fs4 fc0 sc0 ls0 ws0">Enable control</div><div class="t m0 x67 h7 y1b3 ff2 fs4 fc0 sc0 ls0 ws0">No<span class="_ _96"> </span>PTB0/PTB1 only<span class="_ _114"> </span>No<span class="_ _96"> </span>PTD6/PTD7 only<span class="_ _4"> </span>No</div><div class="t m0 x33 h7 y481 ff2 fs4 fc0 sc0 ls0 ws0">Drive Strength</div><div class="t m0 xc7 h7 y7ca ff2 fs4 fc0 sc0 ls0 ws0">Enable at reset</div><div class="t m0 x67 h7 y481 ff2 fs4 fc0 sc0 ls0 ws1ea">Disabled Disabled Disabled Disabled Disabled</div><div class="t m0 x88 h7 y7cb ff2 fs4 fc0 sc0 ls0 ws0">Pin Mux control<span class="_ _4c"> </span>Yes<span class="_ _e"> </span>Yes<span class="_ _e"> </span>Yes<span class="_ _e"> </span>Yes<span class="_ _e"> </span>Yes</div><div class="t m0 x4b h7 y7cc ff2 fs4 fc0 sc0 ls0 ws0">Pin Mux at reset<span class="_ _7"> </span>PTA0/PTA3/</div><div class="t m0 x67 h7 y31a ff2 fs4 fc0 sc0 ls0">PTA4=ALT7;</div><div class="t m0 x67 h7 y33a ff2 fs4 fc0 sc0 ls0">Others=ALT0</div><div class="t m0 x1d h7 y7cc ff2 fs4 fc0 sc0 ls0 ws1ec">ALT0 ALT0 ALT0 ALT0</div><div class="t m0 x95 h7 y31c ff2 fs4 fc0 sc0 ls0 ws0">Lock Bit<span class="_ _115"> </span>No<span class="_ _96"> </span>No<span class="_ _15"> </span>No<span class="_ _15"> </span>No<span class="_ _96"> </span>No</div><div class="t m0 x9a h7 y31d ff2 fs4 fc0 sc0 ls0 ws0">Interrupt and DMA</div><div class="t m0 x95 h7 y7cd ff2 fs4 fc0 sc0 ls0">Request</div><div class="t m0 x67 h7 y31d ff2 fs4 fc0 sc0 ls0 ws1ed">Yes No<span class="_ _96"> </span>No<span class="_ _15"> </span>Yes No</div><div class="t m0 x9a h7 y7ce ff2 fs4 fc0 sc0 ls0 ws0">Digital Glitch Filter<span class="_ _68"> </span>No<span class="_ _15"> </span>No<span class="_ _96"> </span>No<span class="_ _15"> </span>No<span class="_ _15"> </span>No</div><div class="t m0 x9 h7 y7cf ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>UART signals can be configured for open-drain using SIM_SOPT5 register. IIC signals are automatically enabled for open</div><div class="t m0 x52 h7 y7d0 ff2 fs4 fc0 sc0 ls0 ws0">drain when selected.</div><div class="t m0 x9 h1b y7d1 ff1 fsc fc0 sc0 ls0 ws0">3.10.1.3<span class="_ _b"> </span>GPIO accessibility in the memory map</div><div class="t m0 x9 hf y7d2 ff3 fs5 fc0 sc0 ls0 ws0">The GPIO is multi-ported and can be accessed directly by the core with zero wait states at</div><div class="t m0 x9 hf y7d3 ff3 fs5 fc0 sc0 ls0 ws0">base address 0xF800_0000. It can also be accessed by the core and DMA masters</div><div class="t m0 x9 hf y7d4 ff3 fs5 fc0 sc0 ls0 ws0">through the cross bar/AIPS interface at 0x400F_F000 and at an aliased slot (15) at</div><div class="t m0 x9 hf y7d5 ff3 fs5 fc0 sc0 ls0 ws0">address 0x4000_F000. All BME operations to the GPIO space can be accomplished</div><div class="t m0 x9 hf y7d6 ff3 fs5 fc0 sc0 ls0 ws0">referencing the aliased slot (15) at address 0x4000_F000. Only some of the BME</div><div class="t m0 x9 hf y7d7 ff3 fs5 fc0 sc0 ls0 ws0">operations can be accomplished referencing GPIO at address 0x400F_F000.</div><div class="t m0 x9 he y7d8 ff1 fs1 fc0 sc0 ls0 ws0">3.10.2<span class="_ _b"> </span>TSI Configuration</div><div class="t m0 x9 hf y7d9 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y7da ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>101</div><a class="l" href="#pf65" data-dest-detail='[101,"XYZ",null,352.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:107.628000px;bottom:566.641000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
