{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL.v PLL.BAK.v " "Backing up file \"PLL.v\" to \"PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1640744916665 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL PLL.v " "Started upgrading IP component ALTPLL with file \"PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1640744916665 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL PLL.v " "Completed upgrading IP component ALTPLL with file \"PLL.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1640744917727 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/taka/intelFPGA_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/taka/intelFPGA_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1640744917734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640744917734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 11:28:37 2021 " "Processing ended: Wed Dec 29 11:28:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640744917734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640744917734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640744917734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1640744917734 ""}
