/*
 *****************************************************************************
 *
 * Copyright 2010, Silicon Image, Inc.  All rights reserved.
 * No part of this work may be reproduced, modified, distributed, transmitted,
 * transcribed, or translated into any language or computer format, in any form
 * or by any means without written permission of: Silicon Image, Inc., 1060
 * East Arques Avenue, Sunnyvale, California 94085
 *****************************************************************************
 */
/*
 *****************************************************************************
 * @file  SiI923_02-92_34_4.h
 *
 * @brief Register bit definitions.
 *
 *****************************************************************************
*/


typedef struct _TX_WVN_RegsPage_C8_t
{
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_00 0x00		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_00;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_01 0x01		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_01;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_02 0x02		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_02;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_03 0x03		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_03;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_04 0x04		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_04;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_05 0x05		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_05;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_06 0x06		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_06;
#define TX_WVN_PAGE_C8_CBUS_COMMON_CONFIG_ADDR 0x07		/* Control Bus Common Configuration Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_COMMON_CONFIG_ADDR 0x00000C07		/* Control Bus Common Configuration Register */
	uint8_t TX_WVN_Page_C8_CBUS_COMMON_CONFIG;
	#define TX_WVN_PAGE_C8_DDC_TIMEOUT_MAX_MSB_MASK	0xF0
	#define TX_WVN_PAGE_C8_DDC_TIMEOUT_MAX_MSB_RD(x)	(((x)&TX_WVN_PAGE_C8_DDC_TIMEOUT_MAX_MSB_MASK)>>4)
	#define TX_WVN_PAGE_C8_DDC_TIMEOUT_MAX_MSB_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_DDC_TIMEOUT_MAX_MSB_MASK)
	#define TX_WVN_PAGE_C8_REG_DECODE_DDC_COUNT_MASK	0x08
	#define TX_WVN_PAGE_C8_REG_DECODE_DDC_COUNT_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_DECODE_DDC_COUNT_MASK)>>3)
	#define TX_WVN_PAGE_C8_REG_DECODE_DDC_COUNT_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_REG_DECODE_DDC_COUNT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_DDC_BURST_MASK	0x04
	#define TX_WVN_PAGE_C8_CBUS_DDC_BURST_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_DDC_BURST_MASK)>>2)
	#define TX_WVN_PAGE_C8_CBUS_DDC_BURST_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_CBUS_DDC_BURST_MASK)
	#define TX_WVN_PAGE_C8_SLEW_RATE_MASK	0x03
	#define TX_WVN_PAGE_C8_SLEW_RATE_RD(x)	((x)&TX_WVN_PAGE_C8_SLEW_RATE_MASK)
	#define TX_WVN_PAGE_C8_SLEW_RATE_WR(x)	((x)&TX_WVN_PAGE_C8_SLEW_RATE_MASK)
#define TX_WVN_PAGE_C8_CBUS_INTR_STATUS_ADDR 0x08		/* CBUS Interrupt Status Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_INTR_STATUS_ADDR 0x00000C08		/* CBUS Interrupt Status Register */
	uint8_t TX_WVN_Page_C8_CBUS_INTR_STATUS;
	#define TX_WVN_PAGE_C8_CBUS_SOFT_ERR_INTR_MASK	0x80
	#define TX_WVN_PAGE_C8_CBUS_SOFT_ERR_INTR_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_SOFT_ERR_INTR_MASK)>>7)
	#define TX_WVN_PAGE_C8_CBUS_SOFT_ERR_INTR_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_CBUS_SOFT_ERR_INTR_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_ABRT_MASK	0x40
	#define TX_WVN_PAGE_C8_MSC_MR_ABRT_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_ABRT_MASK)>>6)
	#define TX_WVN_PAGE_C8_MSC_MR_ABRT_WR(x)	(((x)<<6)&TX_WVN_PAGE_C8_MSC_MR_ABRT_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_ABRT_MASK	0x20
	#define TX_WVN_PAGE_C8_MSC_MT_ABRT_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MT_ABRT_MASK)>>5)
	#define TX_WVN_PAGE_C8_MSC_MT_ABRT_WR(x)	(((x)<<5)&TX_WVN_PAGE_C8_MSC_MT_ABRT_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_DONE_MASK	0x10
	#define TX_WVN_PAGE_C8_MSC_MT_DONE_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MT_DONE_MASK)>>4)
	#define TX_WVN_PAGE_C8_MSC_MT_DONE_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_MSC_MT_DONE_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_MASK	0x08
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_MASK)>>3)
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_MASK)
	#define TX_WVN_PAGE_C8_CBUS_DDC_ABRT_MASK	0x04
	#define TX_WVN_PAGE_C8_CBUS_DDC_ABRT_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_DDC_ABRT_MASK)>>2)
	#define TX_WVN_PAGE_C8_CBUS_DDC_ABRT_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_CBUS_DDC_ABRT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_CEC_ABRT_MASK	0x02
	#define TX_WVN_PAGE_C8_CBUS_CEC_ABRT_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_CEC_ABRT_MASK)>>1)
	#define TX_WVN_PAGE_C8_CBUS_CEC_ABRT_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_CBUS_CEC_ABRT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_CNX_CHG_MASK	0x01
	#define TX_WVN_PAGE_C8_CBUS_CNX_CHG_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_CNX_CHG_MASK)
	#define TX_WVN_PAGE_C8_CBUS_CNX_CHG_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_CNX_CHG_MASK)
#define TX_WVN_PAGE_C8_CBUS_INTR_ENABLE_ADDR 0x09		/* CBUS Interrupt Enable Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_INTR_ENABLE_ADDR 0x00000C09		/* CBUS Interrupt Enable Register */
	uint8_t TX_WVN_Page_C8_CBUS_INTR_ENABLE;
	#define TX_WVN_PAGE_C8_INTRP_LINK_SOFT_ERR_MASK	0x80
	#define TX_WVN_PAGE_C8_INTRP_LINK_SOFT_ERR_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_LINK_SOFT_ERR_MASK)>>7)
	#define TX_WVN_PAGE_C8_INTRP_LINK_SOFT_ERR_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_INTRP_LINK_SOFT_ERR_MASK)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_ABRT_MASK	0x40
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_ABRT_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_MSC_MR_ABRT_MASK)>>6)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_ABRT_WR(x)	(((x)<<6)&TX_WVN_PAGE_C8_INTRP_MSC_MR_ABRT_MASK)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MT_ABRT_MASK	0x20
	#define TX_WVN_PAGE_C8_INTRP_MSC_MT_ABRT_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_MSC_MT_ABRT_MASK)>>5)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MT_ABRT_WR(x)	(((x)<<5)&TX_WVN_PAGE_C8_INTRP_MSC_MT_ABRT_MASK)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MT_DONE_MASK	0x10
	#define TX_WVN_PAGE_C8_INTRP_MSC_MT_DONE_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_MSC_MT_DONE_MASK)>>4)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MT_DONE_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_INTRP_MSC_MT_DONE_MASK)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_MSC_MSG_MASK	0x08
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_MSC_MSG_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_MSC_MR_MSC_MSG_MASK)>>3)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_MSC_MSG_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_INTRP_MSC_MR_MSC_MSG_MASK)
	#define TX_WVN_PAGE_C8_INTRP_DDC_ABRT_EN_MASK	0x04
	#define TX_WVN_PAGE_C8_INTRP_DDC_ABRT_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_DDC_ABRT_EN_MASK)>>2)
	#define TX_WVN_PAGE_C8_INTRP_DDC_ABRT_EN_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_INTRP_DDC_ABRT_EN_MASK)
	#define TX_WVN_PAGE_C8_INTRP_CEC_ABRT_EN_MASK	0x02
	#define TX_WVN_PAGE_C8_INTRP_CEC_ABRT_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_CEC_ABRT_EN_MASK)>>1)
	#define TX_WVN_PAGE_C8_INTRP_CEC_ABRT_EN_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_INTRP_CEC_ABRT_EN_MASK)
	#define TX_WVN_PAGE_C8_INTRP_CNX_CHG_EN_MASK	0x01
	#define TX_WVN_PAGE_C8_INTRP_CNX_CHG_EN_RD(x)	((x)&TX_WVN_PAGE_C8_INTRP_CNX_CHG_EN_MASK)
	#define TX_WVN_PAGE_C8_INTRP_CNX_CHG_EN_WR(x)	((x)&TX_WVN_PAGE_C8_INTRP_CNX_CHG_EN_MASK)
#define TX_WVN_PAGE_C8_CBUS_BUS_STATUS_ADDR 0x0A		/* CBUS Bus Status Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_BUS_STATUS_ADDR 0x00000C0A		/* CBUS Bus Status Register */
	uint8_t TX_WVN_Page_C8_CBUS_BUS_STATUS;
	#define TX_WVN_PAGE_C8_CBUS_CONNECTED_MASK	0x01
	#define TX_WVN_PAGE_C8_CBUS_CONNECTED_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_CONNECTED_MASK)
	#define TX_WVN_PAGE_C8_CBUS_CONNECTED_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_CONNECTED_MASK)
#define TX_WVN_PAGE_C8_RSVD_ADDR_0B 0x0B		/* CBUS CEC Abort Reason Register */
	uint8_t TX_WVN_Page_C8_rsvd_0B;
#define TX_WVN_PAGE_C8_RSVD_ADDR_0C 0x0C		/* CBUS DDC Abort Reason Register */
	uint8_t TX_WVN_Page_C8_rsvd_0C;
#define TX_WVN_PAGE_C8_MSC_REQUESTER_ABORT_REASON_ADDR 0x0D		/* CBUS MSC Requester Abort Reason Register */
#define CRA_TX_WVN_PAGE_C8_MSC_REQUESTER_ABORT_REASON_ADDR 0x00000C0D		/* CBUS MSC Requester Abort Reason Register */
	uint8_t TX_WVN_Page_C8_MSC_REQUESTER_ABORT_REASON;
	#define TX_WVN_PAGE_C8_MSC_MT_ABORT_BY_PEER_MASK	0x80
	#define TX_WVN_PAGE_C8_MSC_MT_ABORT_BY_PEER_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MT_ABORT_BY_PEER_MASK)>>7)
	#define TX_WVN_PAGE_C8_MSC_MT_ABORT_BY_PEER_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_MSC_MT_ABORT_BY_PEER_MASK)
	#define TX_WVN_PAGE_C8_CBUS_HPD_MASK	           0x40
	#define TX_WVN_PAGE_C8_CBUS_HPD_RD(x)	          (((x)&TX_WVN_PAGE_C8_CBUS_HPD_MASK)>>6)
	#define TX_WVN_PAGE_C8_CBUS_HPD_WR(x)	          (((x)<<6)&TX_WVN_PAGE_C8_CBUS_HPD_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_CMD_LAT_FLUSHED_BY_HB_FAIL_MASK	0x20
	#define TX_WVN_PAGE_C8_MSC_MT_CMD_LAT_FLUSHED_BY_HB_FAIL_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MT_CMD_LAT_FLUSHED_BY_HB_FAIL_MASK)>>5)
	#define TX_WVN_PAGE_C8_MSC_MT_CMD_LAT_FLUSHED_BY_HB_FAIL_WR(x)	(((x)<<5)&TX_WVN_PAGE_C8_MSC_MT_CMD_LAT_FLUSHED_BY_HB_FAIL_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_UNDEF_CMD_MASK	   0x08
	#define TX_WVN_PAGE_C8_MSC_MT_UNDEF_CMD_RD(x)	  (((x)&TX_WVN_PAGE_C8_MSC_MT_UNDEF_CMD_MASK)>>3)
	#define TX_WVN_PAGE_C8_MSC_MT_UNDEF_CMD_WR(x)	  (((x)<<3)&TX_WVN_PAGE_C8_MSC_MT_UNDEF_CMD_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_TIMEOUT_MASK	     0x04
	#define TX_WVN_PAGE_C8_MSC_MT_TIMEOUT_RD(x)	    (((x)&TX_WVN_PAGE_C8_MSC_MT_TIMEOUT_MASK)>>2)
	#define TX_WVN_PAGE_C8_MSC_MT_TIMEOUT_WR(x)	    (((x)<<2)&TX_WVN_PAGE_C8_MSC_MT_TIMEOUT_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_PROTO_ERR_MASK	   0x02
	#define TX_WVN_PAGE_C8_MSC_MT_PROTO_ERR_RD(x)	  (((x)&TX_WVN_PAGE_C8_MSC_MT_PROTO_ERR_MASK)>>1)
	#define TX_WVN_PAGE_C8_MSC_MT_PROTO_ERR_WR(x)	  (((x)<<1)&TX_WVN_PAGE_C8_MSC_MT_PROTO_ERR_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_MAX_FAIL_MASK	    0x01
	#define TX_WVN_PAGE_C8_MSC_MT_MAX_FAIL_RD(x)	   ((x)&TX_WVN_PAGE_C8_MSC_MT_MAX_FAIL_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_MAX_FAIL_WR(x)	   ((x)&TX_WVN_PAGE_C8_MSC_MT_MAX_FAIL_MASK)
#define TX_WVN_PAGE_C8_MSC_RESPONDER_ABORT_REASON_ADDR 0x0E		/* CBUS MSC Responder Abort Reason Register */
#define CRA_TX_WVN_PAGE_C8_MSC_RESPONDER_ABORT_REASON_ADDR 0x00000C0E		/* CBUS MSC Responder Abort Reason Register */
	uint8_t TX_WVN_Page_C8_MSC_RESPONDER_ABORT_REASON;
	#define TX_WVN_PAGE_C8_MSC_MR_ABORT_BY_PEER_MASK	0x80
	#define TX_WVN_PAGE_C8_MSC_MR_ABORT_BY_PEER_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_ABORT_BY_PEER_MASK)>>7)
	#define TX_WVN_PAGE_C8_MSC_MR_ABORT_BY_PEER_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_MSC_MR_ABORT_BY_PEER_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_UNDEF_CMD_MASK	0x08
	#define TX_WVN_PAGE_C8_MSC_MR_UNDEF_CMD_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_UNDEF_CMD_MASK)>>3)
	#define TX_WVN_PAGE_C8_MSC_MR_UNDEF_CMD_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_MSC_MR_UNDEF_CMD_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_TIMEOUT_MASK	0x04
	#define TX_WVN_PAGE_C8_MSC_MR_TIMEOUT_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_TIMEOUT_MASK)>>2)
	#define TX_WVN_PAGE_C8_MSC_MR_TIMEOUT_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_MSC_MR_TIMEOUT_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_PROTO_ERR_MASK	0x02
	#define TX_WVN_PAGE_C8_MSC_MR_PROTO_ERR_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_PROTO_ERR_MASK)>>1)
	#define TX_WVN_PAGE_C8_MSC_MR_PROTO_ERR_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_MSC_MR_PROTO_ERR_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_MAX_FAIL_MASK	0x01
	#define TX_WVN_PAGE_C8_MSC_MR_MAX_FAIL_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_MAX_FAIL_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_MAX_FAIL_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_MAX_FAIL_MASK)
#define TX_WVN_PAGE_C8_RSVD_ADDR_0F 0x0F		/* CBUS MSC Responder Abort Reason Register */
	uint8_t TX_WVN_Page_C8_rsvd_0F;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_10 0x10		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_10;
#define TX_WVN_PAGE_C8_CEC_REG_CAPTURE_ID_ADDR 0x11		/* CBUS CEC Logical Address High uint8_t Register */
#define CRA_TX_WVN_PAGE_C8_CEC_REG_CAPTURE_ID_ADDR 0x00000C11		/* CBUS CEC Logical Address High uint8_t Register */
	uint8_t TX_WVN_Page_C8_CEC_REG_CAPTURE_ID;
	#define TX_WVN_PAGE_C8_REG_CEC_CAPTURE_ID_B15_8_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CEC_CAPTURE_ID_B15_8_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CEC_CAPTURE_ID_B15_8_MASK)
	#define TX_WVN_PAGE_C8_REG_CEC_CAPTURE_ID_B15_8_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CEC_CAPTURE_ID_B15_8_MASK)
#define TX_WVN_PAGE_C8_MSC_COMMAND_START_ADDR 0x12		/* CBUS MSC Command Start Register */
#define CRA_TX_WVN_PAGE_C8_MSC_COMMAND_START_ADDR 0x00000C12		/* CBUS MSC Command Start Register */
	uint8_t TX_WVN_Page_C8_MSC_COMMAND_START;
	#define TX_WVN_PAGE_C8_MSC_WRITE_BURST_MASK	0x10
	#define TX_WVN_PAGE_C8_MSC_WRITE_BURST_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_WRITE_BURST_MASK)>>4)
	#define TX_WVN_PAGE_C8_MSC_WRITE_BURST_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_MSC_WRITE_BURST_MASK)
	#define TX_WVN_PAGE_C8_MSC_WRITE_STAT_MASK	0x08
	#define TX_WVN_PAGE_C8_MSC_WRITE_STAT_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_WRITE_STAT_MASK)>>3)
	#define TX_WVN_PAGE_C8_MSC_WRITE_STAT_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_MSC_WRITE_STAT_MASK)
	#define TX_WVN_PAGE_C8_MSC_READ_DEVCAP_MASK	0x04
	#define TX_WVN_PAGE_C8_MSC_READ_DEVCAP_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_READ_DEVCAP_MASK)>>2)
	#define TX_WVN_PAGE_C8_MSC_READ_DEVCAP_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_MSC_READ_DEVCAP_MASK)
	#define TX_WVN_PAGE_C8_MSC_MSC_MSG_MASK	0x02
	#define TX_WVN_PAGE_C8_MSC_MSC_MSG_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MSC_MSG_MASK)>>1)
	#define TX_WVN_PAGE_C8_MSC_MSC_MSG_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_MSC_MSC_MSG_MASK)
	#define TX_WVN_PAGE_C8_MSC_PEER_CMD_MASK	0x01
	#define TX_WVN_PAGE_C8_MSC_PEER_CMD_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_PEER_CMD_MASK)
	#define TX_WVN_PAGE_C8_MSC_PEER_CMD_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_PEER_CMD_MASK)
#define TX_WVN_PAGE_C8_MSC_CMD_OR_OFFSET_ADDR 0x13		/* CBUS MSC Command/Offset Register */
#define CRA_TX_WVN_PAGE_C8_MSC_CMD_OR_OFFSET_ADDR 0x00000C13		/* CBUS MSC Command/Offset Register */
	uint8_t TX_WVN_Page_C8_MSC_CMD_OR_OFFSET;
	#define TX_WVN_PAGE_C8_MSC_MT_CMD_OR_OFFSET_MASK	0xFF
	#define TX_WVN_PAGE_C8_MSC_MT_CMD_OR_OFFSET_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_CMD_OR_OFFSET_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_CMD_OR_OFFSET_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_CMD_OR_OFFSET_MASK)
#define TX_WVN_PAGE_C8_MSC_1ST_TRANSMIT_DATA_ADDR 0x14		/* CBUS MSC 1st Transmit Data Register */
#define CRA_TX_WVN_PAGE_C8_MSC_1ST_TRANSMIT_DATA_ADDR 0x00000C14		/* CBUS MSC 1st Transmit Data Register */
	uint8_t TX_WVN_Page_C8_MSC_1st_transmit_data;
	#define TX_WVN_PAGE_C8_MSC_MT_WRITE_DATA_OR_MSC_MSG_CMD_MASK	0xFF
	#define TX_WVN_PAGE_C8_MSC_MT_WRITE_DATA_OR_MSC_MSG_CMD_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_WRITE_DATA_OR_MSC_MSG_CMD_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_WRITE_DATA_OR_MSC_MSG_CMD_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_WRITE_DATA_OR_MSC_MSG_CMD_MASK)
#define TX_WVN_PAGE_C8_MSC_2ND_TRANSMIT_DATA_ADDR 0x15		/* CBUS MSC 2nd Transmit Data Register */
#define CRA_TX_WVN_PAGE_C8_MSC_2ND_TRANSMIT_DATA_ADDR 0x00000C15		/* CBUS MSC 2nd Transmit Data Register */
	uint8_t TX_WVN_Page_C8_MSC_2nd_transmit_data;
	#define TX_WVN_PAGE_C8_MSC_MT_MSC_MSG_DATA_MASK	0xFF
	#define TX_WVN_PAGE_C8_MSC_MT_MSC_MSG_DATA_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_MSC_MSG_DATA_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_MSC_MSG_DATA_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_MSC_MSG_DATA_MASK)
#define TX_WVN_PAGE_C8_MSC_MT_RCVD_DATA0_ADDR 0x16		/* CBUS MSC Requester Received 1st Data Register */
#define CRA_TX_WVN_PAGE_C8_MSC_MT_RCVD_DATA0_ADDR 0x00000C16		/* CBUS MSC Requester Received 1st Data Register */
	uint8_t TX_WVN_Page_C8_MSC_mt_rcvd_data0;
	#define TX_WVN_PAGE_C8_MSC_MT_RCVD_DATA0_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_MSC_MT_RCVD_DATA0_1_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_RCVD_DATA0_1_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_RCVD_DATA0_1_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MT_RCVD_DATA0_1_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_17 0x17		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_17;
#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_CMD_ADDR 0x18		/* CBUS MSC Responder MSC_MSG Received Cmd Register */
#define CRA_TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_CMD_ADDR 0x00000C18		/* CBUS MSC Responder MSC_MSG Received Cmd Register */
	uint8_t TX_WVN_Page_C8_MSC_mr_msc_msg_rcvd_cmd;
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_CMD_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_CMD_1_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_CMD_1_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_CMD_1_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_CMD_1_MASK)
#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_DATA_ADDR 0x19		/* CBUS MSC Responder MSC_MSG Received Data Register */
#define CRA_TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_DATA_ADDR 0x00000C19		/* CBUS MSC Responder MSC_MSG Received Data Register */
	uint8_t TX_WVN_Page_C8_MSC_mr_msc_msg_rcvd_data;
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_DATA_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_DATA_1_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_DATA_1_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_DATA_1_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_MSC_MSG_RCVD_DATA_1_MASK)
#define TX_WVN_PAGE_C8_CBUS_RETRY_INTERVAL_ADDR 0x1A		/* CBUS Retry Interval Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_RETRY_INTERVAL_ADDR 0x0000C81A		/* CBUS Retry Interval Register */
	uint8_t TX_WVN_Page_C8_CBUS_RETRY_INTERVAL;
	#define TX_WVN_PAGE_C8_REG_CBUS_RETRY_INTERVAL_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_RETRY_INTERVAL_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_RETRY_INTERVAL_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_RETRY_INTERVAL_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_RETRY_INTERVAL_MASK)
#define TX_WVN_PAGE_C8_CBUS_CEC_FAIL_LIMIT_ADDR 0x1B		/* CBUS CEC Fail Limit Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_CEC_FAIL_LIMIT_ADDR 0x00000C1B		/* CBUS CEC Fail Limit Register */
	uint8_t TX_WVN_Page_C8_CBUS_CEC_FAIL_LIMIT;
	#define TX_WVN_PAGE_C8_CBUS_CEC_FAIL_LIMIT_1_MASK	0x0F
	#define TX_WVN_PAGE_C8_CBUS_CEC_FAIL_LIMIT_1_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_CEC_FAIL_LIMIT_1_MASK)
	#define TX_WVN_PAGE_C8_CBUS_CEC_FAIL_LIMIT_1_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_CEC_FAIL_LIMIT_1_MASK)
#define TX_WVN_PAGE_C8_CBUS_DDC_FAIL_LIMIT_ADDR 0x1C		/* CBUS DDC Fail Limit Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_DDC_FAIL_LIMIT_ADDR 0x00000C1C		/* CBUS DDC Fail Limit Register */
	uint8_t TX_WVN_Page_C8_CBUS_DDC_FAIL_LIMIT;
	#define TX_WVN_PAGE_C8_CBUS_DDC_FAIL_LIMIT_1_MASK	0x0F
	#define TX_WVN_PAGE_C8_CBUS_DDC_FAIL_LIMIT_1_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_DDC_FAIL_LIMIT_1_MASK)
	#define TX_WVN_PAGE_C8_CBUS_DDC_FAIL_LIMIT_1_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_DDC_FAIL_LIMIT_1_MASK)
#define TX_WVN_PAGE_C8_MSC_RETRY_FAIL_LIM_ADDR 0x1D		/* CBUS MSC Fail Limit Register */
#define CRA_TX_WVN_PAGE_C8_MSC_RETRY_FAIL_LIM_ADDR 0x00000C1D		/* CBUS MSC Fail Limit Register */
	uint8_t TX_WVN_Page_C8_MSC_RETRY_FAIL_LIM;
	#define TX_WVN_PAGE_C8_REG_MSC_RETRY_FAIL_LIM_MASK	0x0F
	#define TX_WVN_PAGE_C8_REG_MSC_RETRY_FAIL_LIM_RD(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_RETRY_FAIL_LIM_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_RETRY_FAIL_LIM_WR(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_RETRY_FAIL_LIM_MASK)
#define TX_WVN_PAGE_C8_CBUS_MSC_INT2_ADDR 0x1E		/* CBUS Interrupt Status Register #2 */
#define CRA_TX_WVN_PAGE_C8_CBUS_MSC_INT2_ADDR 0x00000C1E		/* CBUS Interrupt Status Register #2 */
	uint8_t TX_WVN_Page_C8_CBUS_MSC_INT2;
	#define TX_WVN_PAGE_C8_MSC_PEER_STATE_CHG_MASK	0x10
	#define TX_WVN_PAGE_C8_MSC_PEER_STATE_CHG_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_PEER_STATE_CHG_MASK)>>4)
	#define TX_WVN_PAGE_C8_MSC_PEER_STATE_CHG_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_MSC_PEER_STATE_CHG_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_WRITE_STATE_MASK	0x08
	#define TX_WVN_PAGE_C8_MSC_MR_WRITE_STATE_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_WRITE_STATE_MASK)>>3)
	#define TX_WVN_PAGE_C8_MSC_MR_WRITE_STATE_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_MSC_MR_WRITE_STATE_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_SET_INT_MASK	0x04
	#define TX_WVN_PAGE_C8_MSC_MR_SET_INT_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MR_SET_INT_MASK)>>2)
	#define TX_WVN_PAGE_C8_MSC_MR_SET_INT_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_MSC_MR_SET_INT_MASK)
	#define TX_WVN_PAGE_C8_MSC_HB_MAX_FAIL_MASK	0x02
	#define TX_WVN_PAGE_C8_MSC_HB_MAX_FAIL_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_HB_MAX_FAIL_MASK)>>1)
	#define TX_WVN_PAGE_C8_MSC_HB_MAX_FAIL_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_MSC_HB_MAX_FAIL_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_WRITE_BURST_MASK	0x01
	#define TX_WVN_PAGE_C8_MSC_MR_WRITE_BURST_RD(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_WRITE_BURST_MASK)
	#define TX_WVN_PAGE_C8_MSC_MR_WRITE_BURST_WR(x)	((x)&TX_WVN_PAGE_C8_MSC_MR_WRITE_BURST_MASK)
#define TX_WVN_PAGE_C8_CBUS_MSC_INT_EN2_ADDR 0x1F		/* CBUS Interrupt Enable Register #2 */
#define CRA_TX_WVN_PAGE_C8_CBUS_MSC_INT_EN2_ADDR 0x00000C1F		/* CBUS Interrupt Enable Register #2 */
	uint8_t TX_WVN_Page_C8_CBUS_MSC_INT_EN2;
	#define TX_WVN_PAGE_C8_INTRP_MSC_PEER_STATE_CHG_EN_MASK	0x10
	#define TX_WVN_PAGE_C8_INTRP_MSC_PEER_STATE_CHG_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_MSC_PEER_STATE_CHG_EN_MASK)>>4)
	#define TX_WVN_PAGE_C8_INTRP_MSC_PEER_STATE_CHG_EN_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_INTRP_MSC_PEER_STATE_CHG_EN_MASK)
	#define TX_WVN_PAGE_C8_INTRP_MSC_HB_MAX_FAIL_EN_MASK	0x02
	#define TX_WVN_PAGE_C8_INTRP_MSC_HB_MAX_FAIL_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_INTRP_MSC_HB_MAX_FAIL_EN_MASK)>>1)
	#define TX_WVN_PAGE_C8_INTRP_MSC_HB_MAX_FAIL_EN_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_INTRP_MSC_HB_MAX_FAIL_EN_MASK)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_WRITE_BURST_EN_MASK	0x01
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_WRITE_BURST_EN_RD(x)	((x)&TX_WVN_PAGE_C8_INTRP_MSC_MR_WRITE_BURST_EN_MASK)
	#define TX_WVN_PAGE_C8_INTRP_MSC_MR_WRITE_BURST_EN_WR(x)	((x)&TX_WVN_PAGE_C8_INTRP_MSC_MR_WRITE_BURST_EN_MASK)
#define TX_WVN_PAGE_C8_CBUS_MSC_WRITE_BURST_LEN_ADDR 0x20		/* CBUS MSC Requester WRITE_BURST Length */
#define CRA_TX_WVN_PAGE_C8_CBUS_MSC_WRITE_BURST_LEN_ADDR 0x00000C20		/* CBUS MSC Requester WRITE_BURST Length */
	uint8_t TX_WVN_Page_C8_CBUS_MSC_WRITE_BURST_LEN;
	#define TX_WVN_PAGE_C8_MSC_HB_SUCCESS_MASK	0x80
	#define TX_WVN_PAGE_C8_MSC_HB_SUCCESS_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_HB_SUCCESS_MASK)>>7)
	#define TX_WVN_PAGE_C8_MSC_HB_SUCCESS_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_MSC_HB_SUCCESS_MASK)
	#define TX_WVN_PAGE_C8_MSC_MT_DONE_NACK_MASK	0x40
	#define TX_WVN_PAGE_C8_MSC_MT_DONE_NACK_RD(x)	(((x)&TX_WVN_PAGE_C8_MSC_MT_DONE_NACK_MASK)>>6)
	#define TX_WVN_PAGE_C8_MSC_MT_DONE_NACK_WR(x)	(((x)<<6)&TX_WVN_PAGE_C8_MSC_MT_DONE_NACK_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_WRITE_BURST_LEN_MASK	0x0F
	#define TX_WVN_PAGE_C8_REG_MSC_WRITE_BURST_LEN_RD(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_WRITE_BURST_LEN_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_WRITE_BURST_LEN_WR(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_WRITE_BURST_LEN_MASK)
#define TX_WVN_PAGE_C8_CBUS_MSC_HEARTBEAT_CONTROL_ADDR 0x21		/* CBUS MSC Heartbeat Control Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_MSC_HEARTBEAT_CONTROL_ADDR 0x00000C21		/* CBUS MSC Heartbeat Control Register */
	uint8_t TX_WVN_Page_C8_CBUS_MSC_HEARTBEAT_CONTROL;
	#define TX_WVN_PAGE_C8_REG_MSC_HB_EN_MASK	0x80
	#define TX_WVN_PAGE_C8_REG_MSC_HB_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_MSC_HB_EN_MASK)>>7)
	#define TX_WVN_PAGE_C8_REG_MSC_HB_EN_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_REG_MSC_HB_EN_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_HB_FAIL_LIM_MASK	0x70
	#define TX_WVN_PAGE_C8_REG_MSC_HB_FAIL_LIM_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_MSC_HB_FAIL_LIM_MASK)>>4)
	#define TX_WVN_PAGE_C8_REG_MSC_HB_FAIL_LIM_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_REG_MSC_HB_FAIL_LIM_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_HB_PERIOD_MSB_MASK	0x0F
	#define TX_WVN_PAGE_C8_REG_MSC_HB_PERIOD_MSB_RD(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_HB_PERIOD_MSB_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_HB_PERIOD_MSB_WR(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_HB_PERIOD_MSB_MASK)
#define TX_WVN_PAGE_C8_CBUS_MSC_TIMEOUT_MAX_MSB_ADDR 0x22		/* CBUS MSC Time Out Limit Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_MSC_TIMEOUT_MAX_MSB_ADDR 0x00000C22		/* CBUS MSC Time Out Limit Register */
	uint8_t TX_WVN_Page_C8_CBUS_MSC_TIMEOUT_MAX_MSB;
	#define TX_WVN_PAGE_C8_REG_MSC_LEGACY_EN_MASK	0x80
	#define TX_WVN_PAGE_C8_REG_MSC_LEGACY_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_MSC_LEGACY_EN_MASK)>>7)
	#define TX_WVN_PAGE_C8_REG_MSC_LEGACY_EN_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_REG_MSC_LEGACY_EN_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_HBFAIL_HPD_CLR_EN_MASK	0x40
	#define TX_WVN_PAGE_C8_REG_MSC_HBFAIL_HPD_CLR_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_MSC_HBFAIL_HPD_CLR_EN_MASK)>>6)
	#define TX_WVN_PAGE_C8_REG_MSC_HBFAIL_HPD_CLR_EN_WR(x)	(((x)<<6)&TX_WVN_PAGE_C8_REG_MSC_HBFAIL_HPD_CLR_EN_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_TIMEOUT_MAX_MSB_MASK	0x0F
	#define TX_WVN_PAGE_C8_REG_MSC_TIMEOUT_MAX_MSB_RD(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_TIMEOUT_MAX_MSB_MASK)
	#define TX_WVN_PAGE_C8_REG_MSC_TIMEOUT_MAX_MSB_WR(x)	((x)&TX_WVN_PAGE_C8_REG_MSC_TIMEOUT_MAX_MSB_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_23 0x23		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_23;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_24 0x24		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_24;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_25 0x25		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_25;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_26 0x26		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_26;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_27 0x27		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_27;
#define TX_WVN_PAGE_C8_CBUS_NUM_CEC_ABORT_ADDR 0x28		/* CBUS Number of CEC Abort Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_NUM_CEC_ABORT_ADDR 0x00000C28		/* CBUS Number of CEC Abort Register */
	uint8_t TX_WVN_Page_C8_CBUS_NUM_CEC_ABORT;
	#define TX_WVN_PAGE_C8_CBUS_NUM_CEC_ABORT_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_CBUS_NUM_CEC_ABORT_1_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_CEC_ABORT_1_MASK)
	#define TX_WVN_PAGE_C8_CBUS_NUM_CEC_ABORT_1_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_CEC_ABORT_1_MASK)
#define TX_WVN_PAGE_C8_CBUS_NUM_DDC_ABORT_ADDR 0x29		/* CBUS Number of DDC Abort Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_NUM_DDC_ABORT_ADDR 0x00000C29		/* CBUS Number of DDC Abort Register */
	uint8_t TX_WVN_Page_C8_CBUS_NUM_DDC_ABORT;
	#define TX_WVN_PAGE_C8_CBUS_NUM_DDC_ABORT_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_CBUS_NUM_DDC_ABORT_1_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_DDC_ABORT_1_MASK)
	#define TX_WVN_PAGE_C8_CBUS_NUM_DDC_ABORT_1_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_DDC_ABORT_1_MASK)
#define TX_WVN_PAGE_C8_CBUS_NUM_PVT_ABORT_ADDR 0x2A		/* CBUS Number of Private Channel Abort Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_NUM_PVT_ABORT_ADDR 0x00000C2A		/* CBUS Number of Private Channel Abort Register */
	uint8_t TX_WVN_Page_C8_CBUS_NUM_PVT_ABORT;
	#define TX_WVN_PAGE_C8_PVT_TX_NUM_ABRT_MASK	0xFF
	#define TX_WVN_PAGE_C8_PVT_TX_NUM_ABRT_RD(x)	((x)&TX_WVN_PAGE_C8_PVT_TX_NUM_ABRT_MASK)
	#define TX_WVN_PAGE_C8_PVT_TX_NUM_ABRT_WR(x)	((x)&TX_WVN_PAGE_C8_PVT_TX_NUM_ABRT_MASK)
#define TX_WVN_PAGE_C8_CBUS_NUM_CEC_PEER_ABORT_ADDR 0x2B		/* CBUS Number of CEC Peer Abort Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_NUM_CEC_PEER_ABORT_ADDR 0x00000C2B		/* CBUS Number of CEC Peer Abort Register */
	uint8_t TX_WVN_Page_C8_CBUS_NUM_CEC_PEER_ABORT;
	#define TX_WVN_PAGE_C8_CBUS_NUM_PEER_CEC_ABORT_MASK	0xFF
	#define TX_WVN_PAGE_C8_CBUS_NUM_PEER_CEC_ABORT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_PEER_CEC_ABORT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_NUM_PEER_CEC_ABORT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_PEER_CEC_ABORT_MASK)
#define TX_WVN_PAGE_C8_CBUS_NUM_DDC_PEER_ABORT_ADDR 0x2C		/* CBUS Number of DDC Peer Abort Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_NUM_DDC_PEER_ABORT_ADDR 0x00000C2C		/* CBUS Number of DDC Peer Abort Register */
	uint8_t TX_WVN_Page_C8_CBUS_NUM_DDC_PEER_ABORT;
	#define TX_WVN_PAGE_C8_CBUS_NUM_PEER_DDC_ABORT_MASK	0xFF
	#define TX_WVN_PAGE_C8_CBUS_NUM_PEER_DDC_ABORT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_PEER_DDC_ABORT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_NUM_PEER_DDC_ABORT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_NUM_PEER_DDC_ABORT_MASK)
#define TX_WVN_PAGE_C8_CBUS_NUM_PVT_PEER_ABORT_ADDR 0x2D		/* CBUS Number of PVT Peer Abort Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_NUM_PVT_PEER_ABORT_ADDR 0x00000C2D		/* CBUS Number of PVT Peer Abort Register */
	uint8_t TX_WVN_Page_C8_CBUS_NUM_PVT_PEER_ABORT;
	#define TX_WVN_PAGE_C8_PRIV_FWR_NM_ABRT_MASK	0xFF
	#define TX_WVN_PAGE_C8_PRIV_FWR_NM_ABRT_RD(x)	((x)&TX_WVN_PAGE_C8_PRIV_FWR_NM_ABRT_MASK)
	#define TX_WVN_PAGE_C8_PRIV_FWR_NM_ABRT_WR(x)	((x)&TX_WVN_PAGE_C8_PRIV_FWR_NM_ABRT_MASK)
#define TX_WVN_PAGE_C8_CBUS_MSC_COMPATIBILITY_CONTROL_ADDR 0x2E		/* CBUS MSC Compatibility Control Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_MSC_COMPATIBILITY_CONTROL_ADDR 0x00000C2E		/* CBUS MSC Compatibility Control Register */
	uint8_t TX_WVN_Page_C8_CBUS_MSC_Compatibility_Control;
	#define TX_WVN_PAGE_C8_REG_DISABLE_CEC_ON_CBUS_MASK	0x10
	#define TX_WVN_PAGE_C8_REG_DISABLE_CEC_ON_CBUS_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_DISABLE_CEC_ON_CBUS_MASK)>>4)
	#define TX_WVN_PAGE_C8_REG_DISABLE_CEC_ON_CBUS_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_REG_DISABLE_CEC_ON_CBUS_MASK)
	#define TX_WVN_PAGE_C8_REG_DISABLE_GET_DDC_ABORT_MASK	0x08
	#define TX_WVN_PAGE_C8_REG_DISABLE_GET_DDC_ABORT_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_DISABLE_GET_DDC_ABORT_MASK)>>3)
	#define TX_WVN_PAGE_C8_REG_DISABLE_GET_DDC_ABORT_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_REG_DISABLE_GET_DDC_ABORT_MASK)
	#define TX_WVN_PAGE_C8_REG_DISABLE_GET_VS_ABORT_MASK	0x04
	#define TX_WVN_PAGE_C8_REG_DISABLE_GET_VS_ABORT_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_DISABLE_GET_VS_ABORT_MASK)>>2)
	#define TX_WVN_PAGE_C8_REG_DISABLE_GET_VS_ABORT_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_REG_DISABLE_GET_VS_ABORT_MASK)
	#define TX_WVN_PAGE_C8_REG_DISABLE_CAP_ID_COMMANDS_MASK	0x02
	#define TX_WVN_PAGE_C8_REG_DISABLE_CAP_ID_COMMANDS_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_DISABLE_CAP_ID_COMMANDS_MASK)>>1)
	#define TX_WVN_PAGE_C8_REG_DISABLE_CAP_ID_COMMANDS_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_REG_DISABLE_CAP_ID_COMMANDS_MASK)
	#define TX_WVN_PAGE_C8_REG_DISABLE_PING_MASK	0x01
	#define TX_WVN_PAGE_C8_REG_DISABLE_PING_RD(x)	((x)&TX_WVN_PAGE_C8_REG_DISABLE_PING_MASK)
	#define TX_WVN_PAGE_C8_REG_DISABLE_PING_WR(x)	((x)&TX_WVN_PAGE_C8_REG_DISABLE_PING_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_2F 0x2F		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_2F;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_30 0x30		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_30;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_31 0x31		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_31;
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_3_ADDR 0x32		/* CBUS Link Layer Control #3 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_3_ADDR 0x00000C32		/* CBUS Link Layer Control #3 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_3;
	#define TX_WVN_PAGE_C8_CBUS_RCV_ACK_OFFSET_MASK	0x38
	#define TX_WVN_PAGE_C8_CBUS_RCV_ACK_OFFSET_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_RCV_ACK_OFFSET_MASK)>>3)
	#define TX_WVN_PAGE_C8_CBUS_RCV_ACK_OFFSET_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_CBUS_RCV_ACK_OFFSET_MASK)
	#define TX_WVN_PAGE_C8_CBUS_RCVR_CHECK_OPT_MASK	0x07
	#define TX_WVN_PAGE_C8_CBUS_RCVR_CHECK_OPT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_RCVR_CHECK_OPT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_RCVR_CHECK_OPT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_RCVR_CHECK_OPT_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_4_ADDR 0x33		/* CBUS Link Layer Control #4 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_4_ADDR 0x00000C33		/* CBUS Link Layer Control #4 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_4;
	#define TX_WVN_PAGE_C8_CBUS_RCV_OPP_TMOUT_MASK	0xF0
	#define TX_WVN_PAGE_C8_CBUS_RCV_OPP_TMOUT_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_RCV_OPP_TMOUT_MASK)>>4)
	#define TX_WVN_PAGE_C8_CBUS_RCV_OPP_TMOUT_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_CBUS_RCV_OPP_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_XMIT_REGAIN_TMOUT_MASK	0x0C
	#define TX_WVN_PAGE_C8_CBUS_XMIT_REGAIN_TMOUT_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_XMIT_REGAIN_TMOUT_MASK)>>2)
	#define TX_WVN_PAGE_C8_CBUS_XMIT_REGAIN_TMOUT_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_CBUS_XMIT_REGAIN_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_XMIT_TOVER_TMOUT_MASK	0x03
	#define TX_WVN_PAGE_C8_CBUS_XMIT_TOVER_TMOUT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_XMIT_TOVER_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_XMIT_TOVER_TMOUT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_XMIT_TOVER_TMOUT_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_5_ADDR 0x34		/* CBUS Link Layer Control #5 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_5_ADDR 0x00000C34		/* CBUS Link Layer Control #5 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_5;
	#define TX_WVN_PAGE_C8_CBUS_XMIT_OPP_TMOUT_MASK	0xE0
	#define TX_WVN_PAGE_C8_CBUS_XMIT_OPP_TMOUT_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_XMIT_OPP_TMOUT_MASK)>>5)
	#define TX_WVN_PAGE_C8_CBUS_XMIT_OPP_TMOUT_WR(x)	(((x)<<5)&TX_WVN_PAGE_C8_CBUS_XMIT_OPP_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_RCV_TOVER_TMOUT_MASK	0x07
	#define TX_WVN_PAGE_C8_CBUS_RCV_TOVER_TMOUT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_RCV_TOVER_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_RCV_TOVER_TMOUT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_RCV_TOVER_TMOUT_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_6_ADDR 0x35		/* CBUS Link Layer Control #6 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_6_ADDR 0x00000C35		/* CBUS Link Layer Control #6 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_6;
	#define TX_WVN_PAGE_C8_CBUS_HIGH_TMOUT_MASK	0xF0
	#define TX_WVN_PAGE_C8_CBUS_HIGH_TMOUT_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_HIGH_TMOUT_MASK)>>4)
	#define TX_WVN_PAGE_C8_CBUS_HIGH_TMOUT_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_CBUS_HIGH_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_LOW_TMOUT_MASK	0x0F
	#define TX_WVN_PAGE_C8_CBUS_LOW_TMOUT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_LOW_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_LOW_TMOUT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_LOW_TMOUT_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_7_ADDR 0x36		/* CBUS Link Layer Control #7 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_7_ADDR 0x00000C36		/* CBUS Link Layer Control #7 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_7;
	#define TX_WVN_PAGE_C8_CBUS_I2C_HDMI_MD_MASK	0x80
	#define TX_WVN_PAGE_C8_CBUS_I2C_HDMI_MD_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_I2C_HDMI_MD_MASK)>>7)
	#define TX_WVN_PAGE_C8_CBUS_I2C_HDMI_MD_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_CBUS_I2C_HDMI_MD_MASK)
	#define TX_WVN_PAGE_C8_CBUS_HDMI_MD_SEL_MASK	0x40
	#define TX_WVN_PAGE_C8_CBUS_HDMI_MD_SEL_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_HDMI_MD_SEL_MASK)>>6)
	#define TX_WVN_PAGE_C8_CBUS_HDMI_MD_SEL_WR(x)	(((x)<<6)&TX_WVN_PAGE_C8_CBUS_HDMI_MD_SEL_MASK)
	#define TX_WVN_PAGE_C8_CBUS_CHECK_LIM_MASK	0x38
	#define TX_WVN_PAGE_C8_CBUS_CHECK_LIM_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_CHECK_LIM_MASK)>>3)
	#define TX_WVN_PAGE_C8_CBUS_CHECK_LIM_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_CBUS_CHECK_LIM_MASK)
	#define TX_WVN_PAGE_C8_CBUS_DRV_LM_MASK	0x07
	#define TX_WVN_PAGE_C8_CBUS_DRV_LM_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_DRV_LM_MASK)
	#define TX_WVN_PAGE_C8_CBUS_DRV_LM_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_DRV_LM_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_STATUS_1_ADDR 0x37		/* CBUS Link Layer Status #1 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_STATUS_1_ADDR 0x00000C37		/* CBUS Link Layer Status #1 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_STATUS_1;
	#define TX_WVN_PAGE_C8_CBUS_RX_BIT_TIME_MASK	0xFF
	#define TX_WVN_PAGE_C8_CBUS_RX_BIT_TIME_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_RX_BIT_TIME_MASK)
	#define TX_WVN_PAGE_C8_CBUS_RX_BIT_TIME_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_RX_BIT_TIME_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_STATUS_2_ADDR 0x38		/* CBUS Link Layer Status #2 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_STATUS_2_ADDR 0x00000C38		/* CBUS Link Layer Status #2 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_STATUS_2;
	#define TX_WVN_PAGE_C8_CBUS_LINK_HARD_ERR_COUNT_MASK	0x0F
	#define TX_WVN_PAGE_C8_CBUS_LINK_HARD_ERR_COUNT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_LINK_HARD_ERR_COUNT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_LINK_HARD_ERR_COUNT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_LINK_HARD_ERR_COUNT_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_8_ADDR 0x39		/* CBUS Link Layer Control #8 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_8_ADDR 0x00000C39		/* CBUS Link Layer Control #8 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_8;
	#define TX_WVN_PAGE_C8_CBUS_XMIT_IDLE_TMOUT_MASK	0x1F
	#define TX_WVN_PAGE_C8_CBUS_XMIT_IDLE_TMOUT_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_XMIT_IDLE_TMOUT_MASK)
	#define TX_WVN_PAGE_C8_CBUS_XMIT_IDLE_TMOUT_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_XMIT_IDLE_TMOUT_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_9_ADDR 0x3A		/* CBUS Link Layer Control #9 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_9_ADDR 0x00000C3A		/* CBUS Link Layer Control #9 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_9;
	#define TX_WVN_PAGE_C8_CBUS_XMIT_BIT_TIME_MASK	0xFF
	#define TX_WVN_PAGE_C8_CBUS_XMIT_BIT_TIME_RD(x)	((x)&TX_WVN_PAGE_C8_CBUS_XMIT_BIT_TIME_MASK)
	#define TX_WVN_PAGE_C8_CBUS_XMIT_BIT_TIME_WR(x)	((x)&TX_WVN_PAGE_C8_CBUS_XMIT_BIT_TIME_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_10_ADDR 0x3B		/* CBUS Link Layer Control #10 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_10_ADDR 0x00000C3B		/* CBUS Link Layer Control #10 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_10;
	#define TX_WVN_PAGE_C8_REG_XMIT_BIT_TIME_SEL_MASK	0x80
	#define TX_WVN_PAGE_C8_REG_XMIT_BIT_TIME_SEL_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_XMIT_BIT_TIME_SEL_MASK)>>7)
	#define TX_WVN_PAGE_C8_REG_XMIT_BIT_TIME_SEL_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_REG_XMIT_BIT_TIME_SEL_MASK)
	#define TX_WVN_PAGE_C8_INV_POLARITY_MASK	0x40
	#define TX_WVN_PAGE_C8_INV_POLARITY_RD(x)	(((x)&TX_WVN_PAGE_C8_INV_POLARITY_MASK)>>6)
	#define TX_WVN_PAGE_C8_INV_POLARITY_WR(x)	(((x)<<6)&TX_WVN_PAGE_C8_INV_POLARITY_MASK)
	#define TX_WVN_PAGE_C8_REG_FIFO_DEPTH_MASK	0x38
	#define TX_WVN_PAGE_C8_REG_FIFO_DEPTH_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_FIFO_DEPTH_MASK)>>3)
	#define TX_WVN_PAGE_C8_REG_FIFO_DEPTH_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_REG_FIFO_DEPTH_MASK)
	#define TX_WVN_PAGE_C8_REG_CAL_BYTE_MASK	0x07
	#define TX_WVN_PAGE_C8_REG_CAL_BYTE_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CAL_BYTE_MASK)
	#define TX_WVN_PAGE_C8_REG_CAL_BYTE_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CAL_BYTE_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_11_ADDR 0x3C		/* CBUS Link Layer Control #11 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_11_ADDR 0x00000C3C		/* CBUS Link Layer Control #11 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_11;
	#define TX_WVN_PAGE_C8_REG_ERROR_CHECK_MASK	0x80
	#define TX_WVN_PAGE_C8_REG_ERROR_CHECK_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_ERROR_CHECK_MASK)>>7)
	#define TX_WVN_PAGE_C8_REG_ERROR_CHECK_WR(x)	(((x)<<7)&TX_WVN_PAGE_C8_REG_ERROR_CHECK_MASK)
	#define TX_WVN_PAGE_C8_USE_REG_TX_BIT_TIME_MASK	0x40
	#define TX_WVN_PAGE_C8_USE_REG_TX_BIT_TIME_RD(x)	(((x)&TX_WVN_PAGE_C8_USE_REG_TX_BIT_TIME_MASK)>>6)
	#define TX_WVN_PAGE_C8_USE_REG_TX_BIT_TIME_WR(x)	(((x)<<6)&TX_WVN_PAGE_C8_USE_REG_TX_BIT_TIME_MASK)
	#define TX_WVN_PAGE_C8_REG_BIT_OFFSET_MASK	0x38
	#define TX_WVN_PAGE_C8_REG_BIT_OFFSET_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_BIT_OFFSET_MASK)>>3)
	#define TX_WVN_PAGE_C8_REG_BIT_OFFSET_WR(x)	(((x)<<3)&TX_WVN_PAGE_C8_REG_BIT_OFFSET_MASK)
	#define TX_WVN_PAGE_C8_REG_SYNC_OFFSET_MASK	0x07
	#define TX_WVN_PAGE_C8_REG_SYNC_OFFSET_RD(x)	((x)&TX_WVN_PAGE_C8_REG_SYNC_OFFSET_MASK)
	#define TX_WVN_PAGE_C8_REG_SYNC_OFFSET_WR(x)	((x)&TX_WVN_PAGE_C8_REG_SYNC_OFFSET_MASK)
#define TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_12_ADDR 0x3D		/* CBUS Link Layer Control #12 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_LINK_CONTROL_12_ADDR 0x00000C3D		/* CBUS Link Layer Control #12 Register */
	uint8_t TX_WVN_Page_C8_CBUS_LINK_CONTROL_12;
	#define TX_WVN_PAGE_C8_CBUS_RETRY_LIMIT_MASK	0xFC
	#define TX_WVN_PAGE_C8_CBUS_RETRY_LIMIT_RD(x)	(((x)&TX_WVN_PAGE_C8_CBUS_RETRY_LIMIT_MASK)>>2)
	#define TX_WVN_PAGE_C8_CBUS_RETRY_LIMIT_WR(x)	(((x)<<2)&TX_WVN_PAGE_C8_CBUS_RETRY_LIMIT_MASK)
	#define TX_WVN_PAGE_C8_REG_NORM_BDY_CTRL_MASK	0x02
	#define TX_WVN_PAGE_C8_REG_NORM_BDY_CTRL_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_NORM_BDY_CTRL_MASK)>>1)
	#define TX_WVN_PAGE_C8_REG_NORM_BDY_CTRL_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_REG_NORM_BDY_CTRL_MASK)
	#define TX_WVN_PAGE_C8_REG_CAL_BDY_CTRL_MASK	0x01
	#define TX_WVN_PAGE_C8_REG_CAL_BDY_CTRL_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CAL_BDY_CTRL_MASK)
	#define TX_WVN_PAGE_C8_REG_CAL_BDY_CTRL_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CAL_BDY_CTRL_MASK)
#define TX_WVN_PAGE_C8_CBUS_BIPHZ_ERR_CNT_ADDR 0x3E		/* CBUS BiPhz ERR CNT Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_BIPHZ_ERR_CNT_ADDR 0x0000003E		/* CBUS BiPhz ERR CNT Register */
	uint8_t TX_WVN_Page_C8_CBUS_BIPHZ_ERR_CNT;
	#define TX_WVN_PAGE_C8_NORM_BIPHZ_ERR_CNT_MASK	0xF0
	#define TX_WVN_PAGE_C8_NORM_BIPHZ_ERR_CNT_RD(x)	(((x)&TX_WVN_PAGE_C8_NORM_BIPHZ_ERR_CNT_MASK)>>4)
	#define TX_WVN_PAGE_C8_NORM_BIPHZ_ERR_CNT_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_NORM_BIPHZ_ERR_CNT_MASK)
	#define TX_WVN_PAGE_C8_CAL_BIPHZ_ERR_CNT_MASK	0x0F
	#define TX_WVN_PAGE_C8_CAL_BIPHZ_ERR_CNT_RD(x)	((x)&TX_WVN_PAGE_C8_CAL_BIPHZ_ERR_CNT_MASK)
	#define TX_WVN_PAGE_C8_CAL_BIPHZ_ERR_CNT_WR(x)	((x)&TX_WVN_PAGE_C8_CAL_BIPHZ_ERR_CNT_MASK)
#define TX_WVN_PAGE_C8_CBUS_PARRITY_ERR_CNT_ADDR 0x3F		/* CBUS Parity ERR CNT Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_PARRITY_ERR_CNT_ADDR 0x00000C3F		/* CBUS Parity ERR CNT Register */
	uint8_t TX_WVN_Page_C8_CBUS_PARRITY_ERR_CNT;
	#define TX_WVN_PAGE_C8_LINK_SOFT_ERR_COUNT_MASK	0xF0
	#define TX_WVN_PAGE_C8_LINK_SOFT_ERR_COUNT_RD(x)	(((x)&TX_WVN_PAGE_C8_LINK_SOFT_ERR_COUNT_MASK)>>4)
	#define TX_WVN_PAGE_C8_LINK_SOFT_ERR_COUNT_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_LINK_SOFT_ERR_COUNT_MASK)
	#define TX_WVN_PAGE_C8_CAL_PARITY_ERR_CNT_MASK	0x0F
	#define TX_WVN_PAGE_C8_CAL_PARITY_ERR_CNT_RD(x)	((x)&TX_WVN_PAGE_C8_CAL_PARITY_ERR_CNT_MASK)
	#define TX_WVN_PAGE_C8_CAL_PARITY_ERR_CNT_WR(x)	((x)&TX_WVN_PAGE_C8_CAL_PARITY_ERR_CNT_MASK)
#define TX_WVN_PAGE_C8_CBUS_DRV_STRENGTH0_ADDR 0x40		/* CBUS Drive Strength #1 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_DRV_STRENGTH0_ADDR 0x00000C40		/* CBUS Drive Strength #1 Register */
	uint8_t TX_WVN_Page_C8_CBUS_DRV_STRENGTH0;
	#define TX_WVN_PAGE_C8_AON_LAT_CBUSDRV_STG_MASK	0x30
	#define TX_WVN_PAGE_C8_AON_LAT_CBUSDRV_STG_RD(x)	(((x)&TX_WVN_PAGE_C8_AON_LAT_CBUSDRV_STG_MASK)>>4)
	#define TX_WVN_PAGE_C8_AON_LAT_CBUSDRV_STG_WR(x)	(((x)<<4)&TX_WVN_PAGE_C8_AON_LAT_CBUSDRV_STG_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUSDRV_STG_MASK	0x03
	#define TX_WVN_PAGE_C8_REG_CBUSDRV_STG_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUSDRV_STG_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUSDRV_STG_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUSDRV_STG_MASK)
#define TX_WVN_PAGE_C8_CBUS_DRV_STREGNTH1_ADDR 0x41		/* CBUS Drive Strength #2 Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_DRV_STREGNTH1_ADDR 0x00000C41		/* CBUS Drive Strength #2 Register */
	uint8_t TX_WVN_Page_C8_CBUS_DRV_STREGNTH1;
#define TX_WVN_PAGE_C8_CBUS_ACK_CONTROL_ADDR 0x42		/* CBUS Ack Control Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_ACK_CONTROL_ADDR 0x00000C42		/* CBUS Ack Control Register */
	uint8_t TX_WVN_Page_C8_CBUS_ACK_CONTROL;
	#define TX_WVN_PAGE_C8_REG_ACK_WIN_WIDTH_MASK	0x0E
	#define TX_WVN_PAGE_C8_REG_ACK_WIN_WIDTH_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_ACK_WIN_WIDTH_MASK)>>1)
	#define TX_WVN_PAGE_C8_REG_ACK_WIN_WIDTH_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_REG_ACK_WIN_WIDTH_MASK)
	#define TX_WVN_PAGE_C8_REG_NODDC_SEGMENT_MASK	0x01
	#define TX_WVN_PAGE_C8_REG_NODDC_SEGMENT_RD(x)	((x)&TX_WVN_PAGE_C8_REG_NODDC_SEGMENT_MASK)
	#define TX_WVN_PAGE_C8_REG_NODDC_SEGMENT_WR(x)	((x)&TX_WVN_PAGE_C8_REG_NODDC_SEGMENT_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_43 0x43		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_43;
#define TX_WVN_PAGE_C8_CBUS_DDCTST_CONTROL_ADDR 0x44		/* CBUS DDC Test Control Register */
#define CRA_TX_WVN_PAGE_C8_CBUS_DDCTST_CONTROL_ADDR 0x00000C44		/* CBUS DDC Test Control Register */
	uint8_t TX_WVN_Page_C8_CBUS_DDCTST_CONTROL;
	#define TX_WVN_PAGE_C8_REG_DDC_SEGTST_EN_MASK	0x02
	#define TX_WVN_PAGE_C8_REG_DDC_SEGTST_EN_RD(x)	(((x)&TX_WVN_PAGE_C8_REG_DDC_SEGTST_EN_MASK)>>1)
	#define TX_WVN_PAGE_C8_REG_DDC_SEGTST_EN_WR(x)	(((x)<<1)&TX_WVN_PAGE_C8_REG_DDC_SEGTST_EN_MASK)
	#define TX_WVN_PAGE_C8_REG_EDIDTST_EN_MASK	0x01
	#define TX_WVN_PAGE_C8_REG_EDIDTST_EN_RD(x)	((x)&TX_WVN_PAGE_C8_REG_EDIDTST_EN_MASK)
	#define TX_WVN_PAGE_C8_REG_EDIDTST_EN_WR(x)	((x)&TX_WVN_PAGE_C8_REG_EDIDTST_EN_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_45 0x45		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_45;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_46 0x46		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_46;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_47 0x47		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_47;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_48 0x48		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_48;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_49 0x49		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_49;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_4A 0x4A		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_4A;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_4B 0x4B		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_4B;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_4C 0x4C		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_4C;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_4D 0x4D		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_4D;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_4E 0x4E		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_4E;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_4F 0x4F		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_4F;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_50 0x50		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_50;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_51 0x51		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_51;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_52 0x52		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_52;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_53 0x53		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_53;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_54 0x54		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_54;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_55 0x55		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_55;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_56 0x56		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_56;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_57 0x57		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_57;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_58 0x58		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_58;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_59 0x59		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_59;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_5A 0x5A		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_5A;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_5B 0x5B		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_5B;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_5C 0x5C		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_5C;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_5D 0x5D		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_5D;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_5E 0x5E		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_5E;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_5F 0x5F		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_5F;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_60 0x60		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_60;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_61 0x61		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_61;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_62 0x62		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_62;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_63 0x63		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_63;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_64 0x64		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_64;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_65 0x65		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_65;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_66 0x66		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_66;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_67 0x67		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_67;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_68 0x68		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_68;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_69 0x69		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_69;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_6A 0x6A		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_6A;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_6B 0x6B		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_6B;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_6C 0x6C		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_6C;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_6D 0x6D		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_6D;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_6E 0x6E		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_6E;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_6F 0x6F		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_6F;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_70 0x70		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_70;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_71 0x71		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_71;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_72 0x72		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_72;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_73 0x73		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_73;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_74 0x74		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_74;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_75 0x75		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_75;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_76 0x76		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_76;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_77 0x77		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_77;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_78 0x78		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_78;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_79 0x79		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_79;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_7A 0x7A		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_7A;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_7B 0x7B		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_7B;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_7C 0x7C		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_7C;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_7D 0x7D		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_7D;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_7E 0x7E		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_7E;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_7F 0x7F		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_7F;
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_0_ADDR 0x80		/* CBUS Device Cap #1 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_0_ADDR 0x00000C80		/* CBUS Device Cap #1 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_0;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_0_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_0_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_0_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_0_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_0_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_1_ADDR 0x81		/* CBUS Device Cap #2 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_1_ADDR 0x00000C81		/* CBUS Device Cap #2 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_1;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_1_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_1_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_1_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_1_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_1_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_2_ADDR 0x82		/* CBUS Device Cap #3 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_2_ADDR 0x00000C82		/* CBUS Device Cap #3 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_2;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_2_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_2_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_2_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_2_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_2_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_3_ADDR 0x83		/* CBUS Device Cap #4 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_3_ADDR 0x00000C83		/* CBUS Device Cap #4 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_3;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_3_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_3_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_3_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_3_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_3_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_4_ADDR 0x84		/* CBUS Device Cap #5 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_4_ADDR 0x00000C84		/* CBUS Device Cap #5 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_4;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_4_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_4_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_4_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_4_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_4_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_5_ADDR 0x85		/* CBUS Device Cap #6 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_5_ADDR 0x00000C85		/* CBUS Device Cap #6 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_5;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_5_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_5_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_5_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_5_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_5_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_6_ADDR 0x86		/* CBUS Device Cap #7 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_6_ADDR 0x00000C86		/* CBUS Device Cap #7 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_6;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_6_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_6_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_6_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_6_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_6_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_7_ADDR 0x87		/* CBUS Device Cap #8 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_7_ADDR 0x00000C87		/* CBUS Device Cap #8 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_7;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_7_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_7_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_7_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_7_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_7_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_8_ADDR 0x88		/* CBUS Device Cap #9 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_8_ADDR 0x00000C88		/* CBUS Device Cap #9 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_8;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_8_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_8_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_8_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_8_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_8_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_9_ADDR 0x89		/* CBUS Device Cap #10 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_9_ADDR 0x00000C89		/* CBUS Device Cap #10 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_9;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_9_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_9_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_9_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_9_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_9_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_A_ADDR 0x8A		/* CBUS Device Cap #11 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_A_ADDR 0x00000C8A		/* CBUS Device Cap #11 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_A;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_A_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_A_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_A_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_A_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_A_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_B_ADDR 0x8B		/* CBUS Device Cap #12 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_B_ADDR 0x00000C8B		/* CBUS Device Cap #12 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_B;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_B_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_B_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_B_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_B_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_B_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_C_ADDR 0x8C		/* CBUS Device Cap #13 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_C_ADDR 0x00000C8C		/* CBUS Device Cap #13 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_C;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_C_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_C_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_C_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_C_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_C_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_D_ADDR 0x8D		/* CBUS Device Cap #14 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_D_ADDR 0x00000C8D		/* CBUS Device Cap #14 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_D;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_D_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_D_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_D_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_D_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_D_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_E_ADDR 0x8E		/* CBUS Device Cap #15 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_E_ADDR 0x00000C8E		/* CBUS Device Cap #15 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_E;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_E_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_E_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_E_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_E_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_E_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_F_ADDR 0x8F		/* CBUS Device Cap #16 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_F_ADDR 0x00000C8F		/* CBUS Device Cap #16 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_device_cap_F;
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_F_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_F_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_F_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_F_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_DEVICE_CAP_F_1_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_90 0x90		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_90;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_91 0x91		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_91;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_92 0x92		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_92;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_93 0x93		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_93;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_94 0x94		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_94;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_95 0x95		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_95;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_96 0x96		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_96;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_97 0x97		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_97;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_98 0x98		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_98;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_99 0x99		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_99;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_9A 0x9A		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_9A;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_9B 0x9B		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_9B;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_9C 0x9C		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_9C;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_9D 0x9D		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_9D;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_9E 0x9E		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_9E;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_9F 0x9F		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_9F;
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_0_ADDR 0xA0		/* CBUS Interrupt #1 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_0_ADDR 0x00000CA0		/* CBUS Interrupt #1 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_set_0;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_0_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_0_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_0_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_0_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_0_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_1_ADDR 0xA1		/* CBUS Interrupt #2 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_1_ADDR 0x00000CA1		/* CBUS Interrupt #2 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_set_1;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_1_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_1_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_1_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_1_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_1_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_2_ADDR 0xA2		/* CBUS Interrupt #3 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_2_ADDR 0x00000CA2		/* CBUS Interrupt #3 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_set_2;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_2_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_2_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_2_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_2_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_2_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_3_ADDR 0xA3		/* CBUS Interrupt #4 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_3_ADDR 0x00000CA3		/* CBUS Interrupt #4 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_set_3;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_3_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_3_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_3_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_3_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_SET_3_1_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_A4 0xA4		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_A4;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_A5 0xA5		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_A5;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_A6 0xA6		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_A6;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_A7 0xA7		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_A7;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_A8 0xA8		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_A8;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_A9 0xA9		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_A9;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_AA 0xAA		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_AA;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_AB 0xAB		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_AB;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_AC 0xAC		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_AC;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_AD 0xAD		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_AD;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_AE 0xAE		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_AE;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_AF 0xAF		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_AF;
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_0_ADDR 0xB0		/* CBUS Interrupt #1 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_0_ADDR 0x00000CB0		/* CBUS Interrupt #1 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_0;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_0_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_0_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_0_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_0_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_0_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_1_ADDR 0xB1		/* CBUS Interrupt #2 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_1_ADDR 0x00000CB1		/* CBUS Interrupt #2 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_1;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_1_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_1_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_1_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_1_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_1_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_2_ADDR 0xB2		/* CBUS Interrupt #3 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_2_ADDR 0x00000CB2		/* CBUS Interrupt #3 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_2;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_2_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_2_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_2_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_2_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_2_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_3_ADDR 0xB3		/* CBUS Interrupt #4 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_3_ADDR 0x00000CB3		/* CBUS Interrupt #4 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_3;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_3_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_3_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_3_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_3_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_3_1_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_B4 0xB4		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_B4;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_B5 0xB5		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_B5;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_B6 0xB6		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_B6;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_B7 0xB7		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_B7;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_B8 0xB8		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_B8;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_B9 0xB9		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_B9;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_BA 0xBA		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_BA;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_BB 0xBB		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_BB;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_BC 0xBC		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_BC;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_BD 0xBD		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_BD;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_BE 0xBE		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_BE;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_BF 0xBF		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_BF;
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_0_ADDR 0xC0		/* CBUS Scratch #1 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_0_ADDR 0x00000CC0		/* CBUS Scratch #1 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_0;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_0_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_0_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_0_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_0_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_0_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_1_ADDR 0xC1		/* CBUS Scratch #2 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_1_ADDR 0x00000CC1		/* CBUS Scratch #2 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_1;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_1_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_1_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_1_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_1_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_1_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_2_ADDR 0xC2		/* CBUS Scratch #3 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_2_ADDR 0x00000CC2		/* CBUS Scratch #3 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_2;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_2_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_2_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_2_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_2_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_2_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_3_ADDR 0xC3		/* CBUS Scratch #4 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_3_ADDR 0x00000CC3		/* CBUS Scratch #4 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_3;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_3_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_3_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_3_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_3_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_3_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_4_ADDR 0xC4		/* CBUS Scratch #5 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_4_ADDR 0x00000CC4		/* CBUS Scratch #5 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_4;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_4_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_4_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_4_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_4_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_4_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_5_ADDR 0xC5		/* CBUS Scratch #6 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_5_ADDR 0x00000CC5		/* CBUS Scratch #6 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_5;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_5_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_5_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_5_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_5_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_5_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_6_ADDR 0xC6		/* CBUS Scratch #7 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_6_ADDR 0x00000CC6		/* CBUS Scratch #7 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_6;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_6_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_6_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_6_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_6_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_6_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_7_ADDR 0xC7		/* CBUS Scratch #8 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_7_ADDR 0x00000CC7		/* CBUS Scratch #8 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_7;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_7_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_7_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_7_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_7_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_7_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_8_ADDR 0xC8		/* CBUS Scratch #9 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_8_ADDR 0x00000CC8		/* CBUS Scratch #9 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_8;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_8_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_8_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_8_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_8_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_8_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_9_ADDR 0xC9		/* CBUS Scratch #10 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_9_ADDR 0x00000CC9		/* CBUS Scratch #10 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_9;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_9_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_9_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_9_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_9_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_9_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_A_ADDR 0xCA		/* CBUS Scratch #11 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_A_ADDR 0x00000CCA		/* CBUS Scratch #11 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_A;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_A_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_A_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_A_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_A_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_A_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_B_ADDR 0xCB		/* CBUS Scratch #12 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_B_ADDR 0x00000CCB		/* CBUS Scratch #12 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_B;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_B_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_B_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_B_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_B_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_B_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_C_ADDR 0xCC		/* CBUS Scratch #13 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_C_ADDR 0x00000CCC		/* CBUS Scratch #13 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_C;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_C_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_C_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_C_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_C_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_C_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_D_ADDR 0xCD		/* CBUS Scratch #14 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_D_ADDR 0x00000CCD		/* CBUS Scratch #14 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_D;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_D_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_D_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_D_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_D_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_D_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_E_ADDR 0xCE		/* CBUS Scratch #15 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_E_ADDR 0x00000CCE		/* CBUS Scratch #15 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_E;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_E_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_E_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_E_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_E_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_E_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_F_ADDR 0xCF		/* CBUS Scratch #16 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_F_ADDR 0x00000CCF		/* CBUS Scratch #16 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_scratchpad_F;
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_F_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_F_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_F_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_F_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_SCRATCHPAD_F_1_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D0 0xD0		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D0;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D1 0xD1		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D1;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D2 0xD2		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D2;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D3 0xD3		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D3;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D4 0xD4		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D4;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D5 0xD5		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D5;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D6 0xD6		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D6;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D7 0xD7		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D7;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D8 0xD8		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D8;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_D9 0xD9		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_D9;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_DA 0xDA		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_DA;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_DB 0xDB		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_DB;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_DC 0xDC		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_DC;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_DD 0xDD		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_DD;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_DE 0xDE		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_DE;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_DF 0xDF		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_DF;
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_0_ADDR 0xE0		/* CBUS Status En #1 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_0_ADDR 0x00000CE0		/* CBUS Status En #1 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_en_0;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_0_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_0_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_0_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_0_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_0_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_1_ADDR 0xE1		/* CBUS Status En #2 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_1_ADDR 0x00000CE1		/* CBUS Status En #2 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_en_1;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_1_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_1_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_1_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_1_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_1_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_2_ADDR 0xE2		/* CBUS Status En #3 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_2_ADDR 0x00000CE2		/* CBUS Status En #3 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_en_2;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_2_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_2_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_2_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_2_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_2_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_3_ADDR 0xE3		/* CBUS Status En #4 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_3_ADDR 0x00000CE3		/* CBUS Status En #4 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_status_en_3;
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_3_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_3_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_3_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_3_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_STATUS_EN_3_1_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_E4 0xE4		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_E4;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_E5 0xE5		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_E5;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_E6 0xE6		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_E6;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_E7 0xE7		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_E7;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_E8 0xE8		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_E8;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_E9 0xE9		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_E9;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_EA 0xEA		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_EA;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_EB 0xEB		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_EB;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_EC 0xEC		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_EC;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_ED 0xED		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_ED;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_EE 0xEE		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_EE;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_EF 0xEF		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_EF;
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_0_ADDR 0xF0		/* CBUS Intr En #1 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_0_ADDR 0x00000CF0		/* CBUS Intr En #1 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_en_0;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_0_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_0_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_0_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_0_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_0_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_1_ADDR 0xF1		/* CBUS Intr En #2 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_1_ADDR 0x00000CF1		/* CBUS Intr En #2 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_en_1;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_1_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_1_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_1_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_1_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_1_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_2_ADDR 0xF2		/* CBUS Intr En #3 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_2_ADDR 0x00000CF2		/* CBUS Intr En #3 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_en_2;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_2_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_2_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_2_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_2_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_2_1_MASK)
#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_3_ADDR 0xF3		/* CBUS Intr En #4 Register */
#define CRA_TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_3_ADDR 0x00000CF3		/* CBUS Intr En #4 Register */
	uint8_t TX_WVN_Page_C8_reg_cbus_intr_en_3;
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_3_1_MASK	0xFF
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_3_1_RD(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_3_1_MASK)
	#define TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_3_1_WR(x)	((x)&TX_WVN_PAGE_C8_REG_CBUS_INTR_EN_3_1_MASK)
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_F4 0xF4		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_F4;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_F5 0xF5		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_F5;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_F6 0xF6		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_F6;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_F7 0xF7		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_F7;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_F8 0xF8		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_F8;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_F9 0xF9		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_F9;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_FA 0xFA		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_FA;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_FB 0xFB		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_FB;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_FC 0xFC		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_FC;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_FD 0xFD		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_FD;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_FE 0xFE		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_FE;
#define TX_WVN_PAGE_C8_UNDEFINED_ADDR_FF 0xFF		/*  */
	uint8_t TX_WVN_Page_C8_Undefined_FF;
}TX_WVN_RegsPage_C8_t,*PTX_WVN_RegsPage_C8_t;

typedef struct _CPI_WVN_RegsPage_C0_t
{
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_00 0x00		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_00;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_01 0x01		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_01;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_02 0x02		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_02;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_03 0x03		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_03;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_04 0x04		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_04;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_05 0x05		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_05;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_06 0x06		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_06;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_07 0x07		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_07;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_08 0x08		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_08;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_09 0x09		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_09;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_0A 0x0A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_0A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_0B 0x0B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_0B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_0C 0x0C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_0C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_0D 0x0D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_0D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_0E 0x0E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_0E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_0F 0x0F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_0F;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_10 0x10		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_10;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_11 0x11		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_11;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_12 0x12		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_12;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_13 0x13		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_13;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_14 0x14		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_14;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_15 0x15		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_15;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_16 0x16		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_16;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_17 0x17		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_17;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_18 0x18		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_18;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_19 0x19		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_19;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_1A 0x1A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_1A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_1B 0x1B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_1B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_1C 0x1C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_1C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_1D 0x1D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_1D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_1E 0x1E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_1E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_1F 0x1F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_1F;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_20 0x20		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_20;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_21 0x21		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_21;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_22 0x22		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_22;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_23 0x23		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_23;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_24 0x24		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_24;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_25 0x25		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_25;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_26 0x26		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_26;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_27 0x27		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_27;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_28 0x28		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_28;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_29 0x29		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_29;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_2A 0x2A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_2A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_2B 0x2B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_2B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_2C 0x2C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_2C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_2D 0x2D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_2D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_2E 0x2E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_2E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_2F 0x2F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_2F;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_30 0x30		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_30;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_31 0x31		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_31;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_32 0x32		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_32;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_33 0x33		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_33;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_34 0x34		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_34;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_35 0x35		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_35;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_36 0x36		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_36;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_37 0x37		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_37;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_38 0x38		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_38;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_39 0x39		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_39;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_3A 0x3A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_3A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_3B 0x3B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_3B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_3C 0x3C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_3C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_3D 0x3D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_3D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_3E 0x3E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_3E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_3F 0x3F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_3F;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_40 0x40		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_40;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_41 0x41		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_41;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_42 0x42		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_42;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_43 0x43		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_43;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_44 0x44		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_44;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_45 0x45		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_45;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_46 0x46		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_46;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_47 0x47		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_47;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_48 0x48		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_48;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_49 0x49		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_49;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_4A 0x4A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_4A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_4B 0x4B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_4B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_4C 0x4C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_4C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_4D 0x4D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_4D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_4E 0x4E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_4E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_4F 0x4F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_4F;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_50 0x50		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_50;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_51 0x51		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_51;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_52 0x52		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_52;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_53 0x53		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_53;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_54 0x54		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_54;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_55 0x55		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_55;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_56 0x56		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_56;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_57 0x57		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_57;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_58 0x58		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_58;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_59 0x59		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_59;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_5A 0x5A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_5A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_5B 0x5B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_5B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_5C 0x5C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_5C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_5D 0x5D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_5D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_5E 0x5E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_5E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_5F 0x5F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_5F;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_60 0x60		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_60;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_61 0x61		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_61;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_62 0x62		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_62;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_63 0x63		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_63;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_64 0x64		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_64;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_65 0x65		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_65;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_66 0x66		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_66;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_67 0x67		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_67;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_68 0x68		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_68;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_69 0x69		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_69;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_6A 0x6A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_6A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_6B 0x6B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_6B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_6C 0x6C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_6C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_6D 0x6D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_6D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_6E 0x6E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_6E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_6F 0x6F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_6F;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_70 0x70		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_70;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_71 0x71		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_71;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_72 0x72		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_72;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_73 0x73		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_73;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_74 0x74		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_74;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_75 0x75		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_75;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_76 0x76		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_76;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_77 0x77		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_77;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_78 0x78		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_78;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_79 0x79		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_79;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_7A 0x7A		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_7A;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_7B 0x7B		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_7B;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_7C 0x7C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_7C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_7D 0x7D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_7D;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_7E 0x7E		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_7E;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_7F 0x7F		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_7F;
#define CPI_WVN_PAGE_C0_CEC_DEVICE_ID_ADDR 0x80		/* CEC Device ID Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_DEVICE_ID_ADDR 0x0000C080		/* CEC Device ID Register */
	uint8_t CPI_WVN_Page_C0_CEC_Device_ID;
	#define CPI_WVN_PAGE_C0_CEC_DEVICEID_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_DEVICEID_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_DEVICEID_MASK)
	#define CPI_WVN_PAGE_C0_CEC_DEVICEID_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_DEVICEID_MASK)
#define CPI_WVN_PAGE_C0_CEC_SPEC_ADDR 0x81		/* CEC Spec Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_SPEC_ADDR 0x0000C081		/* CEC Spec Register */
	uint8_t CPI_WVN_Page_C0_CEC_Spec;
	#define CPI_WVN_PAGE_C0_CEC_RELEASE_MASK	0xF0
	#define CPI_WVN_PAGE_C0_CEC_RELEASE_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_RELEASE_MASK)>>4)
	#define CPI_WVN_PAGE_C0_CEC_RELEASE_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_CEC_RELEASE_MASK)
	#define CPI_WVN_PAGE_C0_CEC_REVISION_MASK	0x0F
	#define CPI_WVN_PAGE_C0_CEC_REVISION_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_REVISION_MASK)
	#define CPI_WVN_PAGE_C0_CEC_REVISION_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_REVISION_MASK)
#define CPI_WVN_PAGE_C0_CEC_SPEC_SUFFIX_ADDR 0x82		/* CEC Spec suffix Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_SPEC_SUFFIX_ADDR 0x0000C082		/* CEC Spec suffix Register */
	uint8_t CPI_WVN_Page_C0_CEC_Spec_suffix;
	#define CPI_WVN_PAGE_C0_CEC_SUBSYSTEM_MASK	0x80
	#define CPI_WVN_PAGE_C0_CEC_SUBSYSTEM_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_SUBSYSTEM_MASK)>>7)
	#define CPI_WVN_PAGE_C0_CEC_SUBSYSTEM_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_CEC_SUBSYSTEM_MASK)
	#define CPI_WVN_PAGE_C0_CEC_SPEC_SUFFIX_1_MASK	0x0F
	#define CPI_WVN_PAGE_C0_CEC_SPEC_SUFFIX_1_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_SPEC_SUFFIX_1_MASK)
	#define CPI_WVN_PAGE_C0_CEC_SPEC_SUFFIX_1_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_SPEC_SUFFIX_1_MASK)
#define CPI_WVN_PAGE_C0_CEC_FIRMWARE_REV_ADDR 0x83		/* CEC Firmware Rev Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_FIRMWARE_REV_ADDR 0x0000C083		/* CEC Firmware Rev Register */
	uint8_t CPI_WVN_Page_C0_CEC_Firmware_Rev;
	#define CPI_WVN_PAGE_C0_CEC_FIRM_RELEASE_MASK	0xF0
	#define CPI_WVN_PAGE_C0_CEC_FIRM_RELEASE_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_FIRM_RELEASE_MASK)>>4)
	#define CPI_WVN_PAGE_C0_CEC_FIRM_RELEASE_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_CEC_FIRM_RELEASE_MASK)
	#define CPI_WVN_PAGE_C0_CEC_FIRM_REVISION_MASK	0x0F
	#define CPI_WVN_PAGE_C0_CEC_FIRM_REVISION_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_FIRM_REVISION_MASK)
	#define CPI_WVN_PAGE_C0_CEC_FIRM_REVISION_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_FIRM_REVISION_MASK)
#define CPI_WVN_PAGE_C0_CEC_DEBUG_0_ADDR 0x84		/* CEC Debug 0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_DEBUG_0_ADDR 0x0000C084		/* CEC Debug 0 Register */
	uint8_t CPI_WVN_Page_C0_CEC_Debug_0;
	#define CPI_WVN_PAGE_C0_CEC_START_LOW_PRIOD_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_START_LOW_PRIOD_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_START_LOW_PRIOD_MASK)
	#define CPI_WVN_PAGE_C0_CEC_START_LOW_PRIOD_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_START_LOW_PRIOD_MASK)
#define CPI_WVN_PAGE_C0_CEC_DEBUG_1_ADDR 0x85		/* CEC Debug 1 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_DEBUG_1_ADDR 0x0000C085		/* CEC Debug 1 Register */
	uint8_t CPI_WVN_Page_C0_CEC_Debug_1;
	#define CPI_WVN_PAGE_C0_CEC_START_BIT_PRIOD_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_START_BIT_PRIOD_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_START_BIT_PRIOD_MASK)
	#define CPI_WVN_PAGE_C0_CEC_START_BIT_PRIOD_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_START_BIT_PRIOD_MASK)
#define CPI_WVN_PAGE_C0_CEC_DEBUG_2_ADDR 0x86		/* CEC Debug 2 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_DEBUG_2_ADDR 0x0000C086		/* CEC Debug 2 Register */
	uint8_t CPI_WVN_Page_C0_CEC_Debug_2;
	#define CPI_WVN_PAGE_C0_REG_CEC_SNOOP_INITIATOR_MASK	0xF0
	#define CPI_WVN_PAGE_C0_REG_CEC_SNOOP_INITIATOR_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_SNOOP_INITIATOR_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_SNOOP_INITIATOR_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_SNOOP_INITIATOR_MASK)
	#define CPI_WVN_PAGE_C0_CEC_BUS_OWNER_MASK	0x0F
	#define CPI_WVN_PAGE_C0_CEC_BUS_OWNER_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_BUS_OWNER_MASK)
	#define CPI_WVN_PAGE_C0_CEC_BUS_OWNER_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_BUS_OWNER_MASK)
#define CPI_WVN_PAGE_C0_CEC_DEBUG_3_ADDR 0x87		/* CEC Debug 3 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_DEBUG_3_ADDR 0x0000C087		/* CEC Debug 3 Register */
	uint8_t CPI_WVN_Page_C0_CEC_Debug_3;
	#define CPI_WVN_PAGE_C0_REG_CEC_FLUSH_TX_FF_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_FLUSH_TX_FF_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_FLUSH_TX_FF_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_FLUSH_TX_FF_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_FLUSH_TX_FF_MASK)
	#define CPI_WVN_PAGE_C0_CEC_CTL_RETRY_CNT_MASK	0x70
	#define CPI_WVN_PAGE_C0_CEC_CTL_RETRY_CNT_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_CTL_RETRY_CNT_MASK)>>4)
	#define CPI_WVN_PAGE_C0_CEC_CTL_RETRY_CNT_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_CEC_CTL_RETRY_CNT_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INV_ACK_BRCST_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_INV_ACK_BRCST_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INV_ACK_BRCST_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_INV_ACK_BRCST_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_INV_ACK_BRCST_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_NACK_HDR_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_NACK_HDR_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_NACK_HDR_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_NACK_HDR_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_NACK_HDR_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_SNOOP_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_SNOOP_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_SNOOP_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_SNOOP_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_SNOOP_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_INIT_ADDR 0x88		/* CEC_TX_INIT Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_INIT_ADDR 0x0000C088		/* CEC_TX_INIT Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_INIT;
	#define CPI_WVN_PAGE_C0_REG_CEC_INIT_ID_MASK	0x0F
	#define CPI_WVN_PAGE_C0_REG_CEC_INIT_ID_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INIT_ID_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INIT_ID_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INIT_ID_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_DEST_ADDR 0x89		/* CEC_TX_DEST Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_DEST_ADDR 0x0000C089		/* CEC_TX_DEST Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_DEST;
	#define CPI_WVN_PAGE_C0_REG_CEC_SD_POLL_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_SD_POLL_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_SD_POLL_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_SD_POLL_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_SD_POLL_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_DEST_ID_MASK	0x0F
	#define CPI_WVN_PAGE_C0_REG_CEC_DEST_ID_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_DEST_ID_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_DEST_ID_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_DEST_ID_MASK)
#define CPI_WVN_PAGE_C0_PWR_STATE_CTRL_ADDR 0x8A		/* PWR_STATE_CTRL Register */
#define CRA_CPI_WVN_PAGE_C0_PWR_STATE_CTRL_ADDR 0x0000C08A		/* PWR_STATE_CTRL Register */
	uint8_t CPI_WVN_Page_C0_PWR_STATE_CTRL;
#define CPI_WVN_PAGE_C0_PWR_STATE_STATUS_ADDR 0x8B		/* PWR_STATE_STATUS Register */
#define CRA_CPI_WVN_PAGE_C0_PWR_STATE_STATUS_ADDR 0x0000C08B		/* PWR_STATE_STATUS Register */
	uint8_t CPI_WVN_Page_C0_PWR_STATE_STATUS;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_8C 0x8C		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_8C;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_8D 0x8D		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_8D;
#define CPI_WVN_PAGE_C0_CEC_CONFIG_CPI_ADDR 0x8E		/* CEC CPI Config Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_CONFIG_CPI_ADDR 0x0000C08E		/* CEC CPI Config Register */
	uint8_t CPI_WVN_Page_C0_CEC_CONFIG_CPI;
	#define CPI_WVN_PAGE_C0_REG_CEC_PASS_THRU_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_PASS_THRU_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_PASS_THRU_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_PASS_THRU_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_PASS_THRU_MASK)
	#define CPI_WVN_PAGE_C0_REG_FOCE_NON_CALIB_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_FOCE_NON_CALIB_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_FOCE_NON_CALIB_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_FOCE_NON_CALIB_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_FOCE_NON_CALIB_MASK)
	#define CPI_WVN_PAGE_C0_REG_CALIB_CEC_EN_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CALIB_CEC_EN_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CALIB_CEC_EN_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CALIB_CEC_EN_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CALIB_CEC_EN_MASK)
	#define CPI_WVN_PAGE_C0_REG_CALIB_CEC_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CALIB_CEC_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CALIB_CEC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CALIB_CEC_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CALIB_CEC_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_COMMAND_ADDR 0x8F		/* CEC_TX_COMMAND Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_COMMAND_ADDR 0x0000C08F		/* CEC_TX_COMMAND Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_COMMAND;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_COMMAND_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_COMMAND_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_COMMAND_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_COMMAND_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_COMMAND_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_ADDR 0x90		/* CEC_TX_OPERAND 0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_ADDR 0x0000C090		/* CEC_TX_OPERAND 0 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_0;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_0_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_0_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_ADDR 0x91		/* CEC_TX_OPERAND 1 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_ADDR 0x0000C091		/* CEC_TX_OPERAND 1 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_1;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_1_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_1_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_1_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_1_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_2_ADDR 0x92		/* CEC_TX_OPERAND 2 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_2_ADDR 0x0000C092		/* CEC_TX_OPERAND 2 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_2;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_2_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_2_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_ADDR 0x93		/* CEC_TX_OPERAND 3 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_ADDR 0x0000C093		/* CEC_TX_OPERAND 3 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_3;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_3_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_3_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_3_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_3_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_ADDR 0x94		/* CEC_TX_OPERAND 4 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_ADDR 0x0000C094		/* CEC_TX_OPERAND 4 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_4;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_4_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_4_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_4_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_4_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_4_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_ADDR 0x95		/* CEC_TX_OPERAND 5 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_ADDR 0x0000C095		/* CEC_TX_OPERAND 5 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_5;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_5_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_5_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_5_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_5_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_ADDR 0x96		/* CEC_TX_OPERAND 6 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_ADDR 0x0000C096		/* CEC_TX_OPERAND 6 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_6;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_6_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_6_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_6_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_6_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_6_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_ADDR 0x97		/* CEC_TX_OPERAND 7 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_ADDR 0x0000C097		/* CEC_TX_OPERAND 7 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_7;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_7_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_7_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_7_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_7_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_7_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_ADDR 0x98		/* CEC_TX_OPERAND 8 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_ADDR 0x0000C098		/* CEC_TX_OPERAND 8 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_8;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_8_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_8_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_ADDR 0x99		/* CEC_TX_OPERAND 9 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_ADDR 0x0000C099		/* CEC_TX_OPERAND 9 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_9;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_9_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_9_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_9_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_9_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_9_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_ADDR 0x9A		/* CEC_TX_OPERAND 10 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_ADDR 0x0000C09A		/* CEC_TX_OPERAND 10 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_10;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_10_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_10_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_10_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_10_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_10_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_ADDR 0x9B		/* CEC_TX_OPERAND 11 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_ADDR 0x0000C09B		/* CEC_TX_OPERAND 11 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_11;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_11_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_11_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_11_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_11_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_11_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_ADDR 0x9C		/* CEC_TX_OPERAND 12 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_ADDR 0x0000C09C		/* CEC_TX_OPERAND 12 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_12;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_12_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_12_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_12_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_12_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_12_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_ADDR 0x9D		/* CEC_TX_OPERAND 13 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_ADDR 0x0000C09D		/* CEC_TX_OPERAND 13 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_13;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_13_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_13_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_13_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_13_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_13_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_ADDR 0x9E		/* CEC_TX_OPERAND 14 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_ADDR 0x0000C09E		/* CEC_TX_OPERAND 14 Register */
	uint8_t CPI_WVN_Page_C0_CEC_TX_OPERAND_14;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_14_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_14_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_14_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_14_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_OPERAND_14_MASK)
#define CPI_WVN_PAGE_C0_CEC_TRANSMIT_DATA_ADDR 0x9F		/* CEC Transmit Data Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TRANSMIT_DATA_ADDR 0x0000C09F		/* CEC Transmit Data Register */
	uint8_t CPI_WVN_Page_C0_CEC_Transmit_Data;
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_BFR_AC_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_BFR_AC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_BFR_AC_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_BFR_AC_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_TX_BFR_AC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_AUTO_CALC_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_AUTO_CALC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_AUTO_CALC_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_AUTO_CALC_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_TX_AUTO_CALC_MASK)
	#define CPI_WVN_PAGE_C0_REG_TRANSMIT_CEC_CMD_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_TRANSMIT_CEC_CMD_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_TRANSMIT_CEC_CMD_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_TRANSMIT_CEC_CMD_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_TRANSMIT_CEC_CMD_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_CMD_CNT_MASK	0x0F
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_CMD_CNT_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_CMD_CNT_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_TX_CMD_CNT_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_TX_CMD_CNT_MASK)
#define CPI_WVN_PAGE_C0_CEC_RETRY_LIMIT_ADDR 0xA0		/* CEC_Retry_Limit Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_RETRY_LIMIT_ADDR 0x0000C0A0		/* CEC_Retry_Limit Register */
	uint8_t CPI_WVN_Page_C0_CEC_Retry_Limit;
	#define CPI_WVN_PAGE_C0_TX_RETRY_LIMIT_MASK	0x07
	#define CPI_WVN_PAGE_C0_TX_RETRY_LIMIT_RD(x)	((x)&CPI_WVN_PAGE_C0_TX_RETRY_LIMIT_MASK)
	#define CPI_WVN_PAGE_C0_TX_RETRY_LIMIT_WR(x)	((x)&CPI_WVN_PAGE_C0_TX_RETRY_LIMIT_MASK)
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_A1 0xA1		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_A1;
#define CPI_WVN_PAGE_C0_CEC_CAPTURE_ID0_ADDR 0xA2		/* CEC_CAPTURE_ID0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_CAPTURE_ID0_ADDR 0x0000C0A2		/* CEC_CAPTURE_ID0 Register */
	uint8_t CPI_WVN_Page_C0_CEC_CAPTURE_ID0;
	#define CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B7_0_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B7_0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B7_0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B7_0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B7_0_MASK)
#define CPI_WVN_PAGE_C0_CEC_CAPTURE_ID1_ADDR 0xA3		/* CEC_CAPTURE_ID0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_CAPTURE_ID1_ADDR 0x0000C0A3		/* CEC_CAPTURE_ID0 Register */
	uint8_t CPI_WVN_Page_C0_CEC_CAPTURE_ID1;
	#define CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B15_8_MASK	0xFF
	#define CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B15_8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B15_8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B15_8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_CAPTURE_ID_B15_8_MASK)
#define CPI_WVN_PAGE_C0_CEC_INT_ENABLE_0_ADDR 0xA4		/* CEC_INT_ENABLE 0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_INT_ENABLE_0_ADDR 0x0000C0A4		/* CEC_INT_ENABLE 0 Register */
	uint8_t CPI_WVN_Page_C0_CEC_INT_ENABLE_0;
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_MASK0_MASK)
#define CPI_WVN_PAGE_C0_CEC_INT_ENABLE_1_ADDR 0xA5		/* CEC_INT_ENABLE 1 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_INT_ENABLE_1_ADDR 0x0000C0A5		/* CEC_INT_ENABLE 1 Register */
	uint8_t CPI_WVN_Page_C0_CEC_INT_ENABLE_1;
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_MASK0_MASK)
#define CPI_WVN_PAGE_C0_CEC_INT_STATUS_0_ADDR 0xA6		/* CEC_INT_STATUS 0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_INT_STATUS_0_ADDR 0x0000C0A6		/* CEC_INT_STATUS 0 Register */
	uint8_t CPI_WVN_Page_C0_CEC_INT_STATUS_0;
	#define CPI_WVN_PAGE_C0_CEC_LINE_CURRENT_STATE_MASK	0x80
	#define CPI_WVN_PAGE_C0_CEC_LINE_CURRENT_STATE_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_LINE_CURRENT_STATE_MASK)>>7)
	#define CPI_WVN_PAGE_C0_CEC_LINE_CURRENT_STATE_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_CEC_LINE_CURRENT_STATE_MASK)
	#define CPI_WVN_PAGE_C0_TX_TRANSMIT_BUFFER_FULL_MASK	0x40
	#define CPI_WVN_PAGE_C0_TX_TRANSMIT_BUFFER_FULL_RD(x)	(((x)&CPI_WVN_PAGE_C0_TX_TRANSMIT_BUFFER_FULL_MASK)>>6)
	#define CPI_WVN_PAGE_C0_TX_TRANSMIT_BUFFER_FULL_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_TX_TRANSMIT_BUFFER_FULL_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_A7_SUMMARY_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_A7_SUMMARY_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_A7_SUMMARY_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_A7_SUMMARY_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_A7_SUMMARY_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR1_STAT0_MASK)
#define CPI_WVN_PAGE_C0_CEC_INT_STATUS_1_ADDR 0xA7		/* CEC_INT_STATUS 1 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_INT_STATUS_1_ADDR 0x0000C0A7		/* CEC_INT_STATUS 1 Register */
	uint8_t CPI_WVN_Page_C0_CEC_INT_STATUS_1;
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_INTR2_STAT0_MASK)
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_A8 0xA8		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_A8;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_A9 0xA9		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_A9;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_AA 0xAA		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_AA;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_AB 0xAB		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_AB;
#define CPI_WVN_PAGE_C0_CEC_RX_CONTROL_ADDR 0xAC		/* CEC_RX_CONTROL Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_RX_CONTROL_ADDR 0x0000C0AC		/* CEC_RX_CONTROL Register */
	uint8_t CPI_WVN_Page_C0_CEC_RX_CONTROL;
	#define CPI_WVN_PAGE_C0_AUTO_CLEAR_INTRP_RX_FIFO_NEMPTY_MASK	0x40
	#define CPI_WVN_PAGE_C0_AUTO_CLEAR_INTRP_RX_FIFO_NEMPTY_RD(x)	(((x)&CPI_WVN_PAGE_C0_AUTO_CLEAR_INTRP_RX_FIFO_NEMPTY_MASK)>>6)
	#define CPI_WVN_PAGE_C0_AUTO_CLEAR_INTRP_RX_FIFO_NEMPTY_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_AUTO_CLEAR_INTRP_RX_FIFO_NEMPTY_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_ALL_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_ALL_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_ALL_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_ALL_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_ALL_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_CUR_SET_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_CUR_SET_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_CUR_SET_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_CUR_SET_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_RX_CLR_CUR_SET_MASK)
#define CPI_WVN_PAGE_C0_CEC_RX_COUNT_ADDR 0xAD		/* CEC_RX_COUNT Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_RX_COUNT_ADDR 0x0000C0AD		/* CEC_RX_COUNT Register */
	uint8_t CPI_WVN_Page_C0_CEC_RX_COUNT;
	#define CPI_WVN_PAGE_C0_CEC_RX_ERROR_MASK	0x80
	#define CPI_WVN_PAGE_C0_CEC_RX_ERROR_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_RX_ERROR_MASK)>>7)
	#define CPI_WVN_PAGE_C0_CEC_RX_ERROR_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_CEC_RX_ERROR_MASK)
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_FF_WR_SEL_MASK	0x30
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_FF_WR_SEL_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_REG_RX_FF_WR_SEL_MASK)>>4)
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_FF_WR_SEL_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_CEC_REG_RX_FF_WR_SEL_MASK)
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_BYTE_CNT_MASK	0x0F
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_BYTE_CNT_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_BYTE_CNT_MASK)
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_BYTE_CNT_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_BYTE_CNT_MASK)
#define CPI_WVN_PAGE_C0_CEC_RX_CMD_HEADER_ADDR 0xAE		/* CEC_RX_CMD_HEADER Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_RX_CMD_HEADER_ADDR 0x0000C0AE		/* CEC_RX_CMD_HEADER Register */
	uint8_t CPI_WVN_Page_C0_CEC_RX_CMD_HEADER;
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B7_4_MASK	0xF0
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B7_4_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B7_4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B7_4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B7_4_MASK)
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B3_0_MASK	0x0F
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B3_0_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B3_0_MASK)
	#define CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B3_0_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_REG_RX_CMD_HEADER_B3_0_MASK)
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_AF 0xAF		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_AF;
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_1_ADDR 0xB0		/* cec_tx_opERAND 0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_1_ADDR 0x0000C0B0		/* cec_tx_opERAND 0 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_0;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_0_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_1_ADDR 0xB1		/* cec_tx_opERAND 1 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_1_ADDR 0x0000C0B1		/* cec_tx_opERAND 1 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_1;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_1_2_MASK)
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_B2 0xB2		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_B2;
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_1_ADDR 0xB3		/* cec_tx_opERAND 3 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_1_ADDR 0x0000C0B3		/* cec_tx_opERAND 3 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_3;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_3_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_1_ADDR 0xB4		/* cec_tx_opERAND 4 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_1_ADDR 0x0000C0B4		/* cec_tx_opERAND 4 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_4;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_4_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_1_ADDR 0xB5		/* cec_tx_opERAND 5 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_1_ADDR 0x0000C0B5		/* cec_tx_opERAND 5 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_5;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_5_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_1_ADDR 0xB6		/* cec_tx_opERAND 6 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_1_ADDR 0x0000C0B6		/* cec_tx_opERAND 6 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_6;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_6_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_1_ADDR 0xB7		/* cec_tx_opERAND 7 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_1_ADDR 0x0000C0B7		/* cec_tx_opERAND 7 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_7;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_7_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_1_ADDR 0xB8		/* cec_tx_opERAND 8 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_1_ADDR 0x0000C0B8		/* cec_tx_opERAND 8 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_8;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_8_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_1_ADDR 0xB9		/* cec_tx_opERAND 9 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_1_ADDR 0x0000C0B9		/* cec_tx_opERAND 9 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_9;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_9_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_1_ADDR 0xBA		/* cec_tx_opERAND 10 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_1_ADDR 0x0000C0BA		/* cec_tx_opERAND 10 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_10;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_10_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_1_ADDR 0xBB		/* cec_tx_opERAND 11 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_1_ADDR 0x0000C0BB		/* cec_tx_opERAND 11 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_11;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_11_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_1_ADDR 0xBC		/* cec_tx_opERAND 12 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_1_ADDR 0x0000C0BC		/* cec_tx_opERAND 12 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_12;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_12_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_1_ADDR 0xBD		/* cec_tx_opERAND 13 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_1_ADDR 0x0000C0BD		/* cec_tx_opERAND 13 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_13;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_13_2_MASK)
#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_1_ADDR 0xBE		/* cec_tx_opERAND 14 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_1_ADDR 0x0000C0BE		/* cec_tx_opERAND 14 Register */
	uint8_t CPI_WVN_Page_C0_cec_tx_opERAND_14;
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_2_MASK	0xFF
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_2_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_2_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_TX_OPERAND_14_2_MASK)
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_BF 0xBF		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_BF;
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_0_ADDR 0xC0		/* CEC_OPCODE_ABORT 0 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_0_ADDR 0x0000C0C0		/* CEC_OPCODE_ABORT 0 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_0;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_07_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_07_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_07_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_07_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_07_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_06_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_06_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_06_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_06_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_06_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_05_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_05_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_05_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_05_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_05_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_04_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_04_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_04_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_04_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_04_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_03_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_03_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_03_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_03_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_03_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_02_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_02_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_02_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_02_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_02_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_01_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_01_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_01_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_01_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_01_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_00_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_00_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_00_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_00_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_00_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_1_ADDR 0xC1		/* CEC_OPCODE_ABORT 1 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_1_ADDR 0x0000C0C1		/* CEC_OPCODE_ABORT 1 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_1;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_0A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_09_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_09_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_09_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_09_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_09_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_08_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_08_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_08_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_08_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_08_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_2_ADDR 0xC2		/* CEC_OPCODE_ABORT 2 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_2_ADDR 0x0000C0C2		/* CEC_OPCODE_ABORT 2 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_2;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_17_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_17_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_17_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_17_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_17_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_16_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_16_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_16_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_16_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_16_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_15_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_15_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_15_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_15_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_15_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_14_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_14_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_14_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_14_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_14_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_13_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_13_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_13_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_13_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_13_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_12_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_12_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_12_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_12_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_12_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_11_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_11_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_11_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_11_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_11_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_10_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_10_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_10_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_10_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_10_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_3_ADDR 0xC3		/* CEC_OPCODE_ABORT 3 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_3_ADDR 0x0000C0C3		/* CEC_OPCODE_ABORT 3 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_3;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_1A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_19_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_19_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_19_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_19_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_19_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_18_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_18_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_18_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_18_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_18_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_4_ADDR 0xC4		/* CEC_OPCODE_ABORT 4 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_4_ADDR 0x0000C0C4		/* CEC_OPCODE_ABORT 4 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_4;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_27_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_27_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_27_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_27_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_27_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_26_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_26_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_26_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_26_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_26_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_25_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_25_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_25_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_25_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_25_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_24_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_24_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_24_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_24_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_24_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_23_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_23_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_23_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_23_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_23_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_22_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_22_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_22_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_22_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_22_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_21_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_21_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_21_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_21_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_21_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_20_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_20_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_20_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_20_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_20_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_5_ADDR 0xC5		/* CEC_OPCODE_ABORT 5 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_5_ADDR 0x0000C0C5		/* CEC_OPCODE_ABORT 5 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_5;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_2A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_29_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_29_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_29_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_29_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_29_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_28_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_28_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_28_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_28_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_28_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_6_ADDR 0xC6		/* CEC_OPCODE_ABORT 6 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_6_ADDR 0x0000C0C6		/* CEC_OPCODE_ABORT 6 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_6;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_37_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_37_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_37_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_37_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_37_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_36_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_36_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_36_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_36_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_36_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_35_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_35_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_35_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_35_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_35_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_34_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_34_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_34_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_34_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_34_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_33_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_33_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_33_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_33_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_33_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_32_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_32_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_32_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_32_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_32_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_31_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_31_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_31_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_31_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_31_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_30_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_30_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_30_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_30_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_30_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_7_ADDR 0xC7		/* CEC_OPCODE_ABORT 7 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_7_ADDR 0x0000C0C7		/* CEC_OPCODE_ABORT 7 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_7;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_3A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_39_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_39_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_39_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_39_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_39_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_38_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_38_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_38_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_38_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_38_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_8_ADDR 0xC8		/* CEC_OPCODE_ABORT 8 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_8_ADDR 0x0000C0C8		/* CEC_OPCODE_ABORT 8 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_8;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_47_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_47_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_47_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_47_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_47_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_46_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_46_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_46_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_46_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_46_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_45_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_45_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_45_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_45_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_45_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_44_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_44_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_44_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_44_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_44_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_43_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_43_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_43_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_43_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_43_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_42_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_42_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_42_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_42_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_42_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_41_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_41_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_41_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_41_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_41_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_40_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_40_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_40_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_40_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_40_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_9_ADDR 0xC9		/* CEC_OPCODE_ABORT 9 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_9_ADDR 0x0000C0C9		/* CEC_OPCODE_ABORT 9 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_9;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_4A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_49_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_49_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_49_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_49_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_49_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_48_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_48_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_48_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_48_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_48_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_10_ADDR 0xCA		/* CEC_OPCODE_ABORT 10 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_10_ADDR 0x0000C0CA		/* CEC_OPCODE_ABORT 10 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_10;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_57_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_57_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_57_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_57_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_57_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_56_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_56_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_56_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_56_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_56_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_55_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_55_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_55_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_55_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_55_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_54_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_54_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_54_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_54_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_54_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_53_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_53_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_53_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_53_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_53_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_52_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_52_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_52_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_52_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_52_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_51_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_51_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_51_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_51_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_51_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_50_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_50_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_50_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_50_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_50_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_11_ADDR 0xCB		/* CEC_OPCODE_ABORT 11 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_11_ADDR 0x0000C0CB		/* CEC_OPCODE_ABORT 11 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_11;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_5A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_59_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_59_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_59_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_59_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_59_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_58_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_58_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_58_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_58_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_58_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_12_ADDR 0xCC		/* CEC_OPCODE_ABORT 12 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_12_ADDR 0x0000C0CC		/* CEC_OPCODE_ABORT 12 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_12;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_67_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_67_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_67_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_67_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_67_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_66_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_66_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_66_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_66_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_66_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_65_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_65_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_65_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_65_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_65_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_64_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_64_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_64_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_64_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_64_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_63_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_63_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_63_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_63_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_63_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_62_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_62_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_62_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_62_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_62_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_61_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_61_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_61_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_61_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_61_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_60_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_60_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_60_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_60_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_60_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_13_ADDR 0xCD		/* CEC_OPCODE_ABORT 13 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_13_ADDR 0x0000C0CD		/* CEC_OPCODE_ABORT 13 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_13;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_6A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_69_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_69_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_69_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_69_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_69_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_68_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_68_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_68_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_68_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_68_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_14_ADDR 0xCE		/* CEC_OPCODE_ABORT 14 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_14_ADDR 0x0000C0CE		/* CEC_OPCODE_ABORT 14 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_14;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_77_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_77_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_77_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_77_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_77_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_76_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_76_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_76_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_76_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_76_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_75_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_75_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_75_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_75_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_75_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_74_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_74_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_74_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_74_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_74_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_73_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_73_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_73_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_73_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_73_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_72_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_72_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_72_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_72_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_72_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_71_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_71_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_71_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_71_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_71_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_70_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_70_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_70_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_70_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_70_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_15_ADDR 0xCF		/* CEC_OPCODE_ABORT 15 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_15_ADDR 0x0000C0CF		/* CEC_OPCODE_ABORT 15 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_15;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_7A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_79_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_79_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_79_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_79_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_79_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_78_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_78_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_78_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_78_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_78_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_16_ADDR 0xD0		/* CEC_OPCODE_ABORT 16 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_16_ADDR 0x0000C0D0		/* CEC_OPCODE_ABORT 16 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_16;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_87_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_87_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_87_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_87_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_87_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_86_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_86_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_86_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_86_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_86_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_85_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_85_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_85_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_85_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_85_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_84_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_84_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_84_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_84_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_84_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_83_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_83_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_83_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_83_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_83_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_82_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_82_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_82_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_82_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_82_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_81_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_81_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_81_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_81_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_81_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_80_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_80_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_80_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_80_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_80_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_17_ADDR 0xD1		/* CEC_OPCODE_ABORT 17 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_17_ADDR 0x0000C0D1		/* CEC_OPCODE_ABORT 17 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_17;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_8A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_89_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_89_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_89_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_89_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_89_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_88_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_88_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_88_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_88_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_88_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_18_ADDR 0xD2		/* CEC_OPCODE_ABORT 18 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_18_ADDR 0x0000C0D2		/* CEC_OPCODE_ABORT 18 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_18;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_97_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_97_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_97_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_97_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_97_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_96_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_96_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_96_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_96_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_96_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_95_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_95_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_95_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_95_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_95_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_94_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_94_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_94_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_94_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_94_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_93_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_93_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_93_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_93_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_93_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_92_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_92_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_92_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_92_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_92_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_91_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_91_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_91_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_91_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_91_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_90_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_90_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_90_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_90_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_90_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_19_ADDR 0xD3		/* CEC_OPCODE_ABORT 19 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_19_ADDR 0x0000C0D3		/* CEC_OPCODE_ABORT 19 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_19;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9F_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9F_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9F_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9F_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9F_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9E_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9E_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9E_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9E_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9E_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9D_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9D_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9D_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9D_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9D_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9C_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9C_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9C_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9C_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9C_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9B_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9B_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9B_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9B_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9B_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9A_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9A_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9A_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9A_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_9A_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_99_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_99_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_99_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_99_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_99_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_98_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_98_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_98_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_98_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_98_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_20_ADDR 0xD4		/* CEC_OPCODE_ABORT 20 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_20_ADDR 0x0000C0D4		/* CEC_OPCODE_ABORT 20 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_20;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A7_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A7_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A7_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A7_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A7_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A6_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A6_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A6_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A6_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A6_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A4_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A4_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A4_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A0_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_21_ADDR 0xD5		/* CEC_OPCODE_ABORT 21 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_21_ADDR 0x0000C0D5		/* CEC_OPCODE_ABORT 21 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_21;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AF_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AF_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AF_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AF_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AF_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AE_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AE_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AE_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AE_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AE_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AD_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AD_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AD_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AD_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AD_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AC_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AC_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AC_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AB_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AB_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AB_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AB_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AB_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AA_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AA_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AA_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AA_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_AA_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A9_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A9_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A9_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A9_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A9_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A8_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_A8_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_22_ADDR 0xD6		/* CEC_OPCODE_ABORT 22 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_22_ADDR 0x0000C0D6		/* CEC_OPCODE_ABORT 22 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_22;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B7_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B7_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B7_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B7_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B7_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B6_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B6_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B6_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B6_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B6_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B4_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B4_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B4_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B0_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_23_ADDR 0xD7		/* CEC_OPCODE_ABORT 23 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_23_ADDR 0x0000C0D7		/* CEC_OPCODE_ABORT 23 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_23;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BF_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BF_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BF_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BF_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BF_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BE_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BE_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BE_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BE_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BE_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BD_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BD_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BD_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BD_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BD_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BC_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BC_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BC_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BB_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BB_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BB_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BB_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BB_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BA_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BA_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BA_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BA_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_BA_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B9_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B9_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B9_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B9_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B9_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B8_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_B8_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_24_ADDR 0xD8		/* CEC_OPCODE_ABORT 24 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_24_ADDR 0x0000C0D8		/* CEC_OPCODE_ABORT 24 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_24;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C7_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C7_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C7_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C7_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C7_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C6_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C6_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C6_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C6_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C6_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C4_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C4_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C4_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C0_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_25_ADDR 0xD9		/* CEC_OPCODE_ABORT 25 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_25_ADDR 0x0000C0D9		/* CEC_OPCODE_ABORT 25 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_25;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CF_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CF_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CF_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CF_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CF_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CE_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CE_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CE_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CE_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CE_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CD_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CD_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CD_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CD_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CD_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CC_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CC_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CC_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CB_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CB_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CB_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CB_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CB_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CA_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CA_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CA_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CA_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_CA_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C9_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C9_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C9_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C9_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C9_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C8_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_C8_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_26_ADDR 0xDA		/* CEC_OPCODE_ABORT 26 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_26_ADDR 0x0000C0DA		/* CEC_OPCODE_ABORT 26 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_26;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D7_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D7_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D7_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D7_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D7_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D6_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D6_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D6_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D6_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D6_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D4_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D4_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D4_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D0_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_27_ADDR 0xDB		/* CEC_OPCODE_ABORT 27 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_27_ADDR 0x0000C0DB		/* CEC_OPCODE_ABORT 27 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_27;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DF_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DF_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DF_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DF_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DF_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DE_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DE_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DE_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DE_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DE_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DD_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DD_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DD_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DD_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DD_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DC_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DC_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DC_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DB_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DB_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DB_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DB_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DB_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DA_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DA_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DA_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DA_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_DA_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D9_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D9_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D9_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D9_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D9_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D8_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_D8_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_28_ADDR 0xDC		/* CEC_OPCODE_ABORT 28 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_28_ADDR 0x0000C0DC		/* CEC_OPCODE_ABORT 28 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_28;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E7_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E7_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E7_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E7_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E7_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E6_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E6_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E6_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E6_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E6_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E4_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E4_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E4_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E0_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_29_ADDR 0xDD		/* CEC_OPCODE_ABORT 29 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_29_ADDR 0x0000C0DD		/* CEC_OPCODE_ABORT 29 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_29;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EF_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EF_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EF_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EF_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EF_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EE_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EE_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EE_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EE_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EE_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_ED_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_ED_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_ED_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_ED_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_ED_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EC_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EC_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EC_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EB_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EB_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EB_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EB_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EB_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EA_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EA_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EA_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EA_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_EA_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E9_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E9_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E9_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E9_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E9_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E8_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_E8_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_30_ADDR 0xDE		/* CEC_OPCODE_ABORT 30 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_30_ADDR 0x0000C0DE		/* CEC_OPCODE_ABORT 30 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_30;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F7_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F7_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F7_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F7_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F7_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F6_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F6_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F6_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F6_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F6_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F5_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F5_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F5_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F4_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F4_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F4_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F3_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F3_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F3_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F2_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F2_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F2_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F1_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F1_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F1_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F0_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F0_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F0_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F0_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F0_MASK)
#define CPI_WVN_PAGE_C0_CEC_OP_ABORT_31_ADDR 0xDF		/* CEC_OPCODE_ABORT 31 Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_OP_ABORT_31_ADDR 0x0000C0DF		/* CEC_OPCODE_ABORT 31 Register */
	uint8_t CPI_WVN_Page_C0_CEC_OP_ABORT_31;
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FF_MASK	0x80
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FF_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FF_MASK)>>7)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FF_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FF_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FE_MASK	0x40
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FE_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FE_MASK)>>6)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FE_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FE_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FD_MASK	0x20
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FD_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FD_MASK)>>5)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FD_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FD_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FC_MASK	0x10
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FC_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FC_MASK)>>4)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FC_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FC_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FB_MASK	0x08
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FB_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FB_MASK)>>3)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FB_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FB_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FA_MASK	0x04
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FA_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FA_MASK)>>2)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FA_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_FA_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F9_MASK	0x02
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F9_RD(x)	(((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F9_MASK)>>1)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F9_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F9_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F8_MASK	0x01
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F8_RD(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F8_MASK)
	#define CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F8_WR(x)	((x)&CPI_WVN_PAGE_C0_REG_CEC_OP_ABORT_F8_MASK)
#define CPI_WVN_PAGE_C0_CEC_AUTO_DISCOVERY_ADDR 0xE0		/* CEC_10ms_COUNT_L Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_AUTO_DISCOVERY_ADDR 0x0000C0E0		/* CEC_10ms_COUNT_L Register */
	uint8_t CPI_WVN_Page_C0_CEC_AUTO_DISCOVERY;
	#define CPI_WVN_PAGE_C0__MASK	    0xFC
	#define CPI_WVN_PAGE_C0__RD(x)	   (((x)&CPI_WVN_PAGE_C0__MASK)>>2)
	#define CPI_WVN_PAGE_C0__WR(x)	   (((x)<<2)&CPI_WVN_PAGE_C0__MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_CLEAR_MASK	0x02
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_CLEAR_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_CLEAR_MASK)>>1)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_CLEAR_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_CLEAR_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_START_MASK	0x01
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_START_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_START_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_START_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_START_MASK)
#define CPI_WVN_PAGE_C0_CEC_AUTODISC_MAP0_ADDR 0xE1		/* CEC_10ms_COUNT_M Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_AUTODISC_MAP0_ADDR 0x0000C0E1		/* CEC_10ms_COUNT_M Register */
	uint8_t CPI_WVN_Page_C0_CEC_AUTODISC_MAP0;
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B7_MASK	0x80
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B7_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B7_MASK)>>7)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B7_WR(x)	(((x)<<7)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B7_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B6_MASK	0x40
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B6_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B6_MASK)>>6)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B6_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B6_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B5_MASK	0x20
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B5_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B5_MASK)>>5)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B5_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B5_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B4_MASK	0x10
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B4_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B4_MASK)>>4)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B4_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B4_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B3_MASK	0x08
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B3_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B3_MASK)>>3)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B3_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B3_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B2_MASK	0x04
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B2_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B2_MASK)>>2)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B2_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B2_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B1_MASK	0x02
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B1_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B1_MASK)>>1)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B1_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B1_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B0_MASK	0x01
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B0_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B0_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B0_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B0_MASK)
#define CPI_WVN_PAGE_C0_CEC_AUTODISC_MAP1_ADDR 0xE2		/* CEC_10ms_COUNT_L Register */
#define CRA_CPI_WVN_PAGE_C0_CEC_AUTODISC_MAP1_ADDR 0x0000C0E2		/* CEC_10ms_COUNT_L Register */
	uint8_t CPI_WVN_Page_C0_CEC_AUTODISC_MAP1;
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B14_MASK	0x40
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B14_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B14_MASK)>>6)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B14_WR(x)	(((x)<<6)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B14_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B13_MASK	0x20
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B13_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B13_MASK)>>5)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B13_WR(x)	(((x)<<5)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B13_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B12_MASK	0x10
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B12_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B12_MASK)>>4)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B12_WR(x)	(((x)<<4)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B12_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B11_MASK	0x08
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B11_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B11_MASK)>>3)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B11_WR(x)	(((x)<<3)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B11_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B10_MASK	0x04
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B10_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B10_MASK)>>2)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B10_WR(x)	(((x)<<2)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B10_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B9_MASK	0x02
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B9_RD(x)	(((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B9_MASK)>>1)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B9_WR(x)	(((x)<<1)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B9_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B8_MASK	0x01
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B8_RD(x)	((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B8_MASK)
	#define CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B8_WR(x)	((x)&CPI_WVN_PAGE_C0_CEC_AUTO_PING_MAP_B8_MASK)
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_E3 0xE3		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_E3;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_E4 0xE4		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_E4;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_E5 0xE5		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_E5;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_E6 0xE6		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_E6;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_E7 0xE7		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_E7;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_E8 0xE8		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_E8;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_E9 0xE9		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_E9;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_EA 0xEA		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_EA;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_EB 0xEB		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_EB;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_EC 0xEC		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_EC;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_ED 0xED		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_ED;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_EE 0xEE		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_EE;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_EF 0xEF		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_EF;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F0 0xF0		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F0;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F1 0xF1		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F1;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F2 0xF2		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F2;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F3 0xF3		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F3;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F4 0xF4		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F4;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F5 0xF5		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F5;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F6 0xF6		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F6;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F7 0xF7		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F7;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F8 0xF8		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F8;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_F9 0xF9		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_F9;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_FA 0xFA		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_FA;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_FB 0xFB		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_FB;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_FC 0xFC		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_FC;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_FD 0xFD		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_FD;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_FE 0xFE		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_FE;
#define CPI_WVN_PAGE_C0_UNDEFINED_ADDR_FF 0xFF		/*  */
	uint8_t CPI_WVN_Page_C0_Undefined_FF;
}CPI_WVN_RegsPage_C0_t,*PCPI_WVN_RegsPage_C0_t;

typedef struct _HW_WVN_RegsPage_0_t
{
#define HW_WVN_PAGE_0_TPI_DTD_B0_ADDR 0x00		/* TPI DTD Byte0 Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B0_ADDR 0x00000000		/* TPI DTD Byte0 Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B0;
	#define HW_WVN_PAGE_0_DTDB0_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB0_RD(x)	((x)&HW_WVN_PAGE_0_DTDB0_MASK)
	#define HW_WVN_PAGE_0_DTDB0_WR(x)	((x)&HW_WVN_PAGE_0_DTDB0_MASK)
#define HW_WVN_PAGE_0_TPI_DTD_B1_ADDR 0x01		/* TPI DTD Byte1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B1_ADDR 0x00000001		/* TPI DTD Byte1 Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B1;
	#define HW_WVN_PAGE_0_DTDB1_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB1_RD(x)	((x)&HW_WVN_PAGE_0_DTDB1_MASK)
	#define HW_WVN_PAGE_0_DTDB1_WR(x)	((x)&HW_WVN_PAGE_0_DTDB1_MASK)
#define HW_WVN_PAGE_0_TPI_DTD_B2_ADDR 0x02		/* TPI DTD Byte2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B2_ADDR 0x00000002		/* TPI DTD Byte2 Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B2;
	#define HW_WVN_PAGE_0_DTDB2_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB2_RD(x)	((x)&HW_WVN_PAGE_0_DTDB2_MASK)
	#define HW_WVN_PAGE_0_DTDB2_WR(x)	((x)&HW_WVN_PAGE_0_DTDB2_MASK)
#define HW_WVN_PAGE_0_TPI_DTD_B3_ADDR 0x03		/* TPI DTD Byte3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B3_ADDR 0x00000003		/* TPI DTD Byte3 Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B3;
	#define HW_WVN_PAGE_0_DTDB3_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB3_RD(x)	((x)&HW_WVN_PAGE_0_DTDB3_MASK)
	#define HW_WVN_PAGE_0_DTDB3_WR(x)	((x)&HW_WVN_PAGE_0_DTDB3_MASK)
#define HW_WVN_PAGE_0_TPI_DTD_B4_ADDR 0x04		/* TPI DTD Byte4 Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B4_ADDR 0x00000004		/* TPI DTD Byte4 Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B4;
	#define HW_WVN_PAGE_0_DTDB4_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB4_RD(x)	((x)&HW_WVN_PAGE_0_DTDB4_MASK)
	#define HW_WVN_PAGE_0_DTDB4_WR(x)	((x)&HW_WVN_PAGE_0_DTDB4_MASK)
#define HW_WVN_PAGE_0_TPI_DTD_B5_ADDR 0x05		/* TPI DTD Byte5 Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B5_ADDR 0x00000005		/* TPI DTD Byte5 Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B5;
	#define HW_WVN_PAGE_0_DTDB5_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB5_RD(x)	((x)&HW_WVN_PAGE_0_DTDB5_MASK)
	#define HW_WVN_PAGE_0_DTDB5_WR(x)	((x)&HW_WVN_PAGE_0_DTDB5_MASK)
#define HW_WVN_PAGE_0_TPI_DTD_B6_ADDR 0x06		/* TPI DTD Byte06Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B6_ADDR 0x00000006		/* TPI DTD Byte06Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B6;
	#define HW_WVN_PAGE_0_DTDB6_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB6_RD(x)	((x)&HW_WVN_PAGE_0_DTDB6_MASK)
	#define HW_WVN_PAGE_0_DTDB6_WR(x)	((x)&HW_WVN_PAGE_0_DTDB6_MASK)
#define HW_WVN_PAGE_0_TPI_DTD_B7_ADDR 0x07		/* TPI DTD Byte7 Register */
#define CRA_HW_WVN_PAGE_0_TPI_DTD_B7_ADDR 0x00000007		/* TPI DTD Byte7 Register */
	uint8_t HW_WVN_Page_0_TPI_DTD_B7;
	#define HW_WVN_PAGE_0_DTDB7_MASK	0xFF
	#define HW_WVN_PAGE_0_DTDB7_RD(x)	((x)&HW_WVN_PAGE_0_DTDB7_MASK)
	#define HW_WVN_PAGE_0_DTDB7_WR(x)	((x)&HW_WVN_PAGE_0_DTDB7_MASK)
#define HW_WVN_PAGE_0_TPI_PRD_ADDR 0x08		/* TPI Pixel Repetition Data Register */
#define CRA_HW_WVN_PAGE_0_TPI_PRD_ADDR 0x00000008		/* TPI Pixel Repetition Data Register */
	uint8_t HW_WVN_Page_0_TPI_PRD;
	#define HW_WVN_PAGE_0_REG_TCLK_SEL_MASK	0xC0
	#define HW_WVN_PAGE_0_REG_TCLK_SEL_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TCLK_SEL_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_TCLK_SEL_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_TCLK_SEL_MASK)
	#define HW_WVN_PAGE_0_REG_BSEL_MASK	0x20
	#define HW_WVN_PAGE_0_REG_BSEL_RD(x)	(((x)&HW_WVN_PAGE_0_REG_BSEL_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_BSEL_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_BSEL_MASK)
	#define HW_WVN_PAGE_0_REG_EDGE_MASK	0x10
	#define HW_WVN_PAGE_0_REG_EDGE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_EDGE_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_EDGE_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_EDGE_MASK)
	#define HW_WVN_PAGE_0_REG_ICLK_MASK	0x03
	#define HW_WVN_PAGE_0_REG_ICLK_RD(x)	((x)&HW_WVN_PAGE_0_REG_ICLK_MASK)
	#define HW_WVN_PAGE_0_REG_ICLK_WR(x)	((x)&HW_WVN_PAGE_0_REG_ICLK_MASK)
#define HW_WVN_PAGE_0_TPI_INPUT_ADDR 0x09		/* Input Format Register */
#define CRA_HW_WVN_PAGE_0_TPI_INPUT_ADDR 0x00000009		/* Input Format Register */
	uint8_t HW_WVN_Page_0_TPI_INPUT;
	#define HW_WVN_PAGE_0_REG_EXTENDEDBITMODE_MASK	0x80
	#define HW_WVN_PAGE_0_REG_EXTENDEDBITMODE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_EXTENDEDBITMODE_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_EXTENDEDBITMODE_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_EXTENDEDBITMODE_MASK)
	#define HW_WVN_PAGE_0_REG_ENDITHER_MASK	0x40
	#define HW_WVN_PAGE_0_REG_ENDITHER_RD(x)	(((x)&HW_WVN_PAGE_0_REG_ENDITHER_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_ENDITHER_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_ENDITHER_MASK)
	#define HW_WVN_PAGE_0_REG_INPUT_QUAN_RANGE_MASK	0x0C
	#define HW_WVN_PAGE_0_REG_INPUT_QUAN_RANGE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INPUT_QUAN_RANGE_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_INPUT_QUAN_RANGE_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_INPUT_QUAN_RANGE_MASK)
	#define HW_WVN_PAGE_0_REG_INPUT_FORMAT_MASK	0x03
	#define HW_WVN_PAGE_0_REG_INPUT_FORMAT_RD(x)	((x)&HW_WVN_PAGE_0_REG_INPUT_FORMAT_MASK)
	#define HW_WVN_PAGE_0_REG_INPUT_FORMAT_WR(x)	((x)&HW_WVN_PAGE_0_REG_INPUT_FORMAT_MASK)
#define HW_WVN_PAGE_0_TPI_OUTPUT_ADDR 0x0A		/* Output Format Register */
#define CRA_HW_WVN_PAGE_0_TPI_OUTPUT_ADDR 0x0000000A		/* Output Format Register */
	uint8_t HW_WVN_Page_0_TPI_OUTPUT;
	#define HW_WVN_PAGE_0_REG_CSCMODE709_MASK	0x10
	#define HW_WVN_PAGE_0_REG_CSCMODE709_RD(x)	(((x)&HW_WVN_PAGE_0_REG_CSCMODE709_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_CSCMODE709_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_CSCMODE709_MASK)
	#define HW_WVN_PAGE_0_REG_OUTPUT_QUAN_RANGE_MASK	0x0C
	#define HW_WVN_PAGE_0_REG_OUTPUT_QUAN_RANGE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_OUTPUT_QUAN_RANGE_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_OUTPUT_QUAN_RANGE_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_OUTPUT_QUAN_RANGE_MASK)
	#define HW_WVN_PAGE_0_REG_OUTPUT_FORMAT_MASK	0x03
	#define HW_WVN_PAGE_0_REG_OUTPUT_FORMAT_RD(x)	((x)&HW_WVN_PAGE_0_REG_OUTPUT_FORMAT_MASK)
	#define HW_WVN_PAGE_0_REG_OUTPUT_FORMAT_WR(x)	((x)&HW_WVN_PAGE_0_REG_OUTPUT_FORMAT_MASK)
#define HW_WVN_PAGE_0_TPI_VID_IN_MODE_ADDR 0x0B		/* TPI Video Input Mode Register */
#define CRA_HW_WVN_PAGE_0_TPI_VID_IN_MODE_ADDR 0x0000000B		/* TPI Video Input Mode Register */
	uint8_t HW_WVN_Page_0_TPI_VID_IN_MODE;
	#define HW_WVN_PAGE_0_REG_VIN_SWAP_MASK	0x80
	#define HW_WVN_PAGE_0_REG_VIN_SWAP_RD(x)	(((x)&HW_WVN_PAGE_0_REG_VIN_SWAP_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_VIN_SWAP_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_VIN_SWAP_MASK)
	#define HW_WVN_PAGE_0_REG_DDR_UP_SEL_MASK	0x40
	#define HW_WVN_PAGE_0_REG_DDR_UP_SEL_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DDR_UP_SEL_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_DDR_UP_SEL_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_DDR_UP_SEL_MASK)
	#define HW_WVN_PAGE_0_REG_VIN_MODE_MASK	0x07
	#define HW_WVN_PAGE_0_REG_VIN_MODE_RD(x)	((x)&HW_WVN_PAGE_0_REG_VIN_MODE_MASK)
	#define HW_WVN_PAGE_0_REG_VIN_MODE_WR(x)	((x)&HW_WVN_PAGE_0_REG_VIN_MODE_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_CHSUM_ADDR 0x0C		/* TPI AVI Check Sum Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_CHSUM_ADDR 0x0000000C		/* TPI AVI Check Sum Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_CHSUM;
	#define HW_WVN_PAGE_0_REG_AVI_CHECKSUM_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_CHECKSUM_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_CHECKSUM_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_CHECKSUM_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_CHECKSUM_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE1_ADDR 0x0D		/* TPI AVI Data uint8_t 1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE1_ADDR 0x0000000D		/* TPI AVI Data uint8_t 1 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE1;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE1_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE1_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE1_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE1_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE1_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE2_ADDR 0x0E		/* TPI AVI Data uint8_t 2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE2_ADDR 0x0000000E		/* TPI AVI Data uint8_t 2 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE2;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE2_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE2_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE2_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE2_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE2_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE3_ADDR 0x0F		/* TPI AVI Data uint8_t 3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE3_ADDR 0x0000000F		/* TPI AVI Data uint8_t 3 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE3;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE3_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE3_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE3_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE3_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE3_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE4_ADDR 0x10		/* TPI AVI Data uint8_t 4 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE4_ADDR 0x00000010		/* TPI AVI Data uint8_t 4 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE4;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE4_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE4_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE4_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE4_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE4_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE5_ADDR 0x11		/* TPI AVI Data uint8_t 5 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE5_ADDR 0x00000011		/* TPI AVI Data uint8_t 5 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE5;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE5_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE5_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE5_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE5_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE5_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE6_ADDR 0x12		/* TPI AVI Data uint8_t 6 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE6_ADDR 0x00000012		/* TPI AVI Data uint8_t 6 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE6;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE6_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE6_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE6_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE6_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE6_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE7_ADDR 0x13		/* TPI AVI Data uint8_t 7 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE7_ADDR 0x00000013		/* TPI AVI Data uint8_t 7 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE7;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE7_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE7_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE7_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE7_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE7_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE8_ADDR 0x14		/* TPI AVI Data uint8_t 8 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE8_ADDR 0x00000014		/* TPI AVI Data uint8_t 8 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE8;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE8_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE8_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE8_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE8_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE8_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE9_ADDR 0x15		/* TPI AVI Data uint8_t 9 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE9_ADDR 0x00000015		/* TPI AVI Data uint8_t 9 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE9;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE9_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE9_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE9_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE9_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE9_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE10_ADDR 0x16		/* TPI AVI Data uint8_t 10 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE10_ADDR 0x00000016		/* TPI AVI Data uint8_t 10 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE10;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE10_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE10_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE10_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE10_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE10_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE11_ADDR 0x17		/* TPI AVI Data uint8_t 11 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE11_ADDR 0x00000017		/* TPI AVI Data uint8_t 11 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE11;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE11_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE11_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE11_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE11_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE11_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE12_ADDR 0x18		/* TPI AVI Data uint8_t 12 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE12_ADDR 0x00000018		/* TPI AVI Data uint8_t 12 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE12;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE12_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE12_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE12_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE12_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE12_MASK)
#define HW_WVN_PAGE_0_TPI_AVI_BYTE13_ADDR 0x19		/* TPI AVI Data uint8_t 13 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AVI_BYTE13_ADDR 0x00000019		/* TPI AVI Data uint8_t 13 Register */
	uint8_t HW_WVN_Page_0_TPI_AVI_BYTE13;
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE13_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE13_RD(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE13_MASK)
	#define HW_WVN_PAGE_0_REG_AVI_DBYTE13_WR(x)	((x)&HW_WVN_PAGE_0_REG_AVI_DBYTE13_MASK)
#define HW_WVN_PAGE_0_TPI_SC_ADDR 0x1A		/* TPI System Control Register */
#define CRA_HW_WVN_PAGE_0_TPI_SC_ADDR 0x0000001A		/* TPI System Control Register */
	uint8_t HW_WVN_Page_0_TPI_SC;
	#define HW_WVN_PAGE_0_REG_TPI_UPDATE_FLG_MASK	0x80
	#define HW_WVN_PAGE_0_REG_TPI_UPDATE_FLG_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_UPDATE_FLG_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_TPI_UPDATE_FLG_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_TPI_UPDATE_FLG_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_REAUTH_CTL_MASK	0x40
	#define HW_WVN_PAGE_0_REG_TPI_REAUTH_CTL_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_REAUTH_CTL_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_TPI_REAUTH_CTL_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_TPI_REAUTH_CTL_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B1_MASK	0x20
	#define HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B1_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B1_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B1_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B1_MASK)
	#define HW_WVN_PAGE_0_REG_TMDS_OE_MASK	0x10
	#define HW_WVN_PAGE_0_REG_TMDS_OE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TMDS_OE_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_TMDS_OE_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_TMDS_OE_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AV_MUTE_MASK	0x08
	#define HW_WVN_PAGE_0_REG_TPI_AV_MUTE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_AV_MUTE_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_TPI_AV_MUTE_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_TPI_AV_MUTE_MASK)
	#define HW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_MASK	0x04
	#define HW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_MASK)
	#define HW_WVN_PAGE_0_REG_DDC_TPI_SW_MASK	0x02
	#define HW_WVN_PAGE_0_REG_DDC_TPI_SW_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DDC_TPI_SW_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_DDC_TPI_SW_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_DDC_TPI_SW_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B0_MASK	0x01
	#define HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B0_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B0_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B0_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_OUTPUT_MODE_B0_MASK)
#define HW_WVN_PAGE_0_TPI_DEV_ID_ADDR 0x1B		/* TPI Device ID Register */
#define CRA_HW_WVN_PAGE_0_TPI_DEV_ID_ADDR 0x0000001B		/* TPI Device ID Register */
	uint8_t HW_WVN_Page_0_TPI_DEV_ID;
	#define HW_WVN_PAGE_0_REG_V_H1_B23_16_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_V_H1_B23_16_RD(x)	((x)&HW_WVN_PAGE_0_REG_V_H1_B23_16_MASK)
	#define HW_WVN_PAGE_0_REG_V_H1_B23_16_WR(x)	((x)&HW_WVN_PAGE_0_REG_V_H1_B23_16_MASK)
#define HW_WVN_PAGE_0_TPI_REV_ID_ADDR 0x1C		/* TPI Device Revision ID Register */
#define CRA_HW_WVN_PAGE_0_TPI_REV_ID_ADDR 0x0000001C		/* TPI Device Revision ID Register */
	uint8_t HW_WVN_Page_0_TPI_REV_ID;
	#define HW_WVN_PAGE_0_REG_DEV_REV_ID_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_DEV_REV_ID_RD(x)	((x)&HW_WVN_PAGE_0_REG_DEV_REV_ID_MASK)
	#define HW_WVN_PAGE_0_REG_DEV_REV_ID_WR(x)	((x)&HW_WVN_PAGE_0_REG_DEV_REV_ID_MASK)
#define HW_WVN_PAGE_0_TPI_VENDOR_B3_ADDR 0x1D		/* TPI Vendor uint8_t 3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_VENDOR_B3_ADDR 0x0000001D		/* TPI Vendor uint8_t 3 Register */
	uint8_t HW_WVN_Page_0_TPI_VENDOR_B3;
	#define HW_WVN_PAGE_0_REG_VENDOR_B3_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_VENDOR_B3_RD(x)	((x)&HW_WVN_PAGE_0_REG_VENDOR_B3_MASK)
	#define HW_WVN_PAGE_0_REG_VENDOR_B3_WR(x)	((x)&HW_WVN_PAGE_0_REG_VENDOR_B3_MASK)
#define HW_WVN_PAGE_0_TPI_PWR_ST_ADDR 0x1E		/* TPI Device Power State Control Register */
#define CRA_HW_WVN_PAGE_0_TPI_PWR_ST_ADDR 0x0000001E		/* TPI Device Power State Control Register */
	uint8_t HW_WVN_Page_0_TPI_PWR_ST;
	#define HW_WVN_PAGE_0_REG_TPI_PWR_STATE_MASK	0x03
	#define HW_WVN_PAGE_0_REG_TPI_PWR_STATE_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_PWR_STATE_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_PWR_STATE_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_PWR_STATE_MASK)
#define HW_WVN_PAGE_0_TPI_I2S_EN_ADDR 0x1F		/* TPI I2S Enable and Mapping Register */
#define CRA_HW_WVN_PAGE_0_TPI_I2S_EN_ADDR 0x0000001F		/* TPI I2S Enable and Mapping Register */
	uint8_t HW_WVN_Page_0_TPI_I2S_EN;
	#define HW_WVN_PAGE_0_REG_SD_EN_MASK	0x80
	#define HW_WVN_PAGE_0_REG_SD_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_SD_EN_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_SD_EN_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_SD_EN_MASK)
	#define HW_WVN_PAGE_0_REG_DIDO_MAP_MASK	0x30
	#define HW_WVN_PAGE_0_REG_DIDO_MAP_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DIDO_MAP_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_DIDO_MAP_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_DIDO_MAP_MASK)
	#define HW_WVN_PAGE_0_REG_ADS_BA_EN_MASK	0x08
	#define HW_WVN_PAGE_0_REG_ADS_BA_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_ADS_BA_EN_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_ADS_BA_EN_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_ADS_BA_EN_MASK)
	#define HW_WVN_PAGE_0_REG_MAX_2UI_MASK	0x04
	#define HW_WVN_PAGE_0_REG_MAX_2UI_RD(x)	(((x)&HW_WVN_PAGE_0_REG_MAX_2UI_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_MAX_2UI_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_MAX_2UI_MASK)
	#define HW_WVN_PAGE_0_TPI_I2S_SD_SEL_MASK	0x03
	#define HW_WVN_PAGE_0_TPI_I2S_SD_SEL_RD(x)	((x)&HW_WVN_PAGE_0_TPI_I2S_SD_SEL_MASK)
	#define HW_WVN_PAGE_0_TPI_I2S_SD_SEL_WR(x)	((x)&HW_WVN_PAGE_0_TPI_I2S_SD_SEL_MASK)
#define HW_WVN_PAGE_0_I2S_IN_CTRL_ADDR 0x20		/* TPI Audio In I2S Control Register */
#define CRA_HW_WVN_PAGE_0_I2S_IN_CTRL_ADDR 0x00000020		/* TPI Audio In I2S Control Register */
	uint8_t HW_WVN_Page_0_I2S_IN_CTRL;
	#define HW_WVN_PAGE_0_REG_SCK_EDGE_MASK	0x80
	#define HW_WVN_PAGE_0_REG_SCK_EDGE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_SCK_EDGE_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_SCK_EDGE_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_SCK_EDGE_MASK)
	#define HW_WVN_PAGE_0_REG_FM_IN_VAL_SW_MASK	0x70
	#define HW_WVN_PAGE_0_REG_FM_IN_VAL_SW_RD(x)	(((x)&HW_WVN_PAGE_0_REG_FM_IN_VAL_SW_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_FM_IN_VAL_SW_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_FM_IN_VAL_SW_MASK)
	#define HW_WVN_PAGE_0_REG_WS_MASK	0x08
	#define HW_WVN_PAGE_0_REG_WS_RD(x)	(((x)&HW_WVN_PAGE_0_REG_WS_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_WS_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_WS_MASK)
	#define HW_WVN_PAGE_0_REG_JUSTIFY_MASK	0x04
	#define HW_WVN_PAGE_0_REG_JUSTIFY_RD(x)	(((x)&HW_WVN_PAGE_0_REG_JUSTIFY_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_JUSTIFY_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_JUSTIFY_MASK)
	#define HW_WVN_PAGE_0_REG_DATA_DIR_MASK	0x02
	#define HW_WVN_PAGE_0_REG_DATA_DIR_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DATA_DIR_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_DATA_DIR_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_DATA_DIR_MASK)
	#define HW_WVN_PAGE_0_REG_1ST_BIT_MASK	0x01
	#define HW_WVN_PAGE_0_REG_1ST_BIT_RD(x)	((x)&HW_WVN_PAGE_0_REG_1ST_BIT_MASK)
	#define HW_WVN_PAGE_0_REG_1ST_BIT_WR(x)	((x)&HW_WVN_PAGE_0_REG_1ST_BIT_MASK)
#define HW_WVN_PAGE_0_TPI_I2S_CHST0_ADDR 0x21		/* TPI Audio In I2S Channel Status #0 Register */
#define CRA_HW_WVN_PAGE_0_TPI_I2S_CHST0_ADDR 0x00000021		/* TPI Audio In I2S Channel Status #0 Register */
	uint8_t HW_WVN_Page_0_TPI_I2S_CHST0;
	#define HW_WVN_PAGE_0_REG_CBIT_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_CBIT_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_CBIT_B7_0_MASK)
	#define HW_WVN_PAGE_0_REG_CBIT_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_CBIT_B7_0_MASK)
#define HW_WVN_PAGE_0_TPI_I2S_CHST1_ADDR 0x22		/* TPI Audio In I2S Channel Status #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_I2S_CHST1_ADDR 0x00000022		/* TPI Audio In I2S Channel Status #1 Register */
	uint8_t HW_WVN_Page_0_TPI_I2S_CHST1;
	#define HW_WVN_PAGE_0_REG_CBIT_B15_8_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_CBIT_B15_8_RD(x)	((x)&HW_WVN_PAGE_0_REG_CBIT_B15_8_MASK)
	#define HW_WVN_PAGE_0_REG_CBIT_B15_8_WR(x)	((x)&HW_WVN_PAGE_0_REG_CBIT_B15_8_MASK)
#define HW_WVN_PAGE_0_TPI_I2S_CHST2_ADDR 0x23		/* TPI Audio In I2S Channel Status #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_I2S_CHST2_ADDR 0x00000023		/* TPI Audio In I2S Channel Status #2 Register */
	uint8_t HW_WVN_Page_0_TPI_I2S_CHST2;
	#define HW_WVN_PAGE_0_REG_CBIT_B23_20_MASK	0xF0
	#define HW_WVN_PAGE_0_REG_CBIT_B23_20_RD(x)	(((x)&HW_WVN_PAGE_0_REG_CBIT_B23_20_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_CBIT_B23_20_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_CBIT_B23_20_MASK)
	#define HW_WVN_PAGE_0_REG_CBIT_B19_16_MASK	0x0F
	#define HW_WVN_PAGE_0_REG_CBIT_B19_16_RD(x)	((x)&HW_WVN_PAGE_0_REG_CBIT_B19_16_MASK)
	#define HW_WVN_PAGE_0_REG_CBIT_B19_16_WR(x)	((x)&HW_WVN_PAGE_0_REG_CBIT_B19_16_MASK)
#define HW_WVN_PAGE_0_TPI_CONFIG1_ADDR 0x24		/* TPI Audio Config 1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_CONFIG1_ADDR 0x00000024		/* TPI Audio Config 1 Register */
	uint8_t HW_WVN_Page_0_TPI_CONFIG1;
	#define HW_WVN_PAGE_0_REG_TPI_ACONFIG1_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_ACONFIG1_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_ACONFIG1_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_ACONFIG1_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_ACONFIG1_MASK)
#define HW_WVN_PAGE_0_TPI_CONFIG2_ADDR 0x25		/* TPI Audio Config 2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_CONFIG2_ADDR 0x00000025		/* TPI Audio Config 2 Register */
	uint8_t HW_WVN_Page_0_TPI_CONFIG2;
	#define HW_WVN_PAGE_0_REG_TPI_ACONFIG2_MASK	0x03
	#define HW_WVN_PAGE_0_REG_TPI_ACONFIG2_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_ACONFIG2_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_ACONFIG2_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_ACONFIG2_MASK)
#define HW_WVN_PAGE_0_TPI_CONFIG3_ADDR 0x26		/* TPI Audio Config 3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_CONFIG3_ADDR 0x00000026		/* TPI Audio Config 3 Register */
	uint8_t HW_WVN_Page_0_TPI_CONFIG3;
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B7_6_MASK	0xC0
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B7_6_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B7_6_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B7_6_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B7_6_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B5_MASK	0x20
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B5_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B5_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B5_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B5_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B4_MASK	0x10
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B4_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B4_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B4_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B4_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B3_0_MASK	0x0F
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B3_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B3_0_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG3_B3_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG3_B3_0_MASK)
#define HW_WVN_PAGE_0_TPI_CONFIG4_ADDR 0x27		/* TPI Audio Config 4 Register */
#define CRA_HW_WVN_PAGE_0_TPI_CONFIG4_ADDR 0x00000027		/* TPI Audio Config 4 Register */
	uint8_t HW_WVN_Page_0_TPI_CONFIG4;
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B7_6_MASK	0xC0
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B7_6_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG4_B7_6_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B7_6_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_TPI_CONFIG4_B7_6_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B5_3_MASK	0x38
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B5_3_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG4_B5_3_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B5_3_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_TPI_CONFIG4_B5_3_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B2_0_MASK	0x07
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B2_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG4_B2_0_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG4_B2_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG4_B2_0_MASK)
#define HW_WVN_PAGE_0_TPI_CONFIG5_ADDR 0x28		/* TPI Audio Config 5 Register */
#define CRA_HW_WVN_PAGE_0_TPI_CONFIG5_ADDR 0x00000028		/* TPI Audio Config 5 Register */
	uint8_t HW_WVN_Page_0_TPI_CONFIG5;
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG5_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG5_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG5_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_CONFIG5_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_CONFIG5_MASK)
#define HW_WVN_PAGE_0_TPI_COPP_DATA1_ADDR 0x29		/* TPI COPP Query Data Register */
#define CRA_HW_WVN_PAGE_0_TPI_COPP_DATA1_ADDR 0x00000029		/* TPI COPP Query Data Register */
	uint8_t HW_WVN_Page_0_TPI_COPP_DATA1;
	#define HW_WVN_PAGE_0_REG_COPP_GPROT_MASK	0x80
	#define HW_WVN_PAGE_0_REG_COPP_GPROT_RD(x)	(((x)&HW_WVN_PAGE_0_REG_COPP_GPROT_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_COPP_GPROT_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_COPP_GPROT_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_LPROT_MASK	0x40
	#define HW_WVN_PAGE_0_REG_COPP_LPROT_RD(x)	(((x)&HW_WVN_PAGE_0_REG_COPP_LPROT_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_COPP_LPROT_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_COPP_LPROT_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_LINK_STATUS_MASK	0x30
	#define HW_WVN_PAGE_0_REG_COPP_LINK_STATUS_RD(x)	(((x)&HW_WVN_PAGE_0_REG_COPP_LINK_STATUS_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_COPP_LINK_STATUS_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_COPP_LINK_STATUS_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_HDCP_REP_MASK	0x08
	#define HW_WVN_PAGE_0_REG_COPP_HDCP_REP_RD(x)	(((x)&HW_WVN_PAGE_0_REG_COPP_HDCP_REP_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_COPP_HDCP_REP_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_COPP_HDCP_REP_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B0_MASK	0x04
	#define HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B0_RD(x)	(((x)&HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B0_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B0_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B0_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_PROTYPE_MASK	0x02
	#define HW_WVN_PAGE_0_REG_COPP_PROTYPE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_COPP_PROTYPE_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_COPP_PROTYPE_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_COPP_PROTYPE_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B1_MASK	0x01
	#define HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B1_RD(x)	((x)&HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B1_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B1_WR(x)	((x)&HW_WVN_PAGE_0_REG_COPP_CONNTYPE_B1_MASK)
#define HW_WVN_PAGE_0_TPI_COPP_DATA2_ADDR 0x2A		/* TPI COPP Control Data Register */
#define CRA_HW_WVN_PAGE_0_TPI_COPP_DATA2_ADDR 0x0000002A		/* TPI COPP Control Data Register */
	uint8_t HW_WVN_Page_0_TPI_COPP_DATA2;
	#define HW_WVN_PAGE_0_REG_INTR_ENCRYPTION_MASK	0x20
	#define HW_WVN_PAGE_0_REG_INTR_ENCRYPTION_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INTR_ENCRYPTION_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_INTR_ENCRYPTION_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_INTR_ENCRYPTION_MASK)
	#define HW_WVN_PAGE_0_REG_KSV_FORWARD_MASK	0x10
	#define HW_WVN_PAGE_0_REG_KSV_FORWARD_RD(x)	(((x)&HW_WVN_PAGE_0_REG_KSV_FORWARD_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_KSV_FORWARD_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_KSV_FORWARD_MASK)
	#define HW_WVN_PAGE_0_REG_INTERM_RI_CHECK_EN_MASK	0x08
	#define HW_WVN_PAGE_0_REG_INTERM_RI_CHECK_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INTERM_RI_CHECK_EN_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_INTERM_RI_CHECK_EN_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_INTERM_RI_CHECK_EN_MASK)
	#define HW_WVN_PAGE_0_REG_DOUBLE_RI_CHECK_MASK	0x04
	#define HW_WVN_PAGE_0_REG_DOUBLE_RI_CHECK_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DOUBLE_RI_CHECK_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_DOUBLE_RI_CHECK_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_DOUBLE_RI_CHECK_MASK)
	#define HW_WVN_PAGE_0_REG_DDC_SHORT_RI_RD_MASK	0x02
	#define HW_WVN_PAGE_0_REG_DDC_SHORT_RI_RD_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DDC_SHORT_RI_RD_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_DDC_SHORT_RI_RD_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_DDC_SHORT_RI_RD_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_PROTLEVEL_MASK	0x01
	#define HW_WVN_PAGE_0_REG_COPP_PROTLEVEL_RD(x)	((x)&HW_WVN_PAGE_0_REG_COPP_PROTLEVEL_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_PROTLEVEL_WR(x)	((x)&HW_WVN_PAGE_0_REG_COPP_PROTLEVEL_MASK)
#define HW_WVN_PAGE_0_TPI_WR_BKSV_1_ADDR 0x2B		/* TPI Write BKSV1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_WR_BKSV_1_ADDR 0x0000002B		/* TPI Write BKSV1 Register */
	uint8_t HW_WVN_Page_0_TPI_WR_BKSV_1;
	#define HW_WVN_PAGE_0_REG_BKSV0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_BKSV0_RD(x)	((x)&HW_WVN_PAGE_0_REG_BKSV0_MASK)
	#define HW_WVN_PAGE_0_REG_BKSV0_WR(x)	((x)&HW_WVN_PAGE_0_REG_BKSV0_MASK)
#define HW_WVN_PAGE_0_TPI_WR_BKSV_2_ADDR 0x2C		/* TPI Write BKSV2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_WR_BKSV_2_ADDR 0x0000002C		/* TPI Write BKSV2 Register */
	uint8_t HW_WVN_Page_0_TPI_WR_BKSV_2;
	#define HW_WVN_PAGE_0_REG_BKSV1_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_BKSV1_RD(x)	((x)&HW_WVN_PAGE_0_REG_BKSV1_MASK)
	#define HW_WVN_PAGE_0_REG_BKSV1_WR(x)	((x)&HW_WVN_PAGE_0_REG_BKSV1_MASK)
#define HW_WVN_PAGE_0_TPI_WR_BKSV_3_ADDR 0x2D		/* TPI_Write BKSV3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_WR_BKSV_3_ADDR 0x0000002D		/* TPI_Write BKSV3 Register */
	uint8_t HW_WVN_Page_0_TPI_WR_BKSV_3;
	#define HW_WVN_PAGE_0_REG_BKSV2_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_BKSV2_RD(x)	((x)&HW_WVN_PAGE_0_REG_BKSV2_MASK)
	#define HW_WVN_PAGE_0_REG_BKSV2_WR(x)	((x)&HW_WVN_PAGE_0_REG_BKSV2_MASK)
#define HW_WVN_PAGE_0_TPI_WR_BKSV_4_ADDR 0x2E		/* TPI Write BKSV4 Register */
#define CRA_HW_WVN_PAGE_0_TPI_WR_BKSV_4_ADDR 0x0000002E		/* TPI Write BKSV4 Register */
	uint8_t HW_WVN_Page_0_TPI_WR_BKSV_4;
	#define HW_WVN_PAGE_0_REG_BKSV3_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_BKSV3_RD(x)	((x)&HW_WVN_PAGE_0_REG_BKSV3_MASK)
	#define HW_WVN_PAGE_0_REG_BKSV3_WR(x)	((x)&HW_WVN_PAGE_0_REG_BKSV3_MASK)
#define HW_WVN_PAGE_0_TPI_WR_BKSV_5_ADDR 0x2F		/* TPI Write BKSV5 Register */
#define CRA_HW_WVN_PAGE_0_TPI_WR_BKSV_5_ADDR 0x0000002F		/* TPI Write BKSV5 Register */
	uint8_t HW_WVN_Page_0_TPI_WR_BKSV_5;
	#define HW_WVN_PAGE_0_REG_BKSV4_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_BKSV4_RD(x)	((x)&HW_WVN_PAGE_0_REG_BKSV4_MASK)
	#define HW_WVN_PAGE_0_REG_BKSV4_WR(x)	((x)&HW_WVN_PAGE_0_REG_BKSV4_MASK)
#define HW_WVN_PAGE_0_TPI_HDCP_REV_ADDR 0x30		/* TPI HDCP Revision Register */
#define CRA_HW_WVN_PAGE_0_TPI_HDCP_REV_ADDR 0x00000030		/* TPI HDCP Revision Register */
	uint8_t HW_WVN_Page_0_TPI_HDCP_REV;
	#define HW_WVN_PAGE_0_REG_TPI_HDCP_REV_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_HDCP_REV_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_HDCP_REV_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_HDCP_REV_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_HDCP_REV_MASK)
#define HW_WVN_PAGE_0_TPI_KSV_V_ADDR 0x31		/* TPI KSV and V' Value Data Register */
#define CRA_HW_WVN_PAGE_0_TPI_KSV_V_ADDR 0x00000031		/* TPI KSV and V' Value Data Register */
	uint8_t HW_WVN_Page_0_TPI_KSV_V;
	#define HW_WVN_PAGE_0_REG_AUTH_STATE_MASK	0xC0
	#define HW_WVN_PAGE_0_REG_AUTH_STATE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_AUTH_STATE_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_AUTH_STATE_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_AUTH_STATE_MASK)
	#define HW_WVN_PAGE_0_REG_COPP_VSEL_RDY_MASK	0x08
	#define HW_WVN_PAGE_0_REG_COPP_VSEL_RDY_RD(x)	(((x)&HW_WVN_PAGE_0_REG_COPP_VSEL_RDY_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_COPP_VSEL_RDY_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_COPP_VSEL_RDY_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_V_SEL_MASK	0x07
	#define HW_WVN_PAGE_0_REG_TPI_V_SEL_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_V_SEL_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_V_SEL_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_V_SEL_MASK)
#define HW_WVN_PAGE_0_TPI_VVALUE_B0_ADDR 0x32		/* TPI V' Value uint8_t 0 Register */
#define CRA_HW_WVN_PAGE_0_TPI_VVALUE_B0_ADDR 0x00000032		/* TPI V' Value uint8_t 0 Register */
	uint8_t HW_WVN_Page_0_TPI_VVALUE_B0;
	#define HW_WVN_PAGE_0_TPI_VP_HX_B0_MASK	0xFF
	#define HW_WVN_PAGE_0_TPI_VP_HX_B0_RD(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B0_MASK)
	#define HW_WVN_PAGE_0_TPI_VP_HX_B0_WR(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B0_MASK)
#define HW_WVN_PAGE_0_TPI_VVALUE_B1_ADDR 0x33		/* TPI V' Value uint8_t 1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_VVALUE_B1_ADDR 0x00000033		/* TPI V' Value uint8_t 1 Register */
	uint8_t HW_WVN_Page_0_TPI_VVALUE_B1;
	#define HW_WVN_PAGE_0_TPI_VP_HX_B1_MASK	0xFF
	#define HW_WVN_PAGE_0_TPI_VP_HX_B1_RD(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B1_MASK)
	#define HW_WVN_PAGE_0_TPI_VP_HX_B1_WR(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B1_MASK)
#define HW_WVN_PAGE_0_TPI_VVALUE_B2_ADDR 0x34		/* TPI V' Value uint8_t 2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_VVALUE_B2_ADDR 0x00000034		/* TPI V' Value uint8_t 2 Register */
	uint8_t HW_WVN_Page_0_TPI_VVALUE_B2;
	#define HW_WVN_PAGE_0_TPI_VP_HX_B2_MASK	0xFF
	#define HW_WVN_PAGE_0_TPI_VP_HX_B2_RD(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B2_MASK)
	#define HW_WVN_PAGE_0_TPI_VP_HX_B2_WR(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B2_MASK)
#define HW_WVN_PAGE_0_TPI_VVALUE_B3_ADDR 0x35		/* TPI V' Value uint8_t 3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_VVALUE_B3_ADDR 0x00000035		/* TPI V' Value uint8_t 3 Register */
	uint8_t HW_WVN_Page_0_TPI_VVALUE_B3;
	#define HW_WVN_PAGE_0_TPI_VP_HX_B3_MASK	0xFF
	#define HW_WVN_PAGE_0_TPI_VP_HX_B3_RD(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B3_MASK)
	#define HW_WVN_PAGE_0_TPI_VP_HX_B3_WR(x)	((x)&HW_WVN_PAGE_0_TPI_VP_HX_B3_MASK)
#define HW_WVN_PAGE_0_TPI_AKSV_1_ADDR 0x36		/* TPI AKSV_1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AKSV_1_ADDR 0x00000036		/* TPI AKSV_1 Register */
	uint8_t HW_WVN_Page_0_TPI_AKSV_1;
	#define HW_WVN_PAGE_0_REG_TPI_AKSV0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_AKSV0_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV0_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AKSV0_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV0_MASK)
#define HW_WVN_PAGE_0_TPI_AKSV_2_ADDR 0x37		/* TPI AKSV_2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AKSV_2_ADDR 0x00000037		/* TPI AKSV_2 Register */
	uint8_t HW_WVN_Page_0_TPI_AKSV_2;
	#define HW_WVN_PAGE_0_REG_TPI_AKSV1_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_AKSV1_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV1_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AKSV1_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV1_MASK)
#define HW_WVN_PAGE_0_TPI_AKSV_3_ADDR 0x38		/* TPI AKSV_3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AKSV_3_ADDR 0x00000038		/* TPI AKSV_3 Register */
	uint8_t HW_WVN_Page_0_TPI_AKSV_3;
	#define HW_WVN_PAGE_0_REG_TPI_AKSV2_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_AKSV2_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV2_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AKSV2_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV2_MASK)
#define HW_WVN_PAGE_0_TPI_AKSV_4_ADDR 0x39		/* TPI AKSV_4 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AKSV_4_ADDR 0x00000039		/* TPI AKSV_4 Register */
	uint8_t HW_WVN_Page_0_TPI_AKSV_4;
	#define HW_WVN_PAGE_0_REG_TPI_AKSV3_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_AKSV3_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV3_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AKSV3_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV3_MASK)
#define HW_WVN_PAGE_0_TPI_AKSV_5_ADDR 0x3A		/* TPI AKSV_5 Register */
#define CRA_HW_WVN_PAGE_0_TPI_AKSV_5_ADDR 0x0000003A		/* TPI AKSV_5 Register */
	uint8_t HW_WVN_Page_0_TPI_AKSV_5;
	#define HW_WVN_PAGE_0_REG_TPI_AKSV4_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_TPI_AKSV4_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV4_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AKSV4_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_AKSV4_MASK)
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_3B 0x3B		/*  */
	uint8_t HW_WVN_Page_0_Undefined_3B;
#define HW_WVN_PAGE_0_TPI_INTR_EN_ADDR 0x3C		/* TPI Interrupt Enable Register */
#define CRA_HW_WVN_PAGE_0_TPI_INTR_EN_ADDR 0x0000003C		/* TPI Interrupt Enable Register */
	uint8_t HW_WVN_Page_0_TPI_INTR_EN;
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B7_MASK	0x80
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B7_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B7_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B7_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B7_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B6_MASK	0x40
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B6_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B6_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B6_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B6_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B5_MASK	0x20
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B5_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B5_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B5_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B5_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B4_MASK	0x10
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B4_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B4_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN_B4_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_TPI_INTR_EN_B4_MASK)
	#define HW_WVN_PAGE_0_REG_CEC_INTR_EN_MASK	0x08
	#define HW_WVN_PAGE_0_REG_CEC_INTR_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_CEC_INTR_EN_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_CEC_INTR_EN_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_CEC_INTR_EN_MASK)
	#define HW_WVN_PAGE_0_REG_CBUSDISC_INTR_EN_MASK	0x04
	#define HW_WVN_PAGE_0_REG_CBUSDISC_INTR_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_CBUSDISC_INTR_EN_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_CBUSDISC_INTR_EN_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_CBUSDISC_INTR_EN_MASK)
	#define HW_WVN_PAGE_0_REG_INTR1_MASK5_MASK	0x02
	#define HW_WVN_PAGE_0_REG_INTR1_MASK5_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INTR1_MASK5_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_INTR1_MASK5_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_INTR1_MASK5_MASK)
	#define HW_WVN_PAGE_0_REG_INTR1_MASK6_MASK	0x01
	#define HW_WVN_PAGE_0_REG_INTR1_MASK6_RD(x)	((x)&HW_WVN_PAGE_0_REG_INTR1_MASK6_MASK)
	#define HW_WVN_PAGE_0_REG_INTR1_MASK6_WR(x)	((x)&HW_WVN_PAGE_0_REG_INTR1_MASK6_MASK)
#define HW_WVN_PAGE_0_TPI_INTR_ST0_ADDR 0x3D		/* TPI Interrupt Status Low uint8_t Register */
#define CRA_HW_WVN_PAGE_0_TPI_INTR_ST0_ADDR 0x0000003D		/* TPI Interrupt Status Low uint8_t Register */
	uint8_t HW_WVN_Page_0_TPI_INTR_ST0;
	#define HW_WVN_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_MASK	0x80
	#define HW_WVN_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_V_RDY_STAT_MASK	   0x40
	#define HW_WVN_PAGE_0_REG_TPI_V_RDY_STAT_RD(x)	  (((x)&HW_WVN_PAGE_0_REG_TPI_V_RDY_STAT_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_TPI_V_RDY_STAT_WR(x)	  (((x)<<6)&HW_WVN_PAGE_0_REG_TPI_V_RDY_STAT_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_COPP_CHNGE_STAT_MASK	0x20
	#define HW_WVN_PAGE_0_REG_TPI_COPP_CHNGE_STAT_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_COPP_CHNGE_STAT_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_TPI_COPP_CHNGE_STAT_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_TPI_COPP_CHNGE_STAT_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AUD_ERROR_STAT_MASK	0x10
	#define HW_WVN_PAGE_0_REG_TPI_AUD_ERROR_STAT_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_AUD_ERROR_STAT_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_TPI_AUD_ERROR_STAT_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_TPI_AUD_ERROR_STAT_MASK)
	#define HW_WVN_PAGE_0_RSEN___CEC_INTR_MASK	      0x08
	#define HW_WVN_PAGE_0_RSEN___CEC_INTR_RD(x)	     (((x)&HW_WVN_PAGE_0_RSEN___CEC_INTR_MASK)>>3)
	#define HW_WVN_PAGE_0_RSEN___CEC_INTR_WR(x)	     (((x)<<3)&HW_WVN_PAGE_0_RSEN___CEC_INTR_MASK)
	#define HW_WVN_PAGE_0_HTPLG___CBUS_NORMAL_INTR_MASK	0x04
	#define HW_WVN_PAGE_0_HTPLG___CBUS_NORMAL_INTR_RD(x)	(((x)&HW_WVN_PAGE_0_HTPLG___CBUS_NORMAL_INTR_MASK)>>2)
	#define HW_WVN_PAGE_0_HTPLG___CBUS_NORMAL_INTR_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_HTPLG___CBUS_NORMAL_INTR_MASK)
	#define HW_WVN_PAGE_0_REG_INTR1_STAT5_OR_CBUS_ERROR_INTR_MASK	0x02
	#define HW_WVN_PAGE_0_REG_INTR1_STAT5_OR_CBUS_ERROR_INTR_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INTR1_STAT5_OR_CBUS_ERROR_INTR_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_INTR1_STAT5_OR_CBUS_ERROR_INTR_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_INTR1_STAT5_OR_CBUS_ERROR_INTR_MASK)
	#define HW_WVN_PAGE_0_REG_INTR1_STAT6_OR_CBUSDISC_INTR_MASK	0x01
	#define HW_WVN_PAGE_0_REG_INTR1_STAT6_OR_CBUSDISC_INTR_RD(x)	((x)&HW_WVN_PAGE_0_REG_INTR1_STAT6_OR_CBUSDISC_INTR_MASK)
	#define HW_WVN_PAGE_0_REG_INTR1_STAT6_OR_CBUSDISC_INTR_WR(x)	((x)&HW_WVN_PAGE_0_REG_INTR1_STAT6_OR_CBUSDISC_INTR_MASK)
#define HW_WVN_PAGE_0_TPI_INTR_ST1_ADDR 0x3E		/* TPI Interrupt Status High uint8_t Register */
#define CRA_HW_WVN_PAGE_0_TPI_INTR_ST1_ADDR 0x0000003E		/* TPI Interrupt Status High uint8_t Register */
	uint8_t HW_WVN_Page_0_TPI_INTR_ST1;
	#define HW_WVN_PAGE_0_TPI_INTR_STAT3_MASK	0x02
	#define HW_WVN_PAGE_0_TPI_INTR_STAT3_RD(x)	(((x)&HW_WVN_PAGE_0_TPI_INTR_STAT3_MASK)>>1)
	#define HW_WVN_PAGE_0_TPI_INTR_STAT3_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_TPI_INTR_STAT3_MASK)
	#define HW_WVN_PAGE_0_REG_INTR2_STAT1_MASK	0x01
	#define HW_WVN_PAGE_0_REG_INTR2_STAT1_RD(x)	((x)&HW_WVN_PAGE_0_REG_INTR2_STAT1_MASK)
	#define HW_WVN_PAGE_0_REG_INTR2_STAT1_WR(x)	((x)&HW_WVN_PAGE_0_REG_INTR2_STAT1_MASK)
#define HW_WVN_PAGE_0_TPI_INTR_ST1_MASK_ADDR 0x3F		/* TPI Interrupt Status High uint8_t Mask Register */
#define CRA_HW_WVN_PAGE_0_TPI_INTR_ST1_MASK_ADDR 0x0000003F		/* TPI Interrupt Status High uint8_t Mask Register */
	uint8_t HW_WVN_Page_0_TPI_INTR_ST1_MASK;
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN3_MASK	0x02
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN3_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INTR_EN3_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_TPI_INTR_EN3_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_TPI_INTR_EN3_MASK)
	#define HW_WVN_PAGE_0_REG_INTR2_MASK1_MASK	0x01
	#define HW_WVN_PAGE_0_REG_INTR2_MASK1_RD(x)	((x)&HW_WVN_PAGE_0_REG_INTR2_MASK1_MASK)
	#define HW_WVN_PAGE_0_REG_INTR2_MASK1_WR(x)	((x)&HW_WVN_PAGE_0_REG_INTR2_MASK1_MASK)
#define HW_WVN_PAGE_0_TPI_INTR_ST1_MASK_1_ADDR 0x40		/* TPI Local Reset Register */
#define CRA_HW_WVN_PAGE_0_TPI_INTR_ST1_MASK_1_ADDR 0x00000040		/* TPI Local Reset Register */
	uint8_t HW_WVN_Page_0_TPI_INTR_ST1_MASK_1;
	#define HW_WVN_PAGE_0_PDO_MASK	0x80
	#define HW_WVN_PAGE_0_PDO_RD(x)	(((x)&HW_WVN_PAGE_0_PDO_MASK)>>7)
	#define HW_WVN_PAGE_0_PDO_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_PDO_MASK)
	#define HW_WVN_PAGE_0_P_STABLE_MASK	0x40
	#define HW_WVN_PAGE_0_P_STABLE_RD(x)	(((x)&HW_WVN_PAGE_0_P_STABLE_MASK)>>6)
	#define HW_WVN_PAGE_0_P_STABLE_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_P_STABLE_MASK)
	#define HW_WVN_PAGE_0_REG_FIFO_RST_MASK	0x02
	#define HW_WVN_PAGE_0_REG_FIFO_RST_RD(x)	(((x)&HW_WVN_PAGE_0_REG_FIFO_RST_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_FIFO_RST_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_FIFO_RST_MASK)
	#define HW_WVN_PAGE_0_REG_SW_RST_MASK	0x01
	#define HW_WVN_PAGE_0_REG_SW_RST_RD(x)	((x)&HW_WVN_PAGE_0_REG_SW_RST_MASK)
	#define HW_WVN_PAGE_0_REG_SW_RST_WR(x)	((x)&HW_WVN_PAGE_0_REG_SW_RST_MASK)
#define HW_WVN_PAGE_0_TPI_KSV_FIFO_STAT_ADDR 0x41		/* TPI KSV FIFO Fill Level Status Register */
#define CRA_HW_WVN_PAGE_0_TPI_KSV_FIFO_STAT_ADDR 0x00000041		/* TPI KSV FIFO Fill Level Status Register */
	uint8_t HW_WVN_Page_0_TPI_KSV_FIFO_STAT;
	#define HW_WVN_PAGE_0_KSV_FIFO_LAST_MASK	0x80
	#define HW_WVN_PAGE_0_KSV_FIFO_LAST_RD(x)	(((x)&HW_WVN_PAGE_0_KSV_FIFO_LAST_MASK)>>7)
	#define HW_WVN_PAGE_0_KSV_FIFO_LAST_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_KSV_FIFO_LAST_MASK)
	#define HW_WVN_PAGE_0_KSV_FIFO_BYTES_MASK	0x1F
	#define HW_WVN_PAGE_0_KSV_FIFO_BYTES_RD(x)	((x)&HW_WVN_PAGE_0_KSV_FIFO_BYTES_MASK)
	#define HW_WVN_PAGE_0_KSV_FIFO_BYTES_WR(x)	((x)&HW_WVN_PAGE_0_KSV_FIFO_BYTES_MASK)
#define HW_WVN_PAGE_0_TPI_KSV_FIFO_FORW_ADDR 0x42		/* TPI KSV FIFO Forward Port Register */
#define CRA_HW_WVN_PAGE_0_TPI_KSV_FIFO_FORW_ADDR 0x00000042		/* TPI KSV FIFO Forward Port Register */
	uint8_t HW_WVN_Page_0_TPI_KSV_FIFO_FORW;
	#define HW_WVN_PAGE_0_KSV_FIFO_FORWARD_MASK	0xFF
	#define HW_WVN_PAGE_0_KSV_FIFO_FORWARD_RD(x)	((x)&HW_WVN_PAGE_0_KSV_FIFO_FORWARD_MASK)
	#define HW_WVN_PAGE_0_KSV_FIFO_FORWARD_WR(x)	((x)&HW_WVN_PAGE_0_KSV_FIFO_FORWARD_MASK)
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_43 0x43		/*  */
	uint8_t HW_WVN_Page_0_Undefined_43;
#define HW_WVN_PAGE_0_TPI_DS_BCAPS_ADDR 0x44		/* TPI DS BCAPS Status Register */
#define CRA_HW_WVN_PAGE_0_TPI_DS_BCAPS_ADDR 0x00000044		/* TPI DS BCAPS Status Register */
	uint8_t HW_WVN_Page_0_TPI_DS_BCAPS;
	#define HW_WVN_PAGE_0_REG_DS_BCAPS_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_DS_BCAPS_RD(x)	((x)&HW_WVN_PAGE_0_REG_DS_BCAPS_MASK)
	#define HW_WVN_PAGE_0_REG_DS_BCAPS_WR(x)	((x)&HW_WVN_PAGE_0_REG_DS_BCAPS_MASK)
#define HW_WVN_PAGE_0_TPI_BSTATUS1_ADDR 0x45		/* TPI BStatus1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_BSTATUS1_ADDR 0x00000045		/* TPI BStatus1 Register */
	uint8_t HW_WVN_Page_0_TPI_BSTATUS1;
	#define HW_WVN_PAGE_0_REG_DS_DEV_EXCEED_MASK	0x80
	#define HW_WVN_PAGE_0_REG_DS_DEV_EXCEED_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DS_DEV_EXCEED_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_DS_DEV_EXCEED_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_DS_DEV_EXCEED_MASK)
	#define HW_WVN_PAGE_0_REG_DS_DEV_CNT_MASK	0x7F
	#define HW_WVN_PAGE_0_REG_DS_DEV_CNT_RD(x)	((x)&HW_WVN_PAGE_0_REG_DS_DEV_CNT_MASK)
	#define HW_WVN_PAGE_0_REG_DS_DEV_CNT_WR(x)	((x)&HW_WVN_PAGE_0_REG_DS_DEV_CNT_MASK)
#define HW_WVN_PAGE_0_TPI_BSTATUS2_ADDR 0x46		/* TPI BStatus2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_BSTATUS2_ADDR 0x00000046		/* TPI BStatus2 Register */
	uint8_t HW_WVN_Page_0_TPI_BSTATUS2;
	#define HW_WVN_PAGE_0_REG_DS_BSTATUS_MASK	0xE0
	#define HW_WVN_PAGE_0_REG_DS_BSTATUS_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DS_BSTATUS_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_DS_BSTATUS_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_DS_BSTATUS_MASK)
	#define HW_WVN_PAGE_0_REG_DS_HDMI_MODE_MASK	0x10
	#define HW_WVN_PAGE_0_REG_DS_HDMI_MODE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DS_HDMI_MODE_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_DS_HDMI_MODE_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_DS_HDMI_MODE_MASK)
	#define HW_WVN_PAGE_0_REG_DS_CASC_EXCEED_MASK	0x08
	#define HW_WVN_PAGE_0_REG_DS_CASC_EXCEED_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DS_CASC_EXCEED_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_DS_CASC_EXCEED_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_DS_CASC_EXCEED_MASK)
	#define HW_WVN_PAGE_0_REG_DS_DEPTH_MASK	0x07
	#define HW_WVN_PAGE_0_REG_DS_DEPTH_RD(x)	((x)&HW_WVN_PAGE_0_REG_DS_DEPTH_MASK)
	#define HW_WVN_PAGE_0_REG_DS_DEPTH_WR(x)	((x)&HW_WVN_PAGE_0_REG_DS_DEPTH_MASK)
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_47 0x47		/*  */
	uint8_t HW_WVN_Page_0_Undefined_47;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_48 0x48		/*  */
	uint8_t HW_WVN_Page_0_Undefined_48;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_49 0x49		/*  */
	uint8_t HW_WVN_Page_0_Undefined_49;
#define HW_WVN_PAGE_0_RSVD_ADDR_4A 0x4A		/* TPI Register */
	uint8_t HW_WVN_Page_0_rsvd_4A;
#define HW_WVN_PAGE_0_VID_MUTE0_ADDR 0x4B		/* TPI Video Mute Low uint8_t Register */
#define CRA_HW_WVN_PAGE_0_VID_MUTE0_ADDR 0x0000004B		/* TPI Video Mute Low uint8_t Register */
	uint8_t HW_WVN_Page_0_VID_MUTE0;
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_MASK)
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_MASK)
#define HW_WVN_PAGE_0_RSVD_ADDR_4C 0x4C		/* TPI Register */
	uint8_t HW_WVN_Page_0_rsvd_4C;
#define HW_WVN_PAGE_0_VID_MUTE1_ADDR 0x4D		/* TPI Video Mute Mid uint8_t Register */
#define CRA_HW_WVN_PAGE_0_VID_MUTE1_ADDR 0x0000004D		/* TPI Video Mute Mid uint8_t Register */
	uint8_t HW_WVN_Page_0_VID_MUTE1;
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_RD(x)	((x)&HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_MASK)
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_WR(x)	((x)&HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_MASK)
#define HW_WVN_PAGE_0_RSVD_ADDR_4E 0x4E		/* TPI Register */
	uint8_t HW_WVN_Page_0_rsvd_4E;
#define HW_WVN_PAGE_0_VID_MUTE2_ADDR 0x4F		/* TPI Video Mute High uint8_t Register */
#define CRA_HW_WVN_PAGE_0_VID_MUTE2_ADDR 0x0000004F		/* TPI Video Mute High uint8_t Register */
	uint8_t HW_WVN_Page_0_VID_MUTE2;
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_RD(x)	((x)&HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_MASK)
	#define HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_WR(x)	((x)&HW_WVN_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_MASK)
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_50 0x50		/*  */
	uint8_t HW_WVN_Page_0_Undefined_50;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_51 0x51		/*  */
	uint8_t HW_WVN_Page_0_Undefined_51;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_52 0x52		/*  */
	uint8_t HW_WVN_Page_0_Undefined_52;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_53 0x53		/*  */
	uint8_t HW_WVN_Page_0_Undefined_53;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_54 0x54		/*  */
	uint8_t HW_WVN_Page_0_Undefined_54;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_55 0x55		/*  */
	uint8_t HW_WVN_Page_0_Undefined_55;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_56 0x56		/*  */
	uint8_t HW_WVN_Page_0_Undefined_56;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_57 0x57		/*  */
	uint8_t HW_WVN_Page_0_Undefined_57;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_58 0x58		/*  */
	uint8_t HW_WVN_Page_0_Undefined_58;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_59 0x59		/*  */
	uint8_t HW_WVN_Page_0_Undefined_59;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_5A 0x5A		/*  */
	uint8_t HW_WVN_Page_0_Undefined_5A;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_5B 0x5B		/*  */
	uint8_t HW_WVN_Page_0_Undefined_5B;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_5C 0x5C		/*  */
	uint8_t HW_WVN_Page_0_Undefined_5C;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_5D 0x5D		/*  */
	uint8_t HW_WVN_Page_0_Undefined_5D;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_5E 0x5E		/*  */
	uint8_t HW_WVN_Page_0_Undefined_5E;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_5F 0x5F		/*  */
	uint8_t HW_WVN_Page_0_Undefined_5F;
#define HW_WVN_PAGE_0_TPI_SYNC_GEN_ADDR 0x60		/* TPI Sync Generation Control Register */
#define CRA_HW_WVN_PAGE_0_TPI_SYNC_GEN_ADDR 0x00000060		/* TPI Sync Generation Control Register */
	uint8_t HW_WVN_Page_0_TPI_SYNC_GEN;
	#define HW_WVN_PAGE_0_REG_TPI_SYNC_MTHD_MASK	0x80
	#define HW_WVN_PAGE_0_REG_TPI_SYNC_MTHD_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_SYNC_MTHD_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_TPI_SYNC_MTHD_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_TPI_SYNC_MTHD_MASK)
	#define HW_WVN_PAGE_0_REG_ENDEMUX_MASK	  0x20
	#define HW_WVN_PAGE_0_REG_ENDEMUX_RD(x)	 (((x)&HW_WVN_PAGE_0_REG_ENDEMUX_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_ENDEMUX_WR(x)	 (((x)<<5)&HW_WVN_PAGE_0_REG_ENDEMUX_MASK)
	#define HW_WVN_PAGE_0_REG_INVFIELDPOL_MASK	0x10
	#define HW_WVN_PAGE_0_REG_INVFIELDPOL_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INVFIELDPOL_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_INVFIELDPOL_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_INVFIELDPOL_MASK)
	#define HW_WVN_PAGE_0_REG_DENOVSYNCADJ_MASK	0x04
	#define HW_WVN_PAGE_0_REG_DENOVSYNCADJ_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DENOVSYNCADJ_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_DENOVSYNCADJ_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_DENOVSYNCADJ_MASK)
	#define HW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_MASK	0x02
	#define HW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_RD(x)	(((x)&HW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_MASK)>>1)
	#define HW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_MASK)
	#define HW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK	0x01
	#define HW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_RD(x)	((x)&HW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
	#define HW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_WR(x)	((x)&HW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
#define HW_WVN_PAGE_0_TPI_POL_DETECT_ADDR 0x61		/* TPI Video Sync Polarity Detection Register */
#define CRA_HW_WVN_PAGE_0_TPI_POL_DETECT_ADDR 0x00000061		/* TPI Video Sync Polarity Detection Register */
	uint8_t HW_WVN_Page_0_TPI_POL_DETECT;
	#define HW_WVN_PAGE_0_INTERLACEDOUT_MASK	0x04
	#define HW_WVN_PAGE_0_INTERLACEDOUT_RD(x)	(((x)&HW_WVN_PAGE_0_INTERLACEDOUT_MASK)>>2)
	#define HW_WVN_PAGE_0_INTERLACEDOUT_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_INTERLACEDOUT_MASK)
	#define HW_WVN_PAGE_0_VSYNCPOLOUT_MASK	0x02
	#define HW_WVN_PAGE_0_VSYNCPOLOUT_RD(x)	(((x)&HW_WVN_PAGE_0_VSYNCPOLOUT_MASK)>>1)
	#define HW_WVN_PAGE_0_VSYNCPOLOUT_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_VSYNCPOLOUT_MASK)
	#define HW_WVN_PAGE_0_HSYNCPOLOUT_MASK	0x01
	#define HW_WVN_PAGE_0_HSYNCPOLOUT_RD(x)	((x)&HW_WVN_PAGE_0_HSYNCPOLOUT_MASK)
	#define HW_WVN_PAGE_0_HSYNCPOLOUT_WR(x)	((x)&HW_WVN_PAGE_0_HSYNCPOLOUT_MASK)
#define HW_WVN_PAGE_0_TPI_HBIT_2HSYNC1_ADDR 0x62		/* TPI Video HBit to Hsync #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HBIT_2HSYNC1_ADDR 0x00000062		/* TPI Video HBit to Hsync #1 Register */
	uint8_t HW_WVN_Page_0_TPI_HBIT_2HSYNC1;
	#define HW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
	#define HW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
#define HW_WVN_PAGE_0_TPI_HBIT_2HSYNC2_ADDR 0x63		/* TPI Video HBit to Hsync #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HBIT_2HSYNC2_ADDR 0x00000063		/* TPI Video HBit to Hsync #2 Register */
	uint8_t HW_WVN_Page_0_TPI_HBIT_2HSYNC2;
	#define HW_WVN_PAGE_0_REG_ENSYNCEXTRACT_MASK	0x40
	#define HW_WVN_PAGE_0_REG_ENSYNCEXTRACT_RD(x)	(((x)&HW_WVN_PAGE_0_REG_ENSYNCEXTRACT_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_ENSYNCEXTRACT_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_ENSYNCEXTRACT_MASK)
	#define HW_WVN_PAGE_0_REG_VSYNCPOL_MASK	0x20
	#define HW_WVN_PAGE_0_REG_VSYNCPOL_RD(x)	(((x)&HW_WVN_PAGE_0_REG_VSYNCPOL_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_VSYNCPOL_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_VSYNCPOL_MASK)
	#define HW_WVN_PAGE_0_REG_HSYNCPOL_MASK	0x10
	#define HW_WVN_PAGE_0_REG_HSYNCPOL_RD(x)	(((x)&HW_WVN_PAGE_0_REG_HSYNCPOL_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_HSYNCPOL_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_HSYNCPOL_MASK)
	#define HW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK	0x03
	#define HW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_RD(x)	((x)&HW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
	#define HW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_WR(x)	((x)&HW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
#define HW_WVN_PAGE_0_TPI_FIELD2_OFST1_ADDR 0x64		/* TPI Video Field2 Hsync Offset #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_FIELD2_OFST1_ADDR 0x00000064		/* TPI Video Field2 Hsync Offset #1 Register */
	uint8_t HW_WVN_Page_0_TPI_FIELD2_OFST1;
	#define HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
	#define HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
#define HW_WVN_PAGE_0_TPI_FIELD2_OFST2_ADDR 0x65		/* TPI Video Field2 Hsync Offset #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_FIELD2_OFST2_ADDR 0x00000065		/* TPI Video Field2 Hsync Offset #2 Register */
	uint8_t HW_WVN_Page_0_TPI_FIELD2_OFST2;
	#define HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_MASK	0x0F
	#define HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_RD(x)	((x)&HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_MASK)
	#define HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_WR(x)	((x)&HW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_MASK)
#define HW_WVN_PAGE_0_TPI_HLENGTH1_ADDR 0x66		/* TPI Video Hsync Length #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HLENGTH1_ADDR 0x00000066		/* TPI Video Hsync Length #1 Register */
	uint8_t HW_WVN_Page_0_TPI_HLENGTH1;
	#define HW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
	#define HW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
#define HW_WVN_PAGE_0_TPI_HLENGTH2_ADDR 0x67		/* TPI Video Hsync Length #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HLENGTH2_ADDR 0x00000067		/* TPI Video Hsync Length #2 Register */
	uint8_t HW_WVN_Page_0_TPI_HLENGTH2;
	#define HW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK	0x03
	#define HW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_RD(x)	((x)&HW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
	#define HW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_WR(x)	((x)&HW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
#define HW_WVN_PAGE_0_TPI_VBIT_2VSYNC1_ADDR 0x68		/* TPI Video Vbit to Vsync Register */
#define CRA_HW_WVN_PAGE_0_TPI_VBIT_2VSYNC1_ADDR 0x00000068		/* TPI Video Vbit to Vsync Register */
	uint8_t HW_WVN_Page_0_TPI_VBIT_2VSYNC1;
	#define HW_WVN_PAGE_0_REG_VBITTOVSYNC_MASK	0x3F
	#define HW_WVN_PAGE_0_REG_VBITTOVSYNC_RD(x)	((x)&HW_WVN_PAGE_0_REG_VBITTOVSYNC_MASK)
	#define HW_WVN_PAGE_0_REG_VBITTOVSYNC_WR(x)	((x)&HW_WVN_PAGE_0_REG_VBITTOVSYNC_MASK)
#define HW_WVN_PAGE_0_TPI_VLENGTH_ADDR 0x69		/* TPI Video Vsync Length Register */
#define CRA_HW_WVN_PAGE_0_TPI_VLENGTH_ADDR 0x00000069		/* TPI Video Vsync Length Register */
	uint8_t HW_WVN_Page_0_TPI_VLENGTH;
	#define HW_WVN_PAGE_0_REG_VSYNCLENGTH_MASK	0x3F
	#define HW_WVN_PAGE_0_REG_VSYNCLENGTH_RD(x)	((x)&HW_WVN_PAGE_0_REG_VSYNCLENGTH_MASK)
	#define HW_WVN_PAGE_0_REG_VSYNCLENGTH_WR(x)	((x)&HW_WVN_PAGE_0_REG_VSYNCLENGTH_MASK)
#define HW_WVN_PAGE_0_TPI_H_RESL_ADDR 0x6A		/* TPI Video H Resolution #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_H_RESL_ADDR 0x0000006A		/* TPI Video H Resolution #1 Register */
	uint8_t HW_WVN_Page_0_TPI_H_RESL;
	#define HW_WVN_PAGE_0_HRESOUT_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_HRESOUT_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_HRESOUT_B7_0_MASK)
	#define HW_WVN_PAGE_0_HRESOUT_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_HRESOUT_B7_0_MASK)
#define HW_WVN_PAGE_0_TPI_H_RESH_ADDR 0x6B		/* TPI Video H Resolution #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_H_RESH_ADDR 0x0000006B		/* TPI Video H Resolution #2 Register */
	uint8_t HW_WVN_Page_0_TPI_H_RESH;
	#define HW_WVN_PAGE_0_HRESOUT_B12_8_MASK	0x1F
	#define HW_WVN_PAGE_0_HRESOUT_B12_8_RD(x)	((x)&HW_WVN_PAGE_0_HRESOUT_B12_8_MASK)
	#define HW_WVN_PAGE_0_HRESOUT_B12_8_WR(x)	((x)&HW_WVN_PAGE_0_HRESOUT_B12_8_MASK)
#define HW_WVN_PAGE_0_TPI_V_RESL_ADDR 0x6C		/* TPI Video V Refresh Low Register */
#define CRA_HW_WVN_PAGE_0_TPI_V_RESL_ADDR 0x0000006C		/* TPI Video V Refresh Low Register */
	uint8_t HW_WVN_Page_0_TPI_V_RESL;
	#define HW_WVN_PAGE_0_VRESOUT_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_VRESOUT_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_VRESOUT_B7_0_MASK)
	#define HW_WVN_PAGE_0_VRESOUT_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_VRESOUT_B7_0_MASK)
#define HW_WVN_PAGE_0_TPI_V_RESH_ADDR 0x6D		/* TPI Video V Refresh High Register */
#define CRA_HW_WVN_PAGE_0_TPI_V_RESH_ADDR 0x0000006D		/* TPI Video V Refresh High Register */
	uint8_t HW_WVN_Page_0_TPI_V_RESH;
	#define HW_WVN_PAGE_0_VRESOUT_B10_8_MASK	0x07
	#define HW_WVN_PAGE_0_VRESOUT_B10_8_RD(x)	((x)&HW_WVN_PAGE_0_VRESOUT_B10_8_MASK)
	#define HW_WVN_PAGE_0_VRESOUT_B10_8_WR(x)	((x)&HW_WVN_PAGE_0_VRESOUT_B10_8_MASK)
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_6E 0x6E		/*  */
	uint8_t HW_WVN_Page_0_Undefined_6E;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_6F 0x6F		/*  */
	uint8_t HW_WVN_Page_0_Undefined_6F;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_70 0x70		/*  */
	uint8_t HW_WVN_Page_0_Undefined_70;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_71 0x71		/*  */
	uint8_t HW_WVN_Page_0_Undefined_71;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_72 0x72		/*  */
	uint8_t HW_WVN_Page_0_Undefined_72;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_73 0x73		/*  */
	uint8_t HW_WVN_Page_0_Undefined_73;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_74 0x74		/*  */
	uint8_t HW_WVN_Page_0_Undefined_74;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_75 0x75		/*  */
	uint8_t HW_WVN_Page_0_Undefined_75;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_76 0x76		/*  */
	uint8_t HW_WVN_Page_0_Undefined_76;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_77 0x77		/*  */
	uint8_t HW_WVN_Page_0_Undefined_77;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_78 0x78		/*  */
	uint8_t HW_WVN_Page_0_Undefined_78;
#define HW_WVN_PAGE_0_TPI_HW_DBG1_ADDR 0x79		/* TPI HW Debug #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_DBG1_ADDR 0x00000079		/* TPI HW Debug #1 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_DBG1;
	#define HW_WVN_PAGE_0_READ_KSV_LIST_DONE_MASK	0x80
	#define HW_WVN_PAGE_0_READ_KSV_LIST_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_READ_KSV_LIST_DONE_MASK)>>7)
	#define HW_WVN_PAGE_0_READ_KSV_LIST_DONE_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_READ_KSV_LIST_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_BSTATUS_DONE_MASK	0x40
	#define HW_WVN_PAGE_0_READ_BSTATUS_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_READ_BSTATUS_DONE_MASK)>>6)
	#define HW_WVN_PAGE_0_READ_BSTATUS_DONE_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_READ_BSTATUS_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_DONE_MASK	0x20
	#define HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_DONE_MASK)>>5)
	#define HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_DONE_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_R0_PRIME_DONE_MASK	0x10
	#define HW_WVN_PAGE_0_READ_R0_PRIME_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_READ_R0_PRIME_DONE_MASK)>>4)
	#define HW_WVN_PAGE_0_READ_R0_PRIME_DONE_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_READ_R0_PRIME_DONE_MASK)
	#define HW_WVN_PAGE_0_WRITE_AKSV_DONE_MASK	0x08
	#define HW_WVN_PAGE_0_WRITE_AKSV_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_WRITE_AKSV_DONE_MASK)>>3)
	#define HW_WVN_PAGE_0_WRITE_AKSV_DONE_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_WRITE_AKSV_DONE_MASK)
	#define HW_WVN_PAGE_0_WRITE_AN_DONE_MASK	0x04
	#define HW_WVN_PAGE_0_WRITE_AN_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_WRITE_AN_DONE_MASK)>>2)
	#define HW_WVN_PAGE_0_WRITE_AN_DONE_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_WRITE_AN_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_RX_REPEATER_DONE_MASK	0x02
	#define HW_WVN_PAGE_0_READ_RX_REPEATER_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_READ_RX_REPEATER_DONE_MASK)>>1)
	#define HW_WVN_PAGE_0_READ_RX_REPEATER_DONE_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_READ_RX_REPEATER_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_BKSV_DONE_MASK	0x01
	#define HW_WVN_PAGE_0_READ_BKSV_DONE_RD(x)	((x)&HW_WVN_PAGE_0_READ_BKSV_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_BKSV_DONE_WR(x)	((x)&HW_WVN_PAGE_0_READ_BKSV_DONE_MASK)
#define HW_WVN_PAGE_0_TPI_HW_DBG2_ADDR 0x7A		/* TPI HW Debug #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_DBG2_ADDR 0x0000007A		/* TPI HW Debug #2 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_DBG2;
	#define HW_WVN_PAGE_0_READ_RI_PRIME_DONE_MASK	0x02
	#define HW_WVN_PAGE_0_READ_RI_PRIME_DONE_RD(x)	(((x)&HW_WVN_PAGE_0_READ_RI_PRIME_DONE_MASK)>>1)
	#define HW_WVN_PAGE_0_READ_RI_PRIME_DONE_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_READ_RI_PRIME_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_V_PRIME_DONE_MASK	0x01
	#define HW_WVN_PAGE_0_READ_V_PRIME_DONE_RD(x)	((x)&HW_WVN_PAGE_0_READ_V_PRIME_DONE_MASK)
	#define HW_WVN_PAGE_0_READ_V_PRIME_DONE_WR(x)	((x)&HW_WVN_PAGE_0_READ_V_PRIME_DONE_MASK)
#define HW_WVN_PAGE_0_TPI_HW_DBG3_ADDR 0x7B		/* TPI HW Debug #3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_DBG3_ADDR 0x0000007B		/* TPI HW Debug #3 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_DBG3;
	#define HW_WVN_PAGE_0_READ_KSV_LIST_ERR_MASK	0x80
	#define HW_WVN_PAGE_0_READ_KSV_LIST_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_READ_KSV_LIST_ERR_MASK)>>7)
	#define HW_WVN_PAGE_0_READ_KSV_LIST_ERR_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_READ_KSV_LIST_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_BSTATUS_ERR_MASK	0x40
	#define HW_WVN_PAGE_0_READ_BSTATUS_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_READ_BSTATUS_ERR_MASK)>>6)
	#define HW_WVN_PAGE_0_READ_BSTATUS_ERR_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_READ_BSTATUS_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_ERR_MASK	0x20
	#define HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_ERR_MASK)>>5)
	#define HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_ERR_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_READ_KSV_FIFO_RDY_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_R0_PRIME_ERR_MASK	0x10
	#define HW_WVN_PAGE_0_READ_R0_PRIME_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_READ_R0_PRIME_ERR_MASK)>>4)
	#define HW_WVN_PAGE_0_READ_R0_PRIME_ERR_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_READ_R0_PRIME_ERR_MASK)
	#define HW_WVN_PAGE_0_WRITE_AKSV_ERR_MASK	0x08
	#define HW_WVN_PAGE_0_WRITE_AKSV_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_WRITE_AKSV_ERR_MASK)>>3)
	#define HW_WVN_PAGE_0_WRITE_AKSV_ERR_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_WRITE_AKSV_ERR_MASK)
	#define HW_WVN_PAGE_0_WRITE_AN_ERR_MASK	0x04
	#define HW_WVN_PAGE_0_WRITE_AN_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_WRITE_AN_ERR_MASK)>>2)
	#define HW_WVN_PAGE_0_WRITE_AN_ERR_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_WRITE_AN_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_RX_REPEATER_ERR_MASK	0x02
	#define HW_WVN_PAGE_0_READ_RX_REPEATER_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_READ_RX_REPEATER_ERR_MASK)>>1)
	#define HW_WVN_PAGE_0_READ_RX_REPEATER_ERR_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_READ_RX_REPEATER_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_BKSV_ERR_MASK	0x01
	#define HW_WVN_PAGE_0_READ_BKSV_ERR_RD(x)	((x)&HW_WVN_PAGE_0_READ_BKSV_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_BKSV_ERR_WR(x)	((x)&HW_WVN_PAGE_0_READ_BKSV_ERR_MASK)
#define HW_WVN_PAGE_0_TPI_HW_DBG4_ADDR 0x7C		/* TPI HW Debug #4 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_DBG4_ADDR 0x0000007C		/* TPI HW Debug #4 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_DBG4;
	#define HW_WVN_PAGE_0_READ_RI_PRIME_ERR_MASK	0x02
	#define HW_WVN_PAGE_0_READ_RI_PRIME_ERR_RD(x)	(((x)&HW_WVN_PAGE_0_READ_RI_PRIME_ERR_MASK)>>1)
	#define HW_WVN_PAGE_0_READ_RI_PRIME_ERR_WR(x)	(((x)<<1)&HW_WVN_PAGE_0_READ_RI_PRIME_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_V_PRIME_ERR_MASK	0x01
	#define HW_WVN_PAGE_0_READ_V_PRIME_ERR_RD(x)	((x)&HW_WVN_PAGE_0_READ_V_PRIME_ERR_MASK)
	#define HW_WVN_PAGE_0_READ_V_PRIME_ERR_WR(x)	((x)&HW_WVN_PAGE_0_READ_V_PRIME_ERR_MASK)
#define HW_WVN_PAGE_0_TPI_HW_DBG5_ADDR 0x7D		/* TPI HW Debug #5 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_DBG5_ADDR 0x0000007D		/* TPI HW Debug #5 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_DBG5;
	#define HW_WVN_PAGE_0_TPI_DS_AUTH_CS_MASK	0xF0
	#define HW_WVN_PAGE_0_TPI_DS_AUTH_CS_RD(x)	(((x)&HW_WVN_PAGE_0_TPI_DS_AUTH_CS_MASK)>>4)
	#define HW_WVN_PAGE_0_TPI_DS_AUTH_CS_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_TPI_DS_AUTH_CS_MASK)
	#define HW_WVN_PAGE_0_TPI_HW_CS_MASK	0x0F
	#define HW_WVN_PAGE_0_TPI_HW_CS_RD(x)	((x)&HW_WVN_PAGE_0_TPI_HW_CS_MASK)
	#define HW_WVN_PAGE_0_TPI_HW_CS_WR(x)	((x)&HW_WVN_PAGE_0_TPI_HW_CS_MASK)
#define HW_WVN_PAGE_0_TPI_HW_DBG6_ADDR 0x7E		/* TPI HW Debug #6 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_DBG6_ADDR 0x0000007E		/* TPI HW Debug #6 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_DBG6;
	#define HW_WVN_PAGE_0_TPI_LINK_ENC_CS_B2_0_MASK	0xE0
	#define HW_WVN_PAGE_0_TPI_LINK_ENC_CS_B2_0_RD(x)	(((x)&HW_WVN_PAGE_0_TPI_LINK_ENC_CS_B2_0_MASK)>>5)
	#define HW_WVN_PAGE_0_TPI_LINK_ENC_CS_B2_0_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_TPI_LINK_ENC_CS_B2_0_MASK)
	#define HW_WVN_PAGE_0_TPI_RX_AUTH_CS_B4_0_MASK	0x1F
	#define HW_WVN_PAGE_0_TPI_RX_AUTH_CS_B4_0_RD(x)	((x)&HW_WVN_PAGE_0_TPI_RX_AUTH_CS_B4_0_MASK)
	#define HW_WVN_PAGE_0_TPI_RX_AUTH_CS_B4_0_WR(x)	((x)&HW_WVN_PAGE_0_TPI_RX_AUTH_CS_B4_0_MASK)
#define HW_WVN_PAGE_0_TPI_HW_DBG7_ADDR 0x7F		/* TPI HW Debug #7 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_DBG7_ADDR 0x0000007F		/* TPI HW Debug #7 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_DBG7;
	#define HW_WVN_PAGE_0_TPI_DDCM_CTL_CS_B3_0_MASK	0x0F
	#define HW_WVN_PAGE_0_TPI_DDCM_CTL_CS_B3_0_RD(x)	((x)&HW_WVN_PAGE_0_TPI_DDCM_CTL_CS_B3_0_MASK)
	#define HW_WVN_PAGE_0_TPI_DDCM_CTL_CS_B3_0_WR(x)	((x)&HW_WVN_PAGE_0_TPI_DDCM_CTL_CS_B3_0_MASK)
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_80 0x80		/*  */
	uint8_t HW_WVN_Page_0_Undefined_80;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_81 0x81		/*  */
	uint8_t HW_WVN_Page_0_Undefined_81;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_82 0x82		/*  */
	uint8_t HW_WVN_Page_0_Undefined_82;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_83 0x83		/*  */
	uint8_t HW_WVN_Page_0_Undefined_83;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_84 0x84		/*  */
	uint8_t HW_WVN_Page_0_Undefined_84;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_85 0x85		/*  */
	uint8_t HW_WVN_Page_0_Undefined_85;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_86 0x86		/*  */
	uint8_t HW_WVN_Page_0_Undefined_86;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_87 0x87		/*  */
	uint8_t HW_WVN_Page_0_Undefined_87;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_88 0x88		/*  */
	uint8_t HW_WVN_Page_0_Undefined_88;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_89 0x89		/*  */
	uint8_t HW_WVN_Page_0_Undefined_89;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_8A 0x8A		/*  */
	uint8_t HW_WVN_Page_0_Undefined_8A;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_8B 0x8B		/*  */
	uint8_t HW_WVN_Page_0_Undefined_8B;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_8C 0x8C		/*  */
	uint8_t HW_WVN_Page_0_Undefined_8C;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_8D 0x8D		/*  */
	uint8_t HW_WVN_Page_0_Undefined_8D;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_8E 0x8E		/*  */
	uint8_t HW_WVN_Page_0_Undefined_8E;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_8F 0x8F		/*  */
	uint8_t HW_WVN_Page_0_Undefined_8F;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_90 0x90		/*  */
	uint8_t HW_WVN_Page_0_Undefined_90;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_91 0x91		/*  */
	uint8_t HW_WVN_Page_0_Undefined_91;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_92 0x92		/*  */
	uint8_t HW_WVN_Page_0_Undefined_92;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_93 0x93		/*  */
	uint8_t HW_WVN_Page_0_Undefined_93;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_94 0x94		/*  */
	uint8_t HW_WVN_Page_0_Undefined_94;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_95 0x95		/*  */
	uint8_t HW_WVN_Page_0_Undefined_95;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_96 0x96		/*  */
	uint8_t HW_WVN_Page_0_Undefined_96;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_97 0x97		/*  */
	uint8_t HW_WVN_Page_0_Undefined_97;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_98 0x98		/*  */
	uint8_t HW_WVN_Page_0_Undefined_98;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_99 0x99		/*  */
	uint8_t HW_WVN_Page_0_Undefined_99;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_9A 0x9A		/*  */
	uint8_t HW_WVN_Page_0_Undefined_9A;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_9B 0x9B		/*  */
	uint8_t HW_WVN_Page_0_Undefined_9B;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_9C 0x9C		/*  */
	uint8_t HW_WVN_Page_0_Undefined_9C;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_9D 0x9D		/*  */
	uint8_t HW_WVN_Page_0_Undefined_9D;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_9E 0x9E		/*  */
	uint8_t HW_WVN_Page_0_Undefined_9E;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_9F 0x9F		/*  */
	uint8_t HW_WVN_Page_0_Undefined_9F;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A0 0xA0		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A0;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A1 0xA1		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A1;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A2 0xA2		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A2;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A3 0xA3		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A3;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A4 0xA4		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A4;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A5 0xA5		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A5;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A6 0xA6		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A6;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A7 0xA7		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A7;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A8 0xA8		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A8;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_A9 0xA9		/*  */
	uint8_t HW_WVN_Page_0_Undefined_A9;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_AA 0xAA		/*  */
	uint8_t HW_WVN_Page_0_Undefined_AA;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_AB 0xAB		/*  */
	uint8_t HW_WVN_Page_0_Undefined_AB;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_AC 0xAC		/*  */
	uint8_t HW_WVN_Page_0_Undefined_AC;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_AD 0xAD		/*  */
	uint8_t HW_WVN_Page_0_Undefined_AD;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_AE 0xAE		/*  */
	uint8_t HW_WVN_Page_0_Undefined_AE;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_AF 0xAF		/*  */
	uint8_t HW_WVN_Page_0_Undefined_AF;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B0 0xB0		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B0;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B1 0xB1		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B1;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B2 0xB2		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B2;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B3 0xB3		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B3;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B4 0xB4		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B4;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B5 0xB5		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B5;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B6 0xB6		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B6;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_B7 0xB7		/*  */
	uint8_t HW_WVN_Page_0_Undefined_B7;
#define HW_WVN_PAGE_0_TPI_HW_OPT1_ADDR 0xB8		/* TPI HW Optimization Control #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_OPT1_ADDR 0x000000B8		/* TPI HW Optimization Control #1 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_OPT1;
	#define HW_WVN_PAGE_0_REG_INTR1_STAT2_MASK	0x80
	#define HW_WVN_PAGE_0_REG_INTR1_STAT2_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INTR1_STAT2_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_INTR1_STAT2_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_INTR1_STAT2_MASK)
	#define HW_WVN_PAGE_0_REG_INTR1_MASK2_MASK	0x40
	#define HW_WVN_PAGE_0_REG_INTR1_MASK2_RD(x)	(((x)&HW_WVN_PAGE_0_REG_INTR1_MASK2_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_INTR1_MASK2_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_INTR1_MASK2_MASK)
#define HW_WVN_PAGE_0_TPI_HW_OPT1_1_ADDR 0xB9		/* TPI HW Optimization Control #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_OPT1_1_ADDR 0x000000B9		/* TPI HW Optimization Control #1 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_OPT1_1;
	#define HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_MASK	0x80
	#define HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_MASK	0x70
	#define HW_WVN_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_MASK	0x0F
	#define HW_WVN_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_MASK)
#define HW_WVN_PAGE_0_TPI_HW_OPT2_ADDR 0xBA		/* TPI HW Optimization Control #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_OPT2_ADDR 0x000000BA		/* TPI HW Optimization Control #2 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_OPT2;
	#define HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_RD(x)	((x)&HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_MASK)
	#define HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_WR(x)	((x)&HW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_MASK)
#define HW_WVN_PAGE_0_TPI_HW_OPT3_ADDR 0xBB		/* TPI HW Optimization Control #3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_HW_OPT3_ADDR 0x000000BB		/* TPI HW Optimization Control #3 Register */
	uint8_t HW_WVN_Page_0_TPI_HW_OPT3;
	#define HW_WVN_PAGE_0_REG_DDC_DEBUG_MASK	 0x80
	#define HW_WVN_PAGE_0_REG_DDC_DEBUG_RD(x)	(((x)&HW_WVN_PAGE_0_REG_DDC_DEBUG_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_DDC_DEBUG_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_DDC_DEBUG_MASK)
	#define HW_WVN_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_MASK	0x40
	#define HW_WVN_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_MASK)
	#define HW_WVN_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_MASK	0x20
	#define HW_WVN_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_MASK)
	#define HW_WVN_PAGE_0_REG_AUD_INTR_NEW_FS_EN_MASK	0x10
	#define HW_WVN_PAGE_0_REG_AUD_INTR_NEW_FS_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_AUD_INTR_NEW_FS_EN_MASK)>>4)
	#define HW_WVN_PAGE_0_REG_AUD_INTR_NEW_FS_EN_WR(x)	(((x)<<4)&HW_WVN_PAGE_0_REG_AUD_INTR_NEW_FS_EN_MASK)
	#define HW_WVN_PAGE_0_REG_RI_CHECK_SKIP_MASK	0x08
	#define HW_WVN_PAGE_0_REG_RI_CHECK_SKIP_RD(x)	(((x)&HW_WVN_PAGE_0_REG_RI_CHECK_SKIP_MASK)>>3)
	#define HW_WVN_PAGE_0_REG_RI_CHECK_SKIP_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_REG_RI_CHECK_SKIP_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_DDC_BURST_MODE_MASK	0x04
	#define HW_WVN_PAGE_0_REG_TPI_DDC_BURST_MODE_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_DDC_BURST_MODE_MASK)>>2)
	#define HW_WVN_PAGE_0_REG_TPI_DDC_BURST_MODE_WR(x)	(((x)<<2)&HW_WVN_PAGE_0_REG_TPI_DDC_BURST_MODE_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_DDC_REQ_LEVEL_MASK	0x03
	#define HW_WVN_PAGE_0_REG_TPI_DDC_REQ_LEVEL_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_DDC_REQ_LEVEL_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_DDC_REQ_LEVEL_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_DDC_REQ_LEVEL_MASK)
#define HW_WVN_PAGE_0_TPI_REG_SEL_ADDR 0xBC		/* TPI Reg Page Select Register */
#define CRA_HW_WVN_PAGE_0_TPI_REG_SEL_ADDR 0x000000BC		/* TPI Reg Page Select Register */
	uint8_t HW_WVN_Page_0_TPI_REG_SEL;
	#define HW_WVN_PAGE_0_REG_SW_TPI_EN_MASK	   0x80
	#define HW_WVN_PAGE_0_REG_SW_TPI_EN_RD(x)	  (((x)&HW_WVN_PAGE_0_REG_SW_TPI_EN_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_SW_TPI_EN_WR(x)	  (((x)<<7)&HW_WVN_PAGE_0_REG_SW_TPI_EN_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_MASK	0x03
	#define HW_WVN_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_MASK)
#define HW_WVN_PAGE_0_TPI_REG_OFFSET_ADDR 0xBD		/* TPI Register Offset Register */
#define CRA_HW_WVN_PAGE_0_TPI_REG_OFFSET_ADDR 0x000000BD		/* TPI Register Offset Register */
	uint8_t HW_WVN_Page_0_TPI_REG_OFFSET;
	#define HW_WVN_PAGE_0_BLOCK_ADDR_MASK	0xF8
	#define HW_WVN_PAGE_0_BLOCK_ADDR_RD(x)	(((x)&HW_WVN_PAGE_0_BLOCK_ADDR_MASK)>>3)
	#define HW_WVN_PAGE_0_BLOCK_ADDR_WR(x)	(((x)<<3)&HW_WVN_PAGE_0_BLOCK_ADDR_MASK)
	#define HW_WVN_PAGE_0_BLK_ADDR_MASK	0x07
	#define HW_WVN_PAGE_0_BLK_ADDR_RD(x)	((x)&HW_WVN_PAGE_0_BLK_ADDR_MASK)
	#define HW_WVN_PAGE_0_BLK_ADDR_WR(x)	((x)&HW_WVN_PAGE_0_BLK_ADDR_MASK)
#define HW_WVN_PAGE_0_TPI_REG_DATA_ADDR 0xBE		/* TPI Reg Access Data Register */
#define CRA_HW_WVN_PAGE_0_TPI_REG_DATA_ADDR 0x000000BE		/* TPI Reg Access Data Register */
	uint8_t HW_WVN_Page_0_TPI_REG_DATA;
	#define HW_WVN_PAGE_0_BLK_WR_DATA_MASK	0xFF
	#define HW_WVN_PAGE_0_BLK_WR_DATA_RD(x)	((x)&HW_WVN_PAGE_0_BLK_WR_DATA_MASK)
	#define HW_WVN_PAGE_0_BLK_WR_DATA_WR(x)	((x)&HW_WVN_PAGE_0_BLK_WR_DATA_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_FSEL_ADDR 0xBF		/* TPI Info Frame Select Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_FSEL_ADDR 0x000000BF		/* TPI Info Frame Select Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_FSEL;
	#define HW_WVN_PAGE_0_REG_TPI_INFO_EN_MASK	0x80
	#define HW_WVN_PAGE_0_REG_TPI_INFO_EN_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INFO_EN_MASK)>>7)
	#define HW_WVN_PAGE_0_REG_TPI_INFO_EN_WR(x)	(((x)<<7)&HW_WVN_PAGE_0_REG_TPI_INFO_EN_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_INFO_RPT_MASK	0x40
	#define HW_WVN_PAGE_0_REG_TPI_INFO_RPT_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INFO_RPT_MASK)>>6)
	#define HW_WVN_PAGE_0_REG_TPI_INFO_RPT_WR(x)	(((x)<<6)&HW_WVN_PAGE_0_REG_TPI_INFO_RPT_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_INFO_READ_FLAG_MASK	0x20
	#define HW_WVN_PAGE_0_REG_TPI_INFO_READ_FLAG_RD(x)	(((x)&HW_WVN_PAGE_0_REG_TPI_INFO_READ_FLAG_MASK)>>5)
	#define HW_WVN_PAGE_0_REG_TPI_INFO_READ_FLAG_WR(x)	(((x)<<5)&HW_WVN_PAGE_0_REG_TPI_INFO_READ_FLAG_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_INFO_SEL_MASK	0x07
	#define HW_WVN_PAGE_0_REG_TPI_INFO_SEL_RD(x)	((x)&HW_WVN_PAGE_0_REG_TPI_INFO_SEL_MASK)
	#define HW_WVN_PAGE_0_REG_TPI_INFO_SEL_WR(x)	((x)&HW_WVN_PAGE_0_REG_TPI_INFO_SEL_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B0_ADDR 0xC0		/* TPI Info uint8_t #0 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B0_ADDR 0x000000C0		/* TPI Info uint8_t #0 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B0;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE0_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE0_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE0_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE0_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE0_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B1_ADDR 0xC1		/* TPI Info uint8_t #1 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B1_ADDR 0x000000C1		/* TPI Info uint8_t #1 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B1;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE1_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE1_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE1_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE1_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE1_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B2_ADDR 0xC2		/* TPI Info uint8_t #2 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B2_ADDR 0x000000C2		/* TPI Info uint8_t #2 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B2;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE2_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE2_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE2_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE2_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE2_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B3_ADDR 0xC3		/* TPI Info uint8_t #3 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B3_ADDR 0x000000C3		/* TPI Info uint8_t #3 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B3;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE3_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE3_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE3_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE3_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE3_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B4_ADDR 0xC4		/* TPI Info uint8_t #4 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B4_ADDR 0x000000C4		/* TPI Info uint8_t #4 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B4;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE4_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE4_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE4_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE4_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE4_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B5_ADDR 0xC5		/* TPI Info uint8_t #5 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B5_ADDR 0x000000C5		/* TPI Info uint8_t #5 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B5;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE5_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE5_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE5_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE5_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE5_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B6_ADDR 0xC6		/* TPI Info uint8_t #6 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B6_ADDR 0x000000C6		/* TPI Info uint8_t #6 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B6;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE6_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE6_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE6_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE6_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE6_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B7_ADDR 0xC7		/* TPI Info uint8_t #7 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B7_ADDR 0x000000C7		/* TPI Info uint8_t #7 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B7;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE7_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE7_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE7_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE7_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE7_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B8_ADDR 0xC8		/* TPI Info uint8_t #8 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B8_ADDR 0x000000C8		/* TPI Info uint8_t #8 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B8;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE8_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE8_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE8_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE8_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE8_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B9_ADDR 0xC9		/* TPI Info uint8_t #9 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B9_ADDR 0x000000C9		/* TPI Info uint8_t #9 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B9;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE9_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE9_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE9_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE9_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE9_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B10_ADDR 0xCA		/* TPI Info uint8_t #10 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B10_ADDR 0x000000CA		/* TPI Info uint8_t #10 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B10;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE10_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE10_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE10_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE10_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE10_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B11_ADDR 0xCB		/* TPI Info uint8_t #11 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B11_ADDR 0x000000CB		/* TPI Info uint8_t #11 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B11;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE11_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE11_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE11_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE11_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE11_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B12_ADDR 0xCC		/* TPI Info uint8_t #12 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B12_ADDR 0x000000CC		/* TPI Info uint8_t #12 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B12;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE12_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE12_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE12_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE12_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE12_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B13_ADDR 0xCD		/* TPI Info uint8_t #13 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B13_ADDR 0x000000CD		/* TPI Info uint8_t #13 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B13;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE13_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE13_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE13_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE13_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE13_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B14_ADDR 0xCE		/* TPI Info uint8_t #14 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B14_ADDR 0x000000CE		/* TPI Info uint8_t #14 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B14;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE14_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE14_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE14_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE14_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE14_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B15_ADDR 0xCF		/* TPI Info uint8_t #15 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B15_ADDR 0x000000CF		/* TPI Info uint8_t #15 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B15;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE15_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE15_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE15_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE15_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE15_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B16_ADDR 0xD0		/* TPI Info uint8_t #16 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B16_ADDR 0x000000D0		/* TPI Info uint8_t #16 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B16;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE16_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE16_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE16_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE16_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE16_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B17_ADDR 0xD1		/* TPI Info uint8_t #17 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B17_ADDR 0x000000D1		/* TPI Info uint8_t #17 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B17;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE17_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE17_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE17_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE17_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE17_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B18_ADDR 0xD2		/* TPI Info uint8_t #18 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B18_ADDR 0x000000D2		/* TPI Info uint8_t #18 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B18;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE18_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE18_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE18_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE18_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE18_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B19_ADDR 0xD3		/* TPI Info uint8_t #19 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B19_ADDR 0x000000D3		/* TPI Info uint8_t #19 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B19;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE19_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE19_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE19_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE19_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE19_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B20_ADDR 0xD4		/* TPI Info uint8_t #20 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B20_ADDR 0x000000D4		/* TPI Info uint8_t #20 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B20;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE20_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE20_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE20_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE20_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE20_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B21_ADDR 0xD5		/* TPI Info uint8_t #21 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B21_ADDR 0x000000D5		/* TPI Info uint8_t #21 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B21;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE21_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE21_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE21_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE21_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE21_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B22_ADDR 0xD6		/* TPI Info uint8_t #22 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B22_ADDR 0x000000D6		/* TPI Info uint8_t #22 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B22;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE22_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE22_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE22_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE22_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE22_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B23_ADDR 0xD7		/* TPI Info uint8_t #23 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B23_ADDR 0x000000D7		/* TPI Info uint8_t #23 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B23;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE23_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE23_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE23_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE23_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE23_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B24_ADDR 0xD8		/* TPI Info uint8_t #24 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B24_ADDR 0x000000D8		/* TPI Info uint8_t #24 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B24;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE24_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE24_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE24_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE24_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE24_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B25_ADDR 0xD9		/* TPI Info uint8_t #25 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B25_ADDR 0x000000D9		/* TPI Info uint8_t #25 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B25;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE25_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE25_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE25_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE25_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE25_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B26_ADDR 0xDA		/* TPI Info uint8_t #26 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B26_ADDR 0x000000DA		/* TPI Info uint8_t #26 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B26;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE26_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE26_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE26_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE26_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE26_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B27_ADDR 0xDB		/* TPI Info uint8_t #27 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B27_ADDR 0x000000DB		/* TPI Info uint8_t #27 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B27;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE27_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE27_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE27_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE27_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE27_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B28_ADDR 0xDC		/* TPI Info uint8_t #28 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B28_ADDR 0x000000DC		/* TPI Info uint8_t #28 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B28;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE28_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE28_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE28_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE28_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE28_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B29_ADDR 0xDD		/* TPI Info uint8_t #29 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B29_ADDR 0x000000DD		/* TPI Info uint8_t #29 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B29;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE29_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE29_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE29_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE29_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE29_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B30_ADDR 0xDE		/* TPI Info uint8_t #30 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B30_ADDR 0x000000DE		/* TPI Info uint8_t #30 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B30;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE30_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE30_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE30_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE30_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE30_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B31_ADDR 0xDF		/* TPI Info uint8_t #31 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B31_ADDR 0x000000DF		/* TPI Info uint8_t #31 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B31;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE31_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE31_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE31_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE31_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE31_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B32_ADDR 0xE0		/* TPI Info uint8_t #32 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B32_ADDR 0x000000E0		/* TPI Info uint8_t #32 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B32;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE32_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE32_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE32_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE32_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE32_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B33_ADDR 0xE1		/* TPI Info uint8_t #33 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B33_ADDR 0x000000E1		/* TPI Info uint8_t #33 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B33;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE33_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE33_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE33_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE33_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE33_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B34_ADDR 0xE2		/* TPI Info uint8_t #34 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B34_ADDR 0x000000E2		/* TPI Info uint8_t #34 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B34;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE34_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE34_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE34_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE34_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE34_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B35_ADDR 0xE3		/* TPI Info uint8_t #35 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B35_ADDR 0x000000E3		/* TPI Info uint8_t #35 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B35;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE35_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE35_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE35_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE35_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE35_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B36_ADDR 0xE4		/* TPI Info uint8_t #36 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B36_ADDR 0x000000E4		/* TPI Info uint8_t #36 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B36;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE36_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE36_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE36_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE36_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE36_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B37_ADDR 0xE5		/* TPI Info uint8_t #37 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B37_ADDR 0x000000E5		/* TPI Info uint8_t #37 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B37;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE37_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE37_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE37_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE37_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE37_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B38_ADDR 0xE6		/* TPI Info uint8_t #38 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B38_ADDR 0x000000E6		/* TPI Info uint8_t #38 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B38;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE38_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE38_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE38_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE38_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE38_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B39_ADDR 0xE7		/* TPI Info uint8_t #39 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B39_ADDR 0x000000E7		/* TPI Info uint8_t #39 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B39;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE39_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE39_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE39_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE39_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE39_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B40_ADDR 0xE8		/* TPI Info uint8_t #40 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B40_ADDR 0x000000E8		/* TPI Info uint8_t #40 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B40;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE40_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE40_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE40_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE40_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE40_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B41_ADDR 0xE9		/* TPI Info uint8_t #41 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B41_ADDR 0x000000E9		/* TPI Info uint8_t #41 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B41;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE41_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE41_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE41_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE41_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE41_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B42_ADDR 0xEA		/* TPI Info uint8_t #42 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B42_ADDR 0x000000EA		/* TPI Info uint8_t #42 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B42;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE42_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE42_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE42_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE42_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE42_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B43_ADDR 0xEB		/* TPI Info uint8_t #43 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B43_ADDR 0x000000EB		/* TPI Info uint8_t #43 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B43;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE43_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE43_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE43_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE43_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE43_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B44_ADDR 0xEC		/* TPI Info uint8_t #44 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B44_ADDR 0x000000EC		/* TPI Info uint8_t #44 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B44;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE44_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE44_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE44_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE44_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE44_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B45_ADDR 0xED		/* TPI Info uint8_t #45 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B45_ADDR 0x000000ED		/* TPI Info uint8_t #45 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B45;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE45_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE45_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE45_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE45_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE45_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B46_ADDR 0xEE		/* TPI Info uint8_t #46 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B46_ADDR 0x000000EE		/* TPI Info uint8_t #46 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B46;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE46_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE46_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE46_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE46_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE46_MASK)
#define HW_WVN_PAGE_0_TPI_INFO_B47_ADDR 0xEF		/* TPI Info uint8_t #47 Register */
#define CRA_HW_WVN_PAGE_0_TPI_INFO_B47_ADDR 0x000000EF		/* TPI Info uint8_t #47 Register */
	uint8_t HW_WVN_Page_0_TPI_INFO_B47;
	#define HW_WVN_PAGE_0_REG_MODE_BYTE47_MASK	0xFF
	#define HW_WVN_PAGE_0_REG_MODE_BYTE47_RD(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE47_MASK)
	#define HW_WVN_PAGE_0_REG_MODE_BYTE47_WR(x)	((x)&HW_WVN_PAGE_0_REG_MODE_BYTE47_MASK)
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F0 0xF0		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F0;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F1 0xF1		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F1;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F2 0xF2		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F2;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F3 0xF3		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F3;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F4 0xF4		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F4;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F5 0xF5		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F5;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F6 0xF6		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F6;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F7 0xF7		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F7;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F8 0xF8		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F8;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_F9 0xF9		/*  */
	uint8_t HW_WVN_Page_0_Undefined_F9;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_FA 0xFA		/*  */
	uint8_t HW_WVN_Page_0_Undefined_FA;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_FB 0xFB		/*  */
	uint8_t HW_WVN_Page_0_Undefined_FB;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_FC 0xFC		/*  */
	uint8_t HW_WVN_Page_0_Undefined_FC;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_FD 0xFD		/*  */
	uint8_t HW_WVN_Page_0_Undefined_FD;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_FE 0xFE		/*  */
	uint8_t HW_WVN_Page_0_Undefined_FE;
#define HW_WVN_PAGE_0_UNDEFINED_ADDR_FF 0xFF		/*  */
	uint8_t HW_WVN_Page_0_Undefined_FF;
}HW_WVN_RegsPage_0_t,*PHW_WVN_RegsPage_0_t;

typedef struct _SW_WVN_RegsPage_0_t
{
#define SW_WVN_PAGE_0_VND_IDL_ADDR 0x00		/* Vendor ID Low uint8_t Register */
#define CRA_SW_WVN_PAGE_0_VND_IDL_ADDR 0x00000000		/* Vendor ID Low uint8_t Register */
	uint8_t SW_WVN_Page_0_VND_IDL;
	#define SW_WVN_PAGE_0_REG_VHDL_IDL_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VHDL_IDL_RD(x)	((x)&SW_WVN_PAGE_0_REG_VHDL_IDL_MASK)
	#define SW_WVN_PAGE_0_REG_VHDL_IDL_WR(x)	((x)&SW_WVN_PAGE_0_REG_VHDL_IDL_MASK)
#define SW_WVN_PAGE_0_VND_IDH_ADDR 0x01		/* Vendor ID High uint8_t Register */
#define CRA_SW_WVN_PAGE_0_VND_IDH_ADDR 0x00000001		/* Vendor ID High uint8_t Register */
	uint8_t SW_WVN_Page_0_VND_IDH;
	#define SW_WVN_PAGE_0_REG_VHDL_IDH_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VHDL_IDH_RD(x)	((x)&SW_WVN_PAGE_0_REG_VHDL_IDH_MASK)
	#define SW_WVN_PAGE_0_REG_VHDL_IDH_WR(x)	((x)&SW_WVN_PAGE_0_REG_VHDL_IDH_MASK)
#define SW_WVN_PAGE_0_DEV_IDL_ADDR 0x02		/* Device ID Low uint8_t Register */
#define CRA_SW_WVN_PAGE_0_DEV_IDL_ADDR 0x00000002		/* Device ID Low uint8_t Register */
	uint8_t SW_WVN_Page_0_DEV_IDL;
	#define SW_WVN_PAGE_0_REG_DEV_IDL_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DEV_IDL_RD(x)	((x)&SW_WVN_PAGE_0_REG_DEV_IDL_MASK)
	#define SW_WVN_PAGE_0_REG_DEV_IDL_WR(x)	((x)&SW_WVN_PAGE_0_REG_DEV_IDL_MASK)
#define SW_WVN_PAGE_0_DEV_IDH_ADDR 0x03		/* Device ID High uint8_t Register */
#define CRA_SW_WVN_PAGE_0_DEV_IDH_ADDR 0x00000003		/* Device ID High uint8_t Register */
	uint8_t SW_WVN_Page_0_DEV_IDH;
	#define SW_WVN_PAGE_0_REG_DEV_IDH_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DEV_IDH_RD(x)	((x)&SW_WVN_PAGE_0_REG_DEV_IDH_MASK)
	#define SW_WVN_PAGE_0_REG_DEV_IDH_WR(x)	((x)&SW_WVN_PAGE_0_REG_DEV_IDH_MASK)
#define SW_WVN_PAGE_0_DEV_REV_ADDR 0x04		/* Device Revision Register */
#define CRA_SW_WVN_PAGE_0_DEV_REV_ADDR 0x00000004		/* Device Revision Register */
	uint8_t SW_WVN_Page_0_DEV_REV;
	#define SW_WVN_PAGE_0_DEV_REV_ID_MASK	0xFF
	#define SW_WVN_PAGE_0_DEV_REV_ID_RD(x)	((x)&SW_WVN_PAGE_0_DEV_REV_ID_MASK)
	#define SW_WVN_PAGE_0_DEV_REV_ID_WR(x)	((x)&SW_WVN_PAGE_0_DEV_REV_ID_MASK)
#define SW_WVN_PAGE_0_SRST_ADDR 0x05		/* Software Reset Register */
#define CRA_SW_WVN_PAGE_0_SRST_ADDR 0x00000005		/* Software Reset Register */
	uint8_t SW_WVN_Page_0_SRST;
	#define SW_WVN_PAGE_0_REG_MHLFIFO_RST_MASK	0x10
	#define SW_WVN_PAGE_0_REG_MHLFIFO_RST_RD(x)	(((x)&SW_WVN_PAGE_0_REG_MHLFIFO_RST_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_MHLFIFO_RST_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_MHLFIFO_RST_MASK)
	#define SW_WVN_PAGE_0_REG_CBUS_RST_MASK	0x08
	#define SW_WVN_PAGE_0_REG_CBUS_RST_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUS_RST_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_CBUS_RST_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_CBUS_RST_MASK)
	#define SW_WVN_PAGE_0_REG_SW_RST_AUTO_MASK	0x04
	#define SW_WVN_PAGE_0_REG_SW_RST_AUTO_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SW_RST_AUTO_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_SW_RST_AUTO_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_SW_RST_AUTO_MASK)
	#define SW_WVN_PAGE_0_REG_FIFO_RST_MASK	0x02
	#define SW_WVN_PAGE_0_REG_FIFO_RST_RD(x)	(((x)&SW_WVN_PAGE_0_REG_FIFO_RST_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_FIFO_RST_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_FIFO_RST_MASK)
	#define SW_WVN_PAGE_0_REG_SW_RST_MASK	0x01
	#define SW_WVN_PAGE_0_REG_SW_RST_RD(x)	((x)&SW_WVN_PAGE_0_REG_SW_RST_MASK)
	#define SW_WVN_PAGE_0_REG_SW_RST_WR(x)	((x)&SW_WVN_PAGE_0_REG_SW_RST_MASK)
#define SW_WVN_PAGE_0_FRQ_LOW_ADDR 0x06		/* Frequency Low Limit Register */
#define CRA_SW_WVN_PAGE_0_FRQ_LOW_ADDR 0x00000006		/* Frequency Low Limit Register */
	uint8_t SW_WVN_Page_0_FRQ_LOW;
	#define SW_WVN_PAGE_0_REG_FRQ_LOW_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_FRQ_LOW_RD(x)	((x)&SW_WVN_PAGE_0_REG_FRQ_LOW_MASK)
	#define SW_WVN_PAGE_0_REG_FRQ_LOW_WR(x)	((x)&SW_WVN_PAGE_0_REG_FRQ_LOW_MASK)
#define SW_WVN_PAGE_0_FRQ_HIGH_ADDR 0x07		/* Frequency High Limit Register */
#define CRA_SW_WVN_PAGE_0_FRQ_HIGH_ADDR 0x00000007		/* Frequency High Limit Register */
	uint8_t SW_WVN_Page_0_FRQ_HIGH;
	#define SW_WVN_PAGE_0_REG_FRQ_HIGH_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_FRQ_HIGH_RD(x)	((x)&SW_WVN_PAGE_0_REG_FRQ_HIGH_MASK)
	#define SW_WVN_PAGE_0_REG_FRQ_HIGH_WR(x)	((x)&SW_WVN_PAGE_0_REG_FRQ_HIGH_MASK)
#define SW_WVN_PAGE_0_SYS_CTRL1_ADDR 0x08		/* System Control #1 Register */
#define CRA_SW_WVN_PAGE_0_SYS_CTRL1_ADDR 0x00000008		/* System Control #1 Register */
	uint8_t SW_WVN_Page_0_SYS_CTRL1;
	#define SW_WVN_PAGE_0_REG_CTL3_MASK	0x80
	#define SW_WVN_PAGE_0_REG_CTL3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CTL3_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_CTL3_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_CTL3_MASK)
	#define SW_WVN_PAGE_0_VSYNCPIN_MASK	0x40
	#define SW_WVN_PAGE_0_VSYNCPIN_RD(x)	(((x)&SW_WVN_PAGE_0_VSYNCPIN_MASK)>>6)
	#define SW_WVN_PAGE_0_VSYNCPIN_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_VSYNCPIN_MASK)
	#define SW_WVN_PAGE_0_REG_VEN_MASK	0x20
	#define SW_WVN_PAGE_0_REG_VEN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_VEN_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_VEN_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_VEN_MASK)
	#define SW_WVN_PAGE_0_REG_HEN_MASK	0x10
	#define SW_WVN_PAGE_0_REG_HEN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_HEN_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_HEN_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_HEN_MASK)
	#define SW_WVN_PAGE_0_REG_PWRLVL_POL_MASK	0x08
	#define SW_WVN_PAGE_0_REG_PWRLVL_POL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_PWRLVL_POL_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_PWRLVL_POL_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_PWRLVL_POL_MASK)
	#define SW_WVN_PAGE_0_REG_BSEL_MASK	0x04
	#define SW_WVN_PAGE_0_REG_BSEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BSEL_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_BSEL_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_BSEL_MASK)
	#define SW_WVN_PAGE_0_REG_EDGE_MASK	0x02
	#define SW_WVN_PAGE_0_REG_EDGE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_EDGE_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_EDGE_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_EDGE_MASK)
	#define SW_WVN_PAGE_0_REG_PDNTX12_MASK	0x01
	#define SW_WVN_PAGE_0_REG_PDNTX12_RD(x)	((x)&SW_WVN_PAGE_0_REG_PDNTX12_MASK)
	#define SW_WVN_PAGE_0_REG_PDNTX12_WR(x)	((x)&SW_WVN_PAGE_0_REG_PDNTX12_MASK)
#define SW_WVN_PAGE_0_SYS_STAT_ADDR 0x09		/* System Status Register */
#define CRA_SW_WVN_PAGE_0_SYS_STAT_ADDR 0x00000009		/* System Status Register */
	uint8_t SW_WVN_Page_0_SYS_STAT;
	#define SW_WVN_PAGE_0_REG_VLOW_MASK	0x80
	#define SW_WVN_PAGE_0_REG_VLOW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_VLOW_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_VLOW_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_VLOW_MASK)
	#define SW_WVN_PAGE_0_REG_MSEL_MASK	0x70
	#define SW_WVN_PAGE_0_REG_MSEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_MSEL_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_MSEL_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_MSEL_MASK)
	#define SW_WVN_PAGE_0_REG_TSEL_MASK	0x08
	#define SW_WVN_PAGE_0_REG_TSEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TSEL_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_TSEL_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_TSEL_MASK)
	#define SW_WVN_PAGE_0_RSEN_MASK	0x04
	#define SW_WVN_PAGE_0_RSEN_RD(x)	(((x)&SW_WVN_PAGE_0_RSEN_MASK)>>2)
	#define SW_WVN_PAGE_0_RSEN_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_RSEN_MASK)
	#define SW_WVN_PAGE_0_HPDPIN_MASK	0x02
	#define SW_WVN_PAGE_0_HPDPIN_RD(x)	(((x)&SW_WVN_PAGE_0_HPDPIN_MASK)>>1)
	#define SW_WVN_PAGE_0_HPDPIN_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_HPDPIN_MASK)
	#define SW_WVN_PAGE_0_P_STABLE_MASK	0x01
	#define SW_WVN_PAGE_0_P_STABLE_RD(x)	((x)&SW_WVN_PAGE_0_P_STABLE_MASK)
	#define SW_WVN_PAGE_0_P_STABLE_WR(x)	((x)&SW_WVN_PAGE_0_P_STABLE_MASK)
#define SW_WVN_PAGE_0_SYS_CTRL3_ADDR 0x0A		/* System Control #3 Register */
#define CRA_SW_WVN_PAGE_0_SYS_CTRL3_ADDR 0x0000000A		/* System Control #3 Register */
	uint8_t SW_WVN_Page_0_SYS_CTRL3;
	#define SW_WVN_PAGE_0_REG_DK_MASK	0xE0
	#define SW_WVN_PAGE_0_REG_DK_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DK_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DK_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DK_MASK)
	#define SW_WVN_PAGE_0_REG_DKEN_MASK	0x10
	#define SW_WVN_PAGE_0_REG_DKEN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DKEN_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_DKEN_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_DKEN_MASK)
	#define SW_WVN_PAGE_0_REG_DUMMY3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_DUMMY3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DUMMY3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_DUMMY3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_DUMMY3_MASK)
	#define SW_WVN_PAGE_0_REG_CTL_MASK	0x06
	#define SW_WVN_PAGE_0_REG_CTL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CTL_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_CTL_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_CTL_MASK)
	#define SW_WVN_PAGE_0_REG_DUMMY2_MASK	0x01
	#define SW_WVN_PAGE_0_REG_DUMMY2_RD(x)	((x)&SW_WVN_PAGE_0_REG_DUMMY2_MASK)
	#define SW_WVN_PAGE_0_REG_DUMMY2_WR(x)	((x)&SW_WVN_PAGE_0_REG_DUMMY2_MASK)
#define SW_WVN_PAGE_0_CFG_ADDR 0x0B		/* CFG Register */
#define CRA_SW_WVN_PAGE_0_CFG_ADDR 0x0000000B		/* CFG Register */
	uint8_t SW_WVN_Page_0_CFG;
	#define SW_WVN_PAGE_0_REG_CFG_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_CFG_RD(x)	((x)&SW_WVN_PAGE_0_REG_CFG_MASK)
	#define SW_WVN_PAGE_0_REG_CFG_WR(x)	((x)&SW_WVN_PAGE_0_REG_CFG_MASK)
#define SW_WVN_PAGE_0_SYS_CTRL4_ADDR 0x0C		/* System Control #4 Register */
#define CRA_SW_WVN_PAGE_0_SYS_CTRL4_ADDR 0x0000000C		/* System Control #4 Register */
	uint8_t SW_WVN_Page_0_SYS_CTRL4;
	#define SW_WVN_PAGE_0_REG_SCNT_MASK	0x80
	#define SW_WVN_PAGE_0_REG_SCNT_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SCNT_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_SCNT_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_SCNT_MASK)
	#define SW_WVN_PAGE_0_REG_DUAL_MASK	0x40
	#define SW_WVN_PAGE_0_REG_DUAL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DUAL_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_DUAL_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_DUAL_MASK)
	#define SW_WVN_PAGE_0_REG_MAST_MASK	0x20
	#define SW_WVN_PAGE_0_REG_MAST_RD(x)	(((x)&SW_WVN_PAGE_0_REG_MAST_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_MAST_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_MAST_MASK)
	#define SW_WVN_PAGE_0_REG_IFPLL_MASK	0x1E
	#define SW_WVN_PAGE_0_REG_IFPLL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_IFPLL_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_IFPLL_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_IFPLL_MASK)
	#define SW_WVN_PAGE_0_REG_FPLLEN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_FPLLEN_RD(x)	((x)&SW_WVN_PAGE_0_REG_FPLLEN_MASK)
	#define SW_WVN_PAGE_0_REG_FPLLEN_WR(x)	((x)&SW_WVN_PAGE_0_REG_FPLLEN_MASK)
#define SW_WVN_PAGE_0_DCTL_ADDR 0x0D		/* Dual link Control Register */
#define CRA_SW_WVN_PAGE_0_DCTL_ADDR 0x0000000D		/* Dual link Control Register */
	uint8_t SW_WVN_Page_0_DCTL;
	#define SW_WVN_PAGE_0_REG_DCTL_MASK	0xE0
	#define SW_WVN_PAGE_0_REG_DCTL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DCTL_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DCTL_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DCTL_MASK)
	#define SW_WVN_PAGE_0_REG_EXT_DDC_SEL_MASK	0x10
	#define SW_WVN_PAGE_0_REG_EXT_DDC_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_EXT_DDC_SEL_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_EXT_DDC_SEL_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_EXT_DDC_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_TRANSCODE_MASK	0x08
	#define SW_WVN_PAGE_0_REG_TRANSCODE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TRANSCODE_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_TRANSCODE_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_TRANSCODE_MASK)
	#define SW_WVN_PAGE_0_REG_BTCLK_PHASE_MASK	0x04
	#define SW_WVN_PAGE_0_REG_BTCLK_PHASE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BTCLK_PHASE_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_BTCLK_PHASE_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_BTCLK_PHASE_MASK)
	#define SW_WVN_PAGE_0_REG_DDRCLK_PHASE_MASK	0x02
	#define SW_WVN_PAGE_0_REG_DDRCLK_PHASE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDRCLK_PHASE_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_DDRCLK_PHASE_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_DDRCLK_PHASE_MASK)
	#define SW_WVN_PAGE_0_REG_TCLK3X_PHASE_MASK	0x01
	#define SW_WVN_PAGE_0_REG_TCLK3X_PHASE_RD(x)	((x)&SW_WVN_PAGE_0_REG_TCLK3X_PHASE_MASK)
	#define SW_WVN_PAGE_0_REG_TCLK3X_PHASE_WR(x)	((x)&SW_WVN_PAGE_0_REG_TCLK3X_PHASE_MASK)
#define SW_WVN_PAGE_0_TPEN_ADDR 0x0E		/* Test Patern Generation Register */
#define CRA_SW_WVN_PAGE_0_TPEN_ADDR 0x0000000E		/* Test Patern Generation Register */
	uint8_t SW_WVN_Page_0_TPEN;
	#define SW_WVN_PAGE_0_REG_TPEN_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_TPEN_RD(x)	((x)&SW_WVN_PAGE_0_REG_TPEN_MASK)
	#define SW_WVN_PAGE_0_REG_TPEN_WR(x)	((x)&SW_WVN_PAGE_0_REG_TPEN_MASK)
#define SW_WVN_PAGE_0_HDCP_CTRL_ADDR 0x0F		/* HDCP Control Register */
#define CRA_SW_WVN_PAGE_0_HDCP_CTRL_ADDR 0x0000000F		/* HDCP Control Register */
	uint8_t SW_WVN_Page_0_HDCP_CTRL;
	#define SW_WVN_PAGE_0_REG_RE_AUTH_MASK	0x80
	#define SW_WVN_PAGE_0_REG_RE_AUTH_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RE_AUTH_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_RE_AUTH_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_RE_AUTH_MASK)
	#define SW_WVN_PAGE_0_HDCP_ENC_ON_MASK	0x40
	#define SW_WVN_PAGE_0_HDCP_ENC_ON_RD(x)	(((x)&SW_WVN_PAGE_0_HDCP_ENC_ON_MASK)>>6)
	#define SW_WVN_PAGE_0_HDCP_ENC_ON_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_HDCP_ENC_ON_MASK)
	#define SW_WVN_PAGE_0_HDCP_BKSV_ERR_MASK	0x20
	#define SW_WVN_PAGE_0_HDCP_BKSV_ERR_RD(x)	(((x)&SW_WVN_PAGE_0_HDCP_BKSV_ERR_MASK)>>5)
	#define SW_WVN_PAGE_0_HDCP_BKSV_ERR_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_HDCP_BKSV_ERR_MASK)
	#define SW_WVN_PAGE_0_REG_RX_RPTR_MASK	0x10
	#define SW_WVN_PAGE_0_REG_RX_RPTR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RX_RPTR_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_RX_RPTR_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_RX_RPTR_MASK)
	#define SW_WVN_PAGE_0_REG_AN_STOP_MASK	0x08
	#define SW_WVN_PAGE_0_REG_AN_STOP_RD(x)	(((x)&SW_WVN_PAGE_0_REG_AN_STOP_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_AN_STOP_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_AN_STOP_MASK)
	#define SW_WVN_PAGE_0_REG_CP_RESETN_MASK	0x04
	#define SW_WVN_PAGE_0_REG_CP_RESETN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CP_RESETN_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_CP_RESETN_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_CP_RESETN_MASK)
	#define SW_WVN_PAGE_0_HDCP_RI_RDY_MASK	0x02
	#define SW_WVN_PAGE_0_HDCP_RI_RDY_RD(x)	(((x)&SW_WVN_PAGE_0_HDCP_RI_RDY_MASK)>>1)
	#define SW_WVN_PAGE_0_HDCP_RI_RDY_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_HDCP_RI_RDY_MASK)
	#define SW_WVN_PAGE_0_REG_ENC_EN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_ENC_EN_RD(x)	((x)&SW_WVN_PAGE_0_REG_ENC_EN_MASK)
	#define SW_WVN_PAGE_0_REG_ENC_EN_WR(x)	((x)&SW_WVN_PAGE_0_REG_ENC_EN_MASK)
#define SW_WVN_PAGE_0_WR_BKSV_1_ADDR 0x10		/* Write BKSV1 Register */
#define CRA_SW_WVN_PAGE_0_WR_BKSV_1_ADDR 0x00000010		/* Write BKSV1 Register */
	uint8_t SW_WVN_Page_0_WR_BKSV_1;
	#define SW_WVN_PAGE_0_REG_BKSV0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BKSV0_RD(x)	((x)&SW_WVN_PAGE_0_REG_BKSV0_MASK)
	#define SW_WVN_PAGE_0_REG_BKSV0_WR(x)	((x)&SW_WVN_PAGE_0_REG_BKSV0_MASK)
#define SW_WVN_PAGE_0_WR_BKSV_2_ADDR 0x11		/* Write BKSV2 Register */
#define CRA_SW_WVN_PAGE_0_WR_BKSV_2_ADDR 0x00000011		/* Write BKSV2 Register */
	uint8_t SW_WVN_Page_0_WR_BKSV_2;
	#define SW_WVN_PAGE_0_REG_BKSV1_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BKSV1_RD(x)	((x)&SW_WVN_PAGE_0_REG_BKSV1_MASK)
	#define SW_WVN_PAGE_0_REG_BKSV1_WR(x)	((x)&SW_WVN_PAGE_0_REG_BKSV1_MASK)
#define SW_WVN_PAGE_0_WR_BKSV_3_ADDR 0x12		/* Write BKSV3 Register */
#define CRA_SW_WVN_PAGE_0_WR_BKSV_3_ADDR 0x00000012		/* Write BKSV3 Register */
	uint8_t SW_WVN_Page_0_WR_BKSV_3;
	#define SW_WVN_PAGE_0_REG_BKSV2_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BKSV2_RD(x)	((x)&SW_WVN_PAGE_0_REG_BKSV2_MASK)
	#define SW_WVN_PAGE_0_REG_BKSV2_WR(x)	((x)&SW_WVN_PAGE_0_REG_BKSV2_MASK)
#define SW_WVN_PAGE_0_WR_BKSV_4_ADDR 0x13		/* Write BKSV4 Register */
#define CRA_SW_WVN_PAGE_0_WR_BKSV_4_ADDR 0x00000013		/* Write BKSV4 Register */
	uint8_t SW_WVN_Page_0_WR_BKSV_4;
	#define SW_WVN_PAGE_0_REG_BKSV3_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BKSV3_RD(x)	((x)&SW_WVN_PAGE_0_REG_BKSV3_MASK)
	#define SW_WVN_PAGE_0_REG_BKSV3_WR(x)	((x)&SW_WVN_PAGE_0_REG_BKSV3_MASK)
#define SW_WVN_PAGE_0_WR_BKSV_5_ADDR 0x14		/* Write BKSV5 Register */
#define CRA_SW_WVN_PAGE_0_WR_BKSV_5_ADDR 0x00000014		/* Write BKSV5 Register */
	uint8_t SW_WVN_Page_0_WR_BKSV_5;
	#define SW_WVN_PAGE_0_REG_BKSV4_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BKSV4_RD(x)	((x)&SW_WVN_PAGE_0_REG_BKSV4_MASK)
	#define SW_WVN_PAGE_0_REG_BKSV4_WR(x)	((x)&SW_WVN_PAGE_0_REG_BKSV4_MASK)
#define SW_WVN_PAGE_0_AN1_ADDR 0x15		/* HDCP AN_1 Register */
#define CRA_SW_WVN_PAGE_0_AN1_ADDR 0x00000015		/* HDCP AN_1 Register */
	uint8_t SW_WVN_Page_0_AN1;
	#define SW_WVN_PAGE_0_HDCP_AN0_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN0_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN0_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN0_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN0_MASK)
#define SW_WVN_PAGE_0_AN2_ADDR 0x16		/* HDCP AN_2 Register */
#define CRA_SW_WVN_PAGE_0_AN2_ADDR 0x00000016		/* HDCP AN_2 Register */
	uint8_t SW_WVN_Page_0_AN2;
	#define SW_WVN_PAGE_0_HDCP_AN1_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN1_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN1_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN1_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN1_MASK)
#define SW_WVN_PAGE_0_AN3_ADDR 0x17		/* HDCP AN_3 Register */
#define CRA_SW_WVN_PAGE_0_AN3_ADDR 0x00000017		/* HDCP AN_3 Register */
	uint8_t SW_WVN_Page_0_AN3;
	#define SW_WVN_PAGE_0_HDCP_AN2_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN2_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN2_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN2_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN2_MASK)
#define SW_WVN_PAGE_0_AN4_ADDR 0x18		/* HDCP AN_4 Register */
#define CRA_SW_WVN_PAGE_0_AN4_ADDR 0x00000018		/* HDCP AN_4 Register */
	uint8_t SW_WVN_Page_0_AN4;
	#define SW_WVN_PAGE_0_HDCP_AN3_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN3_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN3_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN3_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN3_MASK)
#define SW_WVN_PAGE_0_AN5_ADDR 0x19		/* HDCP AN_5 Register */
#define CRA_SW_WVN_PAGE_0_AN5_ADDR 0x00000019		/* HDCP AN_5 Register */
	uint8_t SW_WVN_Page_0_AN5;
	#define SW_WVN_PAGE_0_HDCP_AN4_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN4_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN4_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN4_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN4_MASK)
#define SW_WVN_PAGE_0_AN6_ADDR 0x1A		/* HDCP AN_6 Register */
#define CRA_SW_WVN_PAGE_0_AN6_ADDR 0x0000001A		/* HDCP AN_6 Register */
	uint8_t SW_WVN_Page_0_AN6;
	#define SW_WVN_PAGE_0_HDCP_AN5_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN5_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN5_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN5_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN5_MASK)
#define SW_WVN_PAGE_0_AN7_ADDR 0x1B		/* HDCP AN_7 Register */
#define CRA_SW_WVN_PAGE_0_AN7_ADDR 0x0000001B		/* HDCP AN_7 Register */
	uint8_t SW_WVN_Page_0_AN7;
	#define SW_WVN_PAGE_0_HDCP_AN6_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN6_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN6_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN6_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN6_MASK)
#define SW_WVN_PAGE_0_AN8_ADDR 0x1C		/* HDCP AN_8 Register */
#define CRA_SW_WVN_PAGE_0_AN8_ADDR 0x0000001C		/* HDCP AN_8 Register */
	uint8_t SW_WVN_Page_0_AN8;
	#define SW_WVN_PAGE_0_HDCP_AN7_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_AN7_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_AN7_MASK)
	#define SW_WVN_PAGE_0_HDCP_AN7_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_AN7_MASK)
#define SW_WVN_PAGE_0_AKSV_1_ADDR 0x1D		/* AKSV_1 Register */
#define CRA_SW_WVN_PAGE_0_AKSV_1_ADDR 0x0000001D		/* AKSV_1 Register */
	uint8_t SW_WVN_Page_0_AKSV_1;
	#define SW_WVN_PAGE_0_REG_AKSV0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_AKSV0_RD(x)	((x)&SW_WVN_PAGE_0_REG_AKSV0_MASK)
	#define SW_WVN_PAGE_0_REG_AKSV0_WR(x)	((x)&SW_WVN_PAGE_0_REG_AKSV0_MASK)
#define SW_WVN_PAGE_0_AKSV_2_ADDR 0x1E		/* AKSV_2 Register */
#define CRA_SW_WVN_PAGE_0_AKSV_2_ADDR 0x0000001E		/* AKSV_2 Register */
	uint8_t SW_WVN_Page_0_AKSV_2;
	#define SW_WVN_PAGE_0_REG_AKSV1_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_AKSV1_RD(x)	((x)&SW_WVN_PAGE_0_REG_AKSV1_MASK)
	#define SW_WVN_PAGE_0_REG_AKSV1_WR(x)	((x)&SW_WVN_PAGE_0_REG_AKSV1_MASK)
#define SW_WVN_PAGE_0_AKSV_3_ADDR 0x1F		/* AKSV_3 Register */
#define CRA_SW_WVN_PAGE_0_AKSV_3_ADDR 0x0000001F		/* AKSV_3 Register */
	uint8_t SW_WVN_Page_0_AKSV_3;
	#define SW_WVN_PAGE_0_REG_AKSV2_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_AKSV2_RD(x)	((x)&SW_WVN_PAGE_0_REG_AKSV2_MASK)
	#define SW_WVN_PAGE_0_REG_AKSV2_WR(x)	((x)&SW_WVN_PAGE_0_REG_AKSV2_MASK)
#define SW_WVN_PAGE_0_AKSV_4_ADDR 0x20		/* AKSV_4 Register */
#define CRA_SW_WVN_PAGE_0_AKSV_4_ADDR 0x00000020		/* AKSV_4 Register */
	uint8_t SW_WVN_Page_0_AKSV_4;
	#define SW_WVN_PAGE_0_REG_AKSV3_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_AKSV3_RD(x)	((x)&SW_WVN_PAGE_0_REG_AKSV3_MASK)
	#define SW_WVN_PAGE_0_REG_AKSV3_WR(x)	((x)&SW_WVN_PAGE_0_REG_AKSV3_MASK)
#define SW_WVN_PAGE_0_AKSV_5_ADDR 0x21		/* AKSV_5 Register */
#define CRA_SW_WVN_PAGE_0_AKSV_5_ADDR 0x00000021		/* AKSV_5 Register */
	uint8_t SW_WVN_Page_0_AKSV_5;
	#define SW_WVN_PAGE_0_REG_AKSV4_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_AKSV4_RD(x)	((x)&SW_WVN_PAGE_0_REG_AKSV4_MASK)
	#define SW_WVN_PAGE_0_REG_AKSV4_WR(x)	((x)&SW_WVN_PAGE_0_REG_AKSV4_MASK)
#define SW_WVN_PAGE_0_RI_1_ADDR 0x22		/* Ri_1 Register */
#define CRA_SW_WVN_PAGE_0_RI_1_ADDR 0x00000022		/* Ri_1 Register */
	uint8_t SW_WVN_Page_0_Ri_1;
	#define SW_WVN_PAGE_0_REG_RI_PRIME0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_RI_PRIME0_RD(x)	((x)&SW_WVN_PAGE_0_REG_RI_PRIME0_MASK)
	#define SW_WVN_PAGE_0_REG_RI_PRIME0_WR(x)	((x)&SW_WVN_PAGE_0_REG_RI_PRIME0_MASK)
#define SW_WVN_PAGE_0_RI_2_ADDR 0x23		/* Ri_2 Register */
#define CRA_SW_WVN_PAGE_0_RI_2_ADDR 0x00000023		/* Ri_2 Register */
	uint8_t SW_WVN_Page_0_Ri_2;
	#define SW_WVN_PAGE_0_REG_RI_PRIME1_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_RI_PRIME1_RD(x)	((x)&SW_WVN_PAGE_0_REG_RI_PRIME1_MASK)
	#define SW_WVN_PAGE_0_REG_RI_PRIME1_WR(x)	((x)&SW_WVN_PAGE_0_REG_RI_PRIME1_MASK)
#define SW_WVN_PAGE_0_RI_128_COMP_ADDR 0x24		/* HDCP Ri 128 Compare Value Register */
#define CRA_SW_WVN_PAGE_0_RI_128_COMP_ADDR 0x00000024		/* HDCP Ri 128 Compare Value Register */
	uint8_t SW_WVN_Page_0_Ri_128_COMP;
	#define SW_WVN_PAGE_0_REG_RI_128_COMP_MASK	0x7F
	#define SW_WVN_PAGE_0_REG_RI_128_COMP_RD(x)	((x)&SW_WVN_PAGE_0_REG_RI_128_COMP_MASK)
	#define SW_WVN_PAGE_0_REG_RI_128_COMP_WR(x)	((x)&SW_WVN_PAGE_0_REG_RI_128_COMP_MASK)
#define SW_WVN_PAGE_0_HDCP_I_CNT_ADDR 0x25		/* HDCP I counter Register */
#define CRA_SW_WVN_PAGE_0_HDCP_I_CNT_ADDR 0x00000025		/* HDCP I counter Register */
	uint8_t SW_WVN_Page_0_HDCP_I_CNT;
	#define SW_WVN_PAGE_0_HDCP_I_CNT_1_MASK	0xFF
	#define SW_WVN_PAGE_0_HDCP_I_CNT_1_RD(x)	((x)&SW_WVN_PAGE_0_HDCP_I_CNT_1_MASK)
	#define SW_WVN_PAGE_0_HDCP_I_CNT_1_WR(x)	((x)&SW_WVN_PAGE_0_HDCP_I_CNT_1_MASK)
#define SW_WVN_PAGE_0_RI_STAT_ADDR 0x26		/* Ri Status Register */
#define CRA_SW_WVN_PAGE_0_RI_STAT_ADDR 0x00000026		/* Ri Status Register */
	uint8_t SW_WVN_Page_0_Ri_STAT;
	#define SW_WVN_PAGE_0_RI_ON_MASK	0x01
	#define SW_WVN_PAGE_0_RI_ON_RD(x)	((x)&SW_WVN_PAGE_0_RI_ON_MASK)
	#define SW_WVN_PAGE_0_RI_ON_WR(x)	((x)&SW_WVN_PAGE_0_RI_ON_MASK)
#define SW_WVN_PAGE_0_RI_CMD_ADDR 0x27		/* Ri Command Register */
#define CRA_SW_WVN_PAGE_0_RI_CMD_ADDR 0x00000027		/* Ri Command Register */
	uint8_t SW_WVN_Page_0_Ri_CMD;
	#define SW_WVN_PAGE_0_REG_BCAP_EN_MASK	0x02
	#define SW_WVN_PAGE_0_REG_BCAP_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BCAP_EN_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_BCAP_EN_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_BCAP_EN_MASK)
	#define SW_WVN_PAGE_0_REG_RI_EN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_RI_EN_RD(x)	((x)&SW_WVN_PAGE_0_REG_RI_EN_MASK)
	#define SW_WVN_PAGE_0_REG_RI_EN_WR(x)	((x)&SW_WVN_PAGE_0_REG_RI_EN_MASK)
#define SW_WVN_PAGE_0_RI_START_ADDR 0x28		/* Ri Line Start Register */
#define CRA_SW_WVN_PAGE_0_RI_START_ADDR 0x00000028		/* Ri Line Start Register */
	uint8_t SW_WVN_Page_0_Ri_START;
	#define SW_WVN_PAGE_0_REG_RI_LN_NUM_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_RI_LN_NUM_RD(x)	((x)&SW_WVN_PAGE_0_REG_RI_LN_NUM_MASK)
	#define SW_WVN_PAGE_0_REG_RI_LN_NUM_WR(x)	((x)&SW_WVN_PAGE_0_REG_RI_LN_NUM_MASK)
#define SW_WVN_PAGE_0_RI_RX_1_ADDR 0x29		/* Ri from Rx #1 Register */
#define CRA_SW_WVN_PAGE_0_RI_RX_1_ADDR 0x00000029		/* Ri from Rx #1 Register */
	uint8_t SW_WVN_Page_0_Ri_Rx_1;
	#define SW_WVN_PAGE_0_RI_RX1_MASK	0xFF
	#define SW_WVN_PAGE_0_RI_RX1_RD(x)	((x)&SW_WVN_PAGE_0_RI_RX1_MASK)
	#define SW_WVN_PAGE_0_RI_RX1_WR(x)	((x)&SW_WVN_PAGE_0_RI_RX1_MASK)
#define SW_WVN_PAGE_0_RI_RX_2_ADDR 0x2A		/* Ri from Rx #2 Register */
#define CRA_SW_WVN_PAGE_0_RI_RX_2_ADDR 0x0000002A		/* Ri from Rx #2 Register */
	uint8_t SW_WVN_Page_0_Ri_Rx_2;
	#define SW_WVN_PAGE_0_RI_RX2_MASK	0xFF
	#define SW_WVN_PAGE_0_RI_RX2_RD(x)	((x)&SW_WVN_PAGE_0_RI_RX2_MASK)
	#define SW_WVN_PAGE_0_RI_RX2_WR(x)	((x)&SW_WVN_PAGE_0_RI_RX2_MASK)
#define SW_WVN_PAGE_0_TXHDCP_DEBUG_ADDR 0x2B		/* HDCP Debug Register */
#define CRA_SW_WVN_PAGE_0_TXHDCP_DEBUG_ADDR 0x0000002B		/* HDCP Debug Register */
	uint8_t SW_WVN_Page_0_txHDCP_DEBUG;
	#define SW_WVN_PAGE_0_REG_RI_TRUSH_MASK	0x80
	#define SW_WVN_PAGE_0_REG_RI_TRUSH_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RI_TRUSH_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_RI_TRUSH_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_RI_TRUSH_MASK)
	#define SW_WVN_PAGE_0_REG_RI_HOLD_MASK	0x40
	#define SW_WVN_PAGE_0_REG_RI_HOLD_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RI_HOLD_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_RI_HOLD_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_RI_HOLD_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_HDCP_CHK_ACK_MASK	0x02
	#define SW_WVN_PAGE_0_REG_DDC_HDCP_CHK_ACK_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_HDCP_CHK_ACK_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_DDC_HDCP_CHK_ACK_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_DDC_HDCP_CHK_ACK_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_HDCPTST_EN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_DDC_HDCPTST_EN_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_HDCPTST_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_HDCPTST_EN_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_HDCPTST_EN_MASK)
#define SW_WVN_PAGE_0_DDC_HDCPTST_ADDR 0x2C		/* DDC HDCP Test Register */
#define CRA_SW_WVN_PAGE_0_DDC_HDCPTST_ADDR 0x0000002C		/* DDC HDCP Test Register */
	uint8_t SW_WVN_Page_0_DDC_HDCPTST;
	#define SW_WVN_PAGE_0_REG_DDC_HDCPTST_ADDR_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DDC_HDCPTST_ADDR_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_HDCPTST_ADDR_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_HDCPTST_ADDR_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_HDCPTST_ADDR_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_2D 0x2D		/*  */
	uint8_t SW_WVN_Page_0_Undefined_2D;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_2E 0x2E		/*  */
	uint8_t SW_WVN_Page_0_Undefined_2E;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_2F 0x2F		/*  */
	uint8_t SW_WVN_Page_0_Undefined_2F;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_30 0x30		/*  */
	uint8_t SW_WVN_Page_0_Undefined_30;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_31 0x31		/*  */
	uint8_t SW_WVN_Page_0_Undefined_31;
#define SW_WVN_PAGE_0_DE_DLY_ADDR 0x32		/* Video DE Delay Register */
#define CRA_SW_WVN_PAGE_0_DE_DLY_ADDR 0x00000032		/* Video DE Delay Register */
	uint8_t SW_WVN_Page_0_DE_DLY;
	#define SW_WVN_PAGE_0_REG_DEPIXELDLY_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DEPIXELDLY_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXELDLY_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_DEPIXELDLY_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXELDLY_B7_0_MASK)
#define SW_WVN_PAGE_0_DE_CTRL_ADDR 0x33		/* Video DE CTRL Register */
#define CRA_SW_WVN_PAGE_0_DE_CTRL_ADDR 0x00000033		/* Video DE CTRL Register */
	uint8_t SW_WVN_Page_0_DE_CTRL;
	#define SW_WVN_PAGE_0_REG_ENVIDDEGEN_MASK	0x40
	#define SW_WVN_PAGE_0_REG_ENVIDDEGEN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENVIDDEGEN_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_ENVIDDEGEN_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_ENVIDDEGEN_MASK)
	#define SW_WVN_PAGE_0_REG_VSYNCPOL_MASK	0x20
	#define SW_WVN_PAGE_0_REG_VSYNCPOL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_VSYNCPOL_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_VSYNCPOL_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_VSYNCPOL_MASK)
	#define SW_WVN_PAGE_0_REG_HSYNCPOL_MASK	0x10
	#define SW_WVN_PAGE_0_REG_HSYNCPOL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_HSYNCPOL_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_HSYNCPOL_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_HSYNCPOL_MASK)
	#define SW_WVN_PAGE_0_REG_DEPIXELDLY_B11_8_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_DEPIXELDLY_B11_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXELDLY_B11_8_MASK)
	#define SW_WVN_PAGE_0_REG_DEPIXELDLY_B11_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXELDLY_B11_8_MASK)
#define SW_WVN_PAGE_0_DE_TOP_ADDR 0x34		/* Video DE Top Register */
#define CRA_SW_WVN_PAGE_0_DE_TOP_ADDR 0x00000034		/* Video DE Top Register */
	uint8_t SW_WVN_Page_0_DE_TOP;
	#define SW_WVN_PAGE_0_REG_DELINEDLY_MASK	0x7F
	#define SW_WVN_PAGE_0_REG_DELINEDLY_RD(x)	((x)&SW_WVN_PAGE_0_REG_DELINEDLY_MASK)
	#define SW_WVN_PAGE_0_REG_DELINEDLY_WR(x)	((x)&SW_WVN_PAGE_0_REG_DELINEDLY_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_35 0x35		/*  */
	uint8_t SW_WVN_Page_0_Undefined_35;
#define SW_WVN_PAGE_0_DE_CNTL_ADDR 0x36		/* Video DE Count Low Register */
#define CRA_SW_WVN_PAGE_0_DE_CNTL_ADDR 0x00000036		/* Video DE Count Low Register */
	uint8_t SW_WVN_Page_0_DE_CNTL;
	#define SW_WVN_PAGE_0_REG_DEPIXEL_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DEPIXEL_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXEL_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_DEPIXEL_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXEL_B7_0_MASK)
#define SW_WVN_PAGE_0_DE_CNTH_ADDR 0x37		/* Video DE Count High Register */
#define CRA_SW_WVN_PAGE_0_DE_CNTH_ADDR 0x00000037		/* Video DE Count High Register */
	uint8_t SW_WVN_Page_0_DE_CNTH;
	#define SW_WVN_PAGE_0_REG_DEPIXEL_B11_8_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_DEPIXEL_B11_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXEL_B11_8_MASK)
	#define SW_WVN_PAGE_0_REG_DEPIXEL_B11_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_DEPIXEL_B11_8_MASK)
#define SW_WVN_PAGE_0_DE_LINL_ADDR 0x38		/* Video DE Line Low Register */
#define CRA_SW_WVN_PAGE_0_DE_LINL_ADDR 0x00000038		/* Video DE Line Low Register */
	uint8_t SW_WVN_Page_0_DE_LINL;
	#define SW_WVN_PAGE_0_REG_DELINES_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DELINES_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DELINES_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_DELINES_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DELINES_B7_0_MASK)
#define SW_WVN_PAGE_0_DE_LINH_ADDR 0x39		/* Video DE Line High Register */
#define CRA_SW_WVN_PAGE_0_DE_LINH_ADDR 0x00000039		/* Video DE Line High Register */
	uint8_t SW_WVN_Page_0_DE_LINH;
	#define SW_WVN_PAGE_0_REG_DELINES_B11_8_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_DELINES_B11_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_DELINES_B11_8_MASK)
	#define SW_WVN_PAGE_0_REG_DELINES_B11_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_DELINES_B11_8_MASK)
#define SW_WVN_PAGE_0_H_RESL_ADDR 0x3A		/* Video H Resolution #1 Register */
#define CRA_SW_WVN_PAGE_0_H_RESL_ADDR 0x0000003A		/* Video H Resolution #1 Register */
	uint8_t SW_WVN_Page_0_H_RESL;
	#define SW_WVN_PAGE_0_HRESOUT_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_HRESOUT_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_HRESOUT_B7_0_MASK)
	#define SW_WVN_PAGE_0_HRESOUT_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_HRESOUT_B7_0_MASK)
#define SW_WVN_PAGE_0_H_RESH_ADDR 0x3B		/* Video H Resolution #2 Register */
#define CRA_SW_WVN_PAGE_0_H_RESH_ADDR 0x0000003B		/* Video H Resolution #2 Register */
	uint8_t SW_WVN_Page_0_H_RESH;
	#define SW_WVN_PAGE_0_HRESOUT_B12_8_MASK	0x1F
	#define SW_WVN_PAGE_0_HRESOUT_B12_8_RD(x)	((x)&SW_WVN_PAGE_0_HRESOUT_B12_8_MASK)
	#define SW_WVN_PAGE_0_HRESOUT_B12_8_WR(x)	((x)&SW_WVN_PAGE_0_HRESOUT_B12_8_MASK)
#define SW_WVN_PAGE_0_V_RESL_ADDR 0x3C		/* Video V Refresh Low Register */
#define CRA_SW_WVN_PAGE_0_V_RESL_ADDR 0x0000003C		/* Video V Refresh Low Register */
	uint8_t SW_WVN_Page_0_V_RESL;
	#define SW_WVN_PAGE_0_VRESOUT_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_VRESOUT_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_VRESOUT_B7_0_MASK)
	#define SW_WVN_PAGE_0_VRESOUT_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_VRESOUT_B7_0_MASK)
#define SW_WVN_PAGE_0_V_RESH_ADDR 0x3D		/* Video V Refresh High Register */
#define CRA_SW_WVN_PAGE_0_V_RESH_ADDR 0x0000003D		/* Video V Refresh High Register */
	uint8_t SW_WVN_Page_0_V_RESH;
	#define SW_WVN_PAGE_0_VRESOUT_B11_8_MASK	0x0F
	#define SW_WVN_PAGE_0_VRESOUT_B11_8_RD(x)	((x)&SW_WVN_PAGE_0_VRESOUT_B11_8_MASK)
	#define SW_WVN_PAGE_0_VRESOUT_B11_8_WR(x)	((x)&SW_WVN_PAGE_0_VRESOUT_B11_8_MASK)
#define SW_WVN_PAGE_0_IADJUST_ADDR 0x3E		/* Video Interlace Adjustment Register */
#define CRA_SW_WVN_PAGE_0_IADJUST_ADDR 0x0000003E		/* Video Interlace Adjustment Register */
	uint8_t SW_WVN_Page_0_IADJUST;
	#define SW_WVN_PAGE_0_REG_FF31_UNDERFLOW_MASK	0x80
	#define SW_WVN_PAGE_0_REG_FF31_UNDERFLOW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_FF31_UNDERFLOW_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_FF31_UNDERFLOW_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_FF31_UNDERFLOW_MASK)
	#define SW_WVN_PAGE_0_REG_FF31_OVERFLOW_MASK	0x40
	#define SW_WVN_PAGE_0_REG_FF31_OVERFLOW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_FF31_OVERFLOW_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_FF31_OVERFLOW_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_FF31_OVERFLOW_MASK)
	#define SW_WVN_PAGE_0_REG_DENOVSYNCADJ_MASK	0x04
	#define SW_WVN_PAGE_0_REG_DENOVSYNCADJ_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DENOVSYNCADJ_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_DENOVSYNCADJ_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_DENOVSYNCADJ_MASK)
	#define SW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_MASK	0x02
	#define SW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_RD(x)	(((x)&SW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_FIELD2VBLANKADJ_MASK)
	#define SW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK	0x01
	#define SW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_RD(x)	((x)&SW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
	#define SW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_WR(x)	((x)&SW_WVN_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
#define SW_WVN_PAGE_0_POL_DETECT_ADDR 0x3F		/* Video Sync Polarity Detection Register */
#define CRA_SW_WVN_PAGE_0_POL_DETECT_ADDR 0x0000003F		/* Video Sync Polarity Detection Register */
	uint8_t SW_WVN_Page_0_POL_DETECT;
	#define SW_WVN_PAGE_0_INTERLACEDOUT_MASK	0x04
	#define SW_WVN_PAGE_0_INTERLACEDOUT_RD(x)	(((x)&SW_WVN_PAGE_0_INTERLACEDOUT_MASK)>>2)
	#define SW_WVN_PAGE_0_INTERLACEDOUT_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_INTERLACEDOUT_MASK)
	#define SW_WVN_PAGE_0_VSYNCPOLOUT_MASK	0x02
	#define SW_WVN_PAGE_0_VSYNCPOLOUT_RD(x)	(((x)&SW_WVN_PAGE_0_VSYNCPOLOUT_MASK)>>1)
	#define SW_WVN_PAGE_0_VSYNCPOLOUT_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_VSYNCPOLOUT_MASK)
	#define SW_WVN_PAGE_0_HSYNCPOLOUT_MASK	0x01
	#define SW_WVN_PAGE_0_HSYNCPOLOUT_RD(x)	((x)&SW_WVN_PAGE_0_HSYNCPOLOUT_MASK)
	#define SW_WVN_PAGE_0_HSYNCPOLOUT_WR(x)	((x)&SW_WVN_PAGE_0_HSYNCPOLOUT_MASK)
#define SW_WVN_PAGE_0_HBIT_2HSYNC1_ADDR 0x40		/* Video HBit to Hsync #1 Register */
#define CRA_SW_WVN_PAGE_0_HBIT_2HSYNC1_ADDR 0x00000040		/* Video HBit to Hsync #1 Register */
	uint8_t SW_WVN_Page_0_HBIT_2HSYNC1;
	#define SW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
#define SW_WVN_PAGE_0_HBIT_2HSYNC2_ADDR 0x41		/* Video HBit to Hsync #2 Register */
#define CRA_SW_WVN_PAGE_0_HBIT_2HSYNC2_ADDR 0x00000041		/* Video HBit to Hsync #2 Register */
	uint8_t SW_WVN_Page_0_HBIT_2HSYNC2;
	#define SW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK	0x03
	#define SW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
	#define SW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
#define SW_WVN_PAGE_0_FIELD2_OFST1_ADDR 0x42		/* Video Field2 Hsync Offset #1 Register */
#define CRA_SW_WVN_PAGE_0_FIELD2_OFST1_ADDR 0x00000042		/* Video Field2 Hsync Offset #1 Register */
	uint8_t SW_WVN_Page_0_FIELD2_OFST1;
	#define SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
#define SW_WVN_PAGE_0_FIELD2_OFST2_ADDR 0x43		/* Video Field2 Hsync Offset #2 Register */
#define CRA_SW_WVN_PAGE_0_FIELD2_OFST2_ADDR 0x00000043		/* Video Field2 Hsync Offset #2 Register */
	uint8_t SW_WVN_Page_0_FIELD2_OFST2;
	#define SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_MASK)
	#define SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_FIELD2HSYNCOFFSET_B11_8_MASK)
#define SW_WVN_PAGE_0_HLENGTH1_ADDR 0x44		/* Video Hsync Length #1 Register */
#define CRA_SW_WVN_PAGE_0_HLENGTH1_ADDR 0x00000044		/* Video Hsync Length #1 Register */
	uint8_t SW_WVN_Page_0_HLENGTH1;
	#define SW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
#define SW_WVN_PAGE_0_HLENGTH2_ADDR 0x45		/* Video Hsync Length #2 Register */
#define CRA_SW_WVN_PAGE_0_HLENGTH2_ADDR 0x00000045		/* Video Hsync Length #2 Register */
	uint8_t SW_WVN_Page_0_HLENGTH2;
	#define SW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK	0x03
	#define SW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
	#define SW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
#define SW_WVN_PAGE_0_VBIT_2VSYNC1_ADDR 0x46		/* Video Vbit to Vsync Register */
#define CRA_SW_WVN_PAGE_0_VBIT_2VSYNC1_ADDR 0x00000046		/* Video Vbit to Vsync Register */
	uint8_t SW_WVN_Page_0_VBIT_2VSYNC1;
	#define SW_WVN_PAGE_0_REG_VBITTOVSYNC_MASK	0x3F
	#define SW_WVN_PAGE_0_REG_VBITTOVSYNC_RD(x)	((x)&SW_WVN_PAGE_0_REG_VBITTOVSYNC_MASK)
	#define SW_WVN_PAGE_0_REG_VBITTOVSYNC_WR(x)	((x)&SW_WVN_PAGE_0_REG_VBITTOVSYNC_MASK)
#define SW_WVN_PAGE_0_VLENGTH_ADDR 0x47		/* Video Vsync Length Register */
#define CRA_SW_WVN_PAGE_0_VLENGTH_ADDR 0x00000047		/* Video Vsync Length Register */
	uint8_t SW_WVN_Page_0_VLENGTH;
	#define SW_WVN_PAGE_0_REG_VSYNCLENGTH_MASK	0x3F
	#define SW_WVN_PAGE_0_REG_VSYNCLENGTH_RD(x)	((x)&SW_WVN_PAGE_0_REG_VSYNCLENGTH_MASK)
	#define SW_WVN_PAGE_0_REG_VSYNCLENGTH_WR(x)	((x)&SW_WVN_PAGE_0_REG_VSYNCLENGTH_MASK)
#define SW_WVN_PAGE_0_VID_CTRL_ADDR 0x48		/* Video Control Register */
#define CRA_SW_WVN_PAGE_0_VID_CTRL_ADDR 0x00000048		/* Video Control Register */
	uint8_t SW_WVN_Page_0_VID_CTRL;
	#define SW_WVN_PAGE_0_REG_INVFIELDPOL_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INVFIELDPOL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INVFIELDPOL_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INVFIELDPOL_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INVFIELDPOL_MASK)
	#define SW_WVN_PAGE_0_REG_TOGGLEFBIT_MASK	0x40
	#define SW_WVN_PAGE_0_REG_TOGGLEFBIT_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TOGGLEFBIT_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_TOGGLEFBIT_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_TOGGLEFBIT_MASK)
	#define SW_WVN_PAGE_0_REG_EXTENDEDBITMODE_MASK	0x20
	#define SW_WVN_PAGE_0_REG_EXTENDEDBITMODE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_EXTENDEDBITMODE_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_EXTENDEDBITMODE_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_EXTENDEDBITMODE_MASK)
	#define SW_WVN_PAGE_0_REG_CSCMODE709_MASK	0x10
	#define SW_WVN_PAGE_0_REG_CSCMODE709_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CSCMODE709_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_CSCMODE709_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_CSCMODE709_MASK)
	#define SW_WVN_PAGE_0_REG_ICLK_MASK	0x03
	#define SW_WVN_PAGE_0_REG_ICLK_RD(x)	((x)&SW_WVN_PAGE_0_REG_ICLK_MASK)
	#define SW_WVN_PAGE_0_REG_ICLK_WR(x)	((x)&SW_WVN_PAGE_0_REG_ICLK_MASK)
#define SW_WVN_PAGE_0_VID_ACEN_ADDR 0x49		/* Video Action Enable Register */
#define CRA_SW_WVN_PAGE_0_VID_ACEN_ADDR 0x00000049		/* Video Action Enable Register */
	uint8_t SW_WVN_Page_0_VID_ACEN;
	#define SW_WVN_PAGE_0_REG_CLIPINPUTISYC_MASK	0x10
	#define SW_WVN_PAGE_0_REG_CLIPINPUTISYC_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CLIPINPUTISYC_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_CLIPINPUTISYC_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_CLIPINPUTISYC_MASK)
	#define SW_WVN_PAGE_0_REG_ENRANGECLIP_MASK	0x08
	#define SW_WVN_PAGE_0_REG_ENRANGECLIP_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENRANGECLIP_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_ENRANGECLIP_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_ENRANGECLIP_MASK)
	#define SW_WVN_PAGE_0_REG_ENRGB2YCBCR_MASK	0x04
	#define SW_WVN_PAGE_0_REG_ENRGB2YCBCR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENRGB2YCBCR_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_ENRGB2YCBCR_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_ENRGB2YCBCR_MASK)
	#define SW_WVN_PAGE_0_REG_ENRANGECOMPRESS_MASK	0x02
	#define SW_WVN_PAGE_0_REG_ENRANGECOMPRESS_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENRANGECOMPRESS_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_ENRANGECOMPRESS_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_ENRANGECOMPRESS_MASK)
	#define SW_WVN_PAGE_0_REG_ENDOWNSAMPLE_MASK	0x01
	#define SW_WVN_PAGE_0_REG_ENDOWNSAMPLE_RD(x)	((x)&SW_WVN_PAGE_0_REG_ENDOWNSAMPLE_MASK)
	#define SW_WVN_PAGE_0_REG_ENDOWNSAMPLE_WR(x)	((x)&SW_WVN_PAGE_0_REG_ENDOWNSAMPLE_MASK)
#define SW_WVN_PAGE_0_VID_MODE_ADDR 0x4A		/* Video Mode Register */
#define CRA_SW_WVN_PAGE_0_VID_MODE_ADDR 0x0000004A		/* Video Mode Register */
	uint8_t SW_WVN_Page_0_VID_MODE;
	#define SW_WVN_PAGE_0_REG_USE_BCH_MASK	0x80
	#define SW_WVN_PAGE_0_REG_USE_BCH_RD(x)	(((x)&SW_WVN_PAGE_0_REG_USE_BCH_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_USE_BCH_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_USE_BCH_MASK)
	#define SW_WVN_PAGE_0_REG_M1080P_MASK	0x40
	#define SW_WVN_PAGE_0_REG_M1080P_RD(x)	(((x)&SW_WVN_PAGE_0_REG_M1080P_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_M1080P_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_M1080P_MASK)
	#define SW_WVN_PAGE_0_REG_ENDITHER_MASK	0x20
	#define SW_WVN_PAGE_0_REG_ENDITHER_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENDITHER_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_ENDITHER_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_ENDITHER_MASK)
	#define SW_WVN_PAGE_0_REG_ENRANGEEXPAND_MASK	0x10
	#define SW_WVN_PAGE_0_REG_ENRANGEEXPAND_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENRANGEEXPAND_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_ENRANGEEXPAND_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_ENRANGEEXPAND_MASK)
	#define SW_WVN_PAGE_0_REG_ENCSC_MASK	0x08
	#define SW_WVN_PAGE_0_REG_ENCSC_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENCSC_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_ENCSC_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_ENCSC_MASK)
	#define SW_WVN_PAGE_0_REG_ENUPSAMPLE_MASK	0x04
	#define SW_WVN_PAGE_0_REG_ENUPSAMPLE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENUPSAMPLE_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_ENUPSAMPLE_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_ENUPSAMPLE_MASK)
	#define SW_WVN_PAGE_0_REG_ENDEMUX_MASK	0x02
	#define SW_WVN_PAGE_0_REG_ENDEMUX_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ENDEMUX_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_ENDEMUX_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_ENDEMUX_MASK)
	#define SW_WVN_PAGE_0_REG_ENSYNCEXTRACT_MASK	0x01
	#define SW_WVN_PAGE_0_REG_ENSYNCEXTRACT_RD(x)	((x)&SW_WVN_PAGE_0_REG_ENSYNCEXTRACT_MASK)
	#define SW_WVN_PAGE_0_REG_ENSYNCEXTRACT_WR(x)	((x)&SW_WVN_PAGE_0_REG_ENSYNCEXTRACT_MASK)
#define SW_WVN_PAGE_0_VID_IN_MODE_ADDR 0x4B		/* Video Input Mode Register */
#define CRA_SW_WVN_PAGE_0_VID_IN_MODE_ADDR 0x0000004B		/* Video Input Mode Register */
	uint8_t SW_WVN_Page_0_VID_IN_MODE;
	#define SW_WVN_PAGE_0_REG_VIN_SWAP_MASK	0x80
	#define SW_WVN_PAGE_0_REG_VIN_SWAP_RD(x)	(((x)&SW_WVN_PAGE_0_REG_VIN_SWAP_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_VIN_SWAP_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_VIN_SWAP_MASK)
	#define SW_WVN_PAGE_0_REG_DDR_UP_SEL_MASK	0x40
	#define SW_WVN_PAGE_0_REG_DDR_UP_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDR_UP_SEL_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_DDR_UP_SEL_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_DDR_UP_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_VIN_MODE_MASK	0x07
	#define SW_WVN_PAGE_0_REG_VIN_MODE_RD(x)	((x)&SW_WVN_PAGE_0_REG_VIN_MODE_MASK)
	#define SW_WVN_PAGE_0_REG_VIN_MODE_WR(x)	((x)&SW_WVN_PAGE_0_REG_VIN_MODE_MASK)
#define SW_WVN_PAGE_0_VID_BLANK0_ADDR 0x4C		/* Video Blank Data Low uint8_t Register */
#define CRA_SW_WVN_PAGE_0_VID_BLANK0_ADDR 0x0000004C		/* Video Blank Data Low uint8_t Register */
	uint8_t SW_WVN_Page_0_VID_BLANK0;
	#define SW_WVN_PAGE_0_REG_BLANK0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BLANK0_RD(x)	((x)&SW_WVN_PAGE_0_REG_BLANK0_MASK)
	#define SW_WVN_PAGE_0_REG_BLANK0_WR(x)	((x)&SW_WVN_PAGE_0_REG_BLANK0_MASK)
#define SW_WVN_PAGE_0_VID_BLANK1_ADDR 0x4D		/* Video Blank Data Mid uint8_t Register */
#define CRA_SW_WVN_PAGE_0_VID_BLANK1_ADDR 0x0000004D		/* Video Blank Data Mid uint8_t Register */
	uint8_t SW_WVN_Page_0_VID_BLANK1;
	#define SW_WVN_PAGE_0_REG_BLANK1_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BLANK1_RD(x)	((x)&SW_WVN_PAGE_0_REG_BLANK1_MASK)
	#define SW_WVN_PAGE_0_REG_BLANK1_WR(x)	((x)&SW_WVN_PAGE_0_REG_BLANK1_MASK)
#define SW_WVN_PAGE_0_VID_BLANK2_ADDR 0x4E		/* Video Blank Data High uint8_t Register */
#define CRA_SW_WVN_PAGE_0_VID_BLANK2_ADDR 0x0000004E		/* Video Blank Data High uint8_t Register */
	uint8_t SW_WVN_Page_0_VID_BLANK2;
	#define SW_WVN_PAGE_0_REG_BLANK2_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BLANK2_RD(x)	((x)&SW_WVN_PAGE_0_REG_BLANK2_MASK)
	#define SW_WVN_PAGE_0_REG_BLANK2_WR(x)	((x)&SW_WVN_PAGE_0_REG_BLANK2_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_4F 0x4F		/*  */
	uint8_t SW_WVN_Page_0_Undefined_4F;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_50 0x50		/*  */
	uint8_t SW_WVN_Page_0_Undefined_50;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_51 0x51		/*  */
	uint8_t SW_WVN_Page_0_Undefined_51;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_52 0x52		/*  */
	uint8_t SW_WVN_Page_0_Undefined_52;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_53 0x53		/*  */
	uint8_t SW_WVN_Page_0_Undefined_53;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_54 0x54		/*  */
	uint8_t SW_WVN_Page_0_Undefined_54;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_55 0x55		/*  */
	uint8_t SW_WVN_Page_0_Undefined_55;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_56 0x56		/*  */
	uint8_t SW_WVN_Page_0_Undefined_56;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_57 0x57		/*  */
	uint8_t SW_WVN_Page_0_Undefined_57;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_58 0x58		/*  */
	uint8_t SW_WVN_Page_0_Undefined_58;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_59 0x59		/*  */
	uint8_t SW_WVN_Page_0_Undefined_59;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_5A 0x5A		/*  */
	uint8_t SW_WVN_Page_0_Undefined_5A;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_5B 0x5B		/*  */
	uint8_t SW_WVN_Page_0_Undefined_5B;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_5C 0x5C		/*  */
	uint8_t SW_WVN_Page_0_Undefined_5C;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_5D 0x5D		/*  */
	uint8_t SW_WVN_Page_0_Undefined_5D;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_5E 0x5E		/*  */
	uint8_t SW_WVN_Page_0_Undefined_5E;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_5F 0x5F		/*  */
	uint8_t SW_WVN_Page_0_Undefined_5F;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_60 0x60		/*  */
	uint8_t SW_WVN_Page_0_Undefined_60;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_61 0x61		/*  */
	uint8_t SW_WVN_Page_0_Undefined_61;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_62 0x62		/*  */
	uint8_t SW_WVN_Page_0_Undefined_62;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_63 0x63		/*  */
	uint8_t SW_WVN_Page_0_Undefined_63;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_64 0x64		/*  */
	uint8_t SW_WVN_Page_0_Undefined_64;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_65 0x65		/*  */
	uint8_t SW_WVN_Page_0_Undefined_65;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_66 0x66		/*  */
	uint8_t SW_WVN_Page_0_Undefined_66;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_67 0x67		/*  */
	uint8_t SW_WVN_Page_0_Undefined_67;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_68 0x68		/*  */
	uint8_t SW_WVN_Page_0_Undefined_68;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_69 0x69		/*  */
	uint8_t SW_WVN_Page_0_Undefined_69;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_6A 0x6A		/*  */
	uint8_t SW_WVN_Page_0_Undefined_6A;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_6B 0x6B		/*  */
	uint8_t SW_WVN_Page_0_Undefined_6B;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_6C 0x6C		/*  */
	uint8_t SW_WVN_Page_0_Undefined_6C;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_6D 0x6D		/*  */
	uint8_t SW_WVN_Page_0_Undefined_6D;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_6E 0x6E		/*  */
	uint8_t SW_WVN_Page_0_Undefined_6E;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_6F 0x6F		/*  */
	uint8_t SW_WVN_Page_0_Undefined_6F;
#define SW_WVN_PAGE_0_INTR_STATE_ADDR 0x70		/* Interrupt State Register */
#define CRA_SW_WVN_PAGE_0_INTR_STATE_ADDR 0x00000070		/* Interrupt State Register */
	uint8_t SW_WVN_Page_0_INTR_STATE;
	#define SW_WVN_PAGE_0_INTR_STATE_1_MASK	0x01
	#define SW_WVN_PAGE_0_INTR_STATE_1_RD(x)	((x)&SW_WVN_PAGE_0_INTR_STATE_1_MASK)
	#define SW_WVN_PAGE_0_INTR_STATE_1_WR(x)	((x)&SW_WVN_PAGE_0_INTR_STATE_1_MASK)
#define SW_WVN_PAGE_0_INTR1_ADDR 0x71		/* Interrupt Source #1 Register */
#define CRA_SW_WVN_PAGE_0_INTR1_ADDR 0x00000071		/* Interrupt Source #1 Register */
	uint8_t SW_WVN_Page_0_INTR1;
	#define SW_WVN_PAGE_0_REG_INTR1_STAT7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR1_STAT7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_STAT7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR1_STAT7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR1_STAT6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_STAT6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR1_STAT6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR1_STAT5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_STAT5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR1_STAT5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR1_STAT4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_STAT4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR1_STAT4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR1_STAT3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_STAT3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR1_STAT3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR1_STAT2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_STAT2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR1_STAT2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR1_STAT1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_STAT1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR1_STAT1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR1_STAT0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR1_STAT0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_STAT0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR1_STAT0_MASK)
#define SW_WVN_PAGE_0_INTR2_ADDR 0x72		/* Interrupt Source #2 Register */
#define CRA_SW_WVN_PAGE_0_INTR2_ADDR 0x00000072		/* Interrupt Source #2 Register */
	uint8_t SW_WVN_Page_0_INTR2;
	#define SW_WVN_PAGE_0_REG_INTR2_STAT7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR2_STAT7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_STAT7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR2_STAT7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR2_STAT6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_STAT6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR2_STAT6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR2_STAT5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_STAT5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR2_STAT5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR2_STAT4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_STAT4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR2_STAT4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR2_STAT3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_STAT3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR2_STAT3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR2_STAT2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_STAT2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR2_STAT2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR2_STAT1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_STAT1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR2_STAT1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR2_STAT0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR2_STAT0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_STAT0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR2_STAT0_MASK)
#define SW_WVN_PAGE_0_INTR3_ADDR 0x73		/* Interrupt Source #3 Register */
#define CRA_SW_WVN_PAGE_0_INTR3_ADDR 0x00000073		/* Interrupt Source #3 Register */
	uint8_t SW_WVN_Page_0_INTR3;
	#define SW_WVN_PAGE_0_REG_INTR3_STAT7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR3_STAT7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_STAT7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR3_STAT7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR3_STAT6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_STAT6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR3_STAT6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR3_STAT5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_STAT5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR3_STAT5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR3_STAT4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_STAT4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR3_STAT4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR3_STAT3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_STAT3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR3_STAT3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR3_STAT2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_STAT2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR3_STAT2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR3_STAT1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_STAT1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR3_STAT1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR3_STAT0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR3_STAT0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_STAT0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR3_STAT0_MASK)
#define SW_WVN_PAGE_0_INTR4_ADDR 0x74		/* Interrupt Source #4 Register */
#define CRA_SW_WVN_PAGE_0_INTR4_ADDR 0x00000074		/* Interrupt Source #4 Register */
	uint8_t SW_WVN_Page_0_INTR4;
	#define SW_WVN_PAGE_0_REG_INTR4_STAT7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR4_STAT7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_STAT7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR4_STAT7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR4_STAT6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_STAT6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR4_STAT6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR4_STAT5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_STAT5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR4_STAT5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR4_STAT4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_STAT4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR4_STAT4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR4_STAT3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_STAT3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR4_STAT3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR4_STAT2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_STAT2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR4_STAT2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR4_STAT1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_STAT1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR4_STAT1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR4_STAT0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR4_STAT0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_STAT0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR4_STAT0_MASK)
#define SW_WVN_PAGE_0_INTR1_MASK_ADDR 0x75		/* Interrapt #1 Mask Register */
#define CRA_SW_WVN_PAGE_0_INTR1_MASK_ADDR 0x00000075		/* Interrapt #1 Mask Register */
	uint8_t SW_WVN_Page_0_INTR1_MASK;
	#define SW_WVN_PAGE_0_REG_INTR1_MASK7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR1_MASK7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_MASK7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR1_MASK7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR1_MASK6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_MASK6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR1_MASK6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR1_MASK5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_MASK5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR1_MASK5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR1_MASK4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_MASK4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR1_MASK4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR1_MASK3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_MASK3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR1_MASK3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR1_MASK2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_MASK2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR1_MASK2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR1_MASK1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR1_MASK1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR1_MASK1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR1_MASK0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR1_MASK0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR1_MASK0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR1_MASK0_MASK)
#define SW_WVN_PAGE_0_INTR2_MASK_ADDR 0x76		/* Interrupt #2 Mask Register */
#define CRA_SW_WVN_PAGE_0_INTR2_MASK_ADDR 0x00000076		/* Interrupt #2 Mask Register */
	uint8_t SW_WVN_Page_0_INTR2_MASK;
	#define SW_WVN_PAGE_0_REG_INTR2_MASK7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR2_MASK7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_MASK7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR2_MASK7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR2_MASK6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_MASK6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR2_MASK6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR2_MASK5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_MASK5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR2_MASK5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR2_MASK4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_MASK4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR2_MASK4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR2_MASK3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_MASK3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR2_MASK3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR2_MASK2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_MASK2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR2_MASK2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR2_MASK1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR2_MASK1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR2_MASK1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR2_MASK0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR2_MASK0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR2_MASK0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR2_MASK0_MASK)
#define SW_WVN_PAGE_0_INTR3_MASK_ADDR 0x77		/* Interrupt #3 Mask Register */
#define CRA_SW_WVN_PAGE_0_INTR3_MASK_ADDR 0x00000077		/* Interrupt #3 Mask Register */
	uint8_t SW_WVN_Page_0_INTR3_MASK;
	#define SW_WVN_PAGE_0_REG_INTR3_MASK7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR3_MASK7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_MASK7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR3_MASK7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR3_MASK6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_MASK6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR3_MASK6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR3_MASK5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_MASK5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR3_MASK5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR3_MASK4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_MASK4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR3_MASK4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR3_MASK3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_MASK3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR3_MASK3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR3_MASK2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_MASK2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR3_MASK2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR3_MASK1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR3_MASK1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR3_MASK1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR3_MASK0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR3_MASK0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR3_MASK0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR3_MASK0_MASK)
#define SW_WVN_PAGE_0_INTR4_MASK_ADDR 0x78		/* Interrupt #4 Mask Register */
#define CRA_SW_WVN_PAGE_0_INTR4_MASK_ADDR 0x00000078		/* Interrupt #4 Mask Register */
	uint8_t SW_WVN_Page_0_INTR4_MASK;
	#define SW_WVN_PAGE_0_REG_INTR4_MASK7_MASK	0x80
	#define SW_WVN_PAGE_0_REG_INTR4_MASK7_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_MASK7_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK7_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_INTR4_MASK7_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK6_MASK	0x40
	#define SW_WVN_PAGE_0_REG_INTR4_MASK6_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_MASK6_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK6_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_INTR4_MASK6_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK5_MASK	0x20
	#define SW_WVN_PAGE_0_REG_INTR4_MASK5_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_MASK5_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK5_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_INTR4_MASK5_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK4_MASK	0x10
	#define SW_WVN_PAGE_0_REG_INTR4_MASK4_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_MASK4_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK4_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_INTR4_MASK4_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK3_MASK	0x08
	#define SW_WVN_PAGE_0_REG_INTR4_MASK3_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_MASK3_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK3_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_INTR4_MASK3_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK2_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR4_MASK2_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_MASK2_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK2_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR4_MASK2_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR4_MASK1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR4_MASK1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR4_MASK1_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK0_MASK	0x01
	#define SW_WVN_PAGE_0_REG_INTR4_MASK0_RD(x)	((x)&SW_WVN_PAGE_0_REG_INTR4_MASK0_MASK)
	#define SW_WVN_PAGE_0_REG_INTR4_MASK0_WR(x)	((x)&SW_WVN_PAGE_0_REG_INTR4_MASK0_MASK)
#define SW_WVN_PAGE_0_INT_CTRL_ADDR 0x79		/* Interrupt Control Register */
#define CRA_SW_WVN_PAGE_0_INT_CTRL_ADDR 0x00000079		/* Interrupt Control Register */
	uint8_t SW_WVN_Page_0_INT_CTRL;
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OD_EN_MASK	0x40
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OD_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_HPD_OUT_OD_EN_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OD_EN_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_HPD_OUT_OD_EN_MASK)
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OVR_VAL_MASK	0x20
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OVR_VAL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_HPD_OUT_OVR_VAL_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OVR_VAL_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_HPD_OUT_OVR_VAL_MASK)
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OVR_EN_MASK	0x10
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OVR_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_HPD_OUT_OVR_EN_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_HPD_OUT_OVR_EN_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_HPD_OUT_OVR_EN_MASK)
	#define SW_WVN_PAGE_0_REG_SOFT_INTR_EN_MASK	0x08
	#define SW_WVN_PAGE_0_REG_SOFT_INTR_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SOFT_INTR_EN_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_SOFT_INTR_EN_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_SOFT_INTR_EN_MASK)
	#define SW_WVN_PAGE_0_REG_INTR_OD_MASK	0x04
	#define SW_WVN_PAGE_0_REG_INTR_OD_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR_OD_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_INTR_OD_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_INTR_OD_MASK)
	#define SW_WVN_PAGE_0_REG_INTR_POLARITY_MASK	0x02
	#define SW_WVN_PAGE_0_REG_INTR_POLARITY_RD(x)	(((x)&SW_WVN_PAGE_0_REG_INTR_POLARITY_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_INTR_POLARITY_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_INTR_POLARITY_MASK)
#define SW_WVN_PAGE_0_HTPLG_T2_ADDR 0x7A		/* Hot Plug Connection Debouncing Control Register */
#define CRA_SW_WVN_PAGE_0_HTPLG_T2_ADDR 0x0000007A		/* Hot Plug Connection Debouncing Control Register */
	uint8_t SW_WVN_Page_0_HTPLG_T2;
	#define SW_WVN_PAGE_0_REG_HPD_T2_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_HPD_T2_RD(x)	((x)&SW_WVN_PAGE_0_REG_HPD_T2_MASK)
	#define SW_WVN_PAGE_0_REG_HPD_T2_WR(x)	((x)&SW_WVN_PAGE_0_REG_HPD_T2_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_7B 0x7B		/*  */
	uint8_t SW_WVN_Page_0_Undefined_7B;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_7C 0x7C		/*  */
	uint8_t SW_WVN_Page_0_Undefined_7C;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_7D 0x7D		/*  */
	uint8_t SW_WVN_Page_0_Undefined_7D;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_7E 0x7E		/*  */
	uint8_t SW_WVN_Page_0_Undefined_7E;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_7F 0x7F		/*  */
	uint8_t SW_WVN_Page_0_Undefined_7F;
#define SW_WVN_PAGE_0_TMDS_CCTRL_ADDR 0x80		/* TMDS Clock Control Register */
#define CRA_SW_WVN_PAGE_0_TMDS_CCTRL_ADDR 0x00000080		/* TMDS Clock Control Register */
	uint8_t SW_WVN_Page_0_TMDS_CCTRL;
	#define SW_WVN_PAGE_0_REG_CKDT_EN_MASK	0x20
	#define SW_WVN_PAGE_0_REG_CKDT_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CKDT_EN_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_CKDT_EN_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_CKDT_EN_MASK)
	#define SW_WVN_PAGE_0_REG_TMDS_OE_MASK	0x10
	#define SW_WVN_PAGE_0_REG_TMDS_OE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TMDS_OE_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_TMDS_OE_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_TMDS_OE_MASK)
	#define SW_WVN_PAGE_0_REG_SEL_BGR_MASK	0x08
	#define SW_WVN_PAGE_0_REG_SEL_BGR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SEL_BGR_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_SEL_BGR_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_SEL_BGR_MASK)
	#define SW_WVN_PAGE_0_REG_BGRCTL_MASK	0x07
	#define SW_WVN_PAGE_0_REG_BGRCTL_RD(x)	((x)&SW_WVN_PAGE_0_REG_BGRCTL_MASK)
	#define SW_WVN_PAGE_0_REG_BGRCTL_WR(x)	((x)&SW_WVN_PAGE_0_REG_BGRCTL_MASK)
#define SW_WVN_PAGE_0_TMDS_CSTAT_ADDR 0x81		/* TMDS Clock Status Register */
#define CRA_SW_WVN_PAGE_0_TMDS_CSTAT_ADDR 0x00000081		/* TMDS Clock Status Register */
	uint8_t SW_WVN_Page_0_TMDS_CSTAT;
	#define SW_WVN_PAGE_0_RPWR5V_MASK	0x04
	#define SW_WVN_PAGE_0_RPWR5V_RD(x)	(((x)&SW_WVN_PAGE_0_RPWR5V_MASK)>>2)
	#define SW_WVN_PAGE_0_RPWR5V_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_RPWR5V_MASK)
	#define SW_WVN_PAGE_0_SCDT_MASK	0x02
	#define SW_WVN_PAGE_0_SCDT_RD(x)	(((x)&SW_WVN_PAGE_0_SCDT_MASK)>>1)
	#define SW_WVN_PAGE_0_SCDT_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_SCDT_MASK)
	#define SW_WVN_PAGE_0_PDO_MASK	0x01
	#define SW_WVN_PAGE_0_PDO_RD(x)	((x)&SW_WVN_PAGE_0_PDO_MASK)
	#define SW_WVN_PAGE_0_PDO_WR(x)	((x)&SW_WVN_PAGE_0_PDO_MASK)
#define SW_WVN_PAGE_0_TMDS_CTRL_ADDR 0x82		/* TMDS Control Register */
#define CRA_SW_WVN_PAGE_0_TMDS_CTRL_ADDR 0x00000082		/* TMDS Control Register */
	uint8_t SW_WVN_Page_0_TMDS_CTRL;
	#define SW_WVN_PAGE_0_REG_TCLK_SEL_MASK	0x60
	#define SW_WVN_PAGE_0_REG_TCLK_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TCLK_SEL_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_TCLK_SEL_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_TCLK_SEL_MASK)
#define SW_WVN_PAGE_0_TMDS_CTRL2_ADDR 0x83		/* TMDS Control #2 Register */
#define CRA_SW_WVN_PAGE_0_TMDS_CTRL2_ADDR 0x00000083		/* TMDS Control #2 Register */
	uint8_t SW_WVN_Page_0_TMDS_CTRL2;
	#define SW_WVN_PAGE_0_REG_CLKMULT_CTL_MASK	0x30
	#define SW_WVN_PAGE_0_REG_CLKMULT_CTL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CLKMULT_CTL_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_CLKMULT_CTL_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_CLKMULT_CTL_MASK)
#define SW_WVN_PAGE_0_TMDS_CTRL3_ADDR 0x84		/* TMDS Control #3 Register */
#define CRA_SW_WVN_PAGE_0_TMDS_CTRL3_ADDR 0x00000084		/* TMDS Control #3 Register */
	uint8_t SW_WVN_Page_0_TMDS_CTRL3;
	#define SW_WVN_PAGE_0_REG_ACLKCOUNT__B1_0_MASK	0x30
	#define SW_WVN_PAGE_0_REG_ACLKCOUNT__B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ACLKCOUNT__B1_0_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_ACLKCOUNT__B1_0_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_ACLKCOUNT__B1_0_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_85 0x85		/*  */
	uint8_t SW_WVN_Page_0_Undefined_85;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_86 0x86		/*  */
	uint8_t SW_WVN_Page_0_Undefined_86;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_87 0x87		/*  */
	uint8_t SW_WVN_Page_0_Undefined_87;
#define SW_WVN_PAGE_0_TMDS_CTRL7_ADDR 0x88		/* TMDS Control #7 Register */
#define CRA_SW_WVN_PAGE_0_TMDS_CTRL7_ADDR 0x00000088		/* TMDS Control #7 Register */
	uint8_t SW_WVN_Page_0_TMDS_CTRL7;
	#define SW_WVN_PAGE_0_REG_TMDS_SWAP_BIT_MASK	0x80
	#define SW_WVN_PAGE_0_REG_TMDS_SWAP_BIT_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TMDS_SWAP_BIT_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_TMDS_SWAP_BIT_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_TMDS_SWAP_BIT_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_89 0x89		/*  */
	uint8_t SW_WVN_Page_0_Undefined_89;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_8A 0x8A		/*  */
	uint8_t SW_WVN_Page_0_Undefined_8A;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_8B 0x8B		/*  */
	uint8_t SW_WVN_Page_0_Undefined_8B;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_8C 0x8C		/*  */
	uint8_t SW_WVN_Page_0_Undefined_8C;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_8D 0x8D		/*  */
	uint8_t SW_WVN_Page_0_Undefined_8D;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_8E 0x8E		/*  */
	uint8_t SW_WVN_Page_0_Undefined_8E;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_8F 0x8F		/*  */
	uint8_t SW_WVN_Page_0_Undefined_8F;
#define SW_WVN_PAGE_0_DISC_CTRL1_ADDR 0x90		/* Discovery Control1 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL1_ADDR 0x00000090		/* Discovery Control1 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL1;
	#define SW_WVN_PAGE_0_REG_CBUS_INTR_EN_MASK	0x80
	#define SW_WVN_PAGE_0_REG_CBUS_INTR_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUS_INTR_EN_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_CBUS_INTR_EN_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_CBUS_INTR_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_ATT_B2_0_MASK	0x70
	#define SW_WVN_PAGE_0_REG_DISC_ATT_B2_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DISC_ATT_B2_0_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_DISC_ATT_B2_0_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_DISC_ATT_B2_0_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_CYC_B1_0_MASK	0x0C
	#define SW_WVN_PAGE_0_REG_DISC_CYC_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DISC_CYC_B1_0_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_DISC_CYC_B1_0_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_DISC_CYC_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_PON_N_MASK	0x02
	#define SW_WVN_PAGE_0_REG_PON_N_RD(x)	(((x)&SW_WVN_PAGE_0_REG_PON_N_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_PON_N_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_PON_N_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_EN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_DISC_EN_RD(x)	((x)&SW_WVN_PAGE_0_REG_DISC_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_EN_WR(x)	((x)&SW_WVN_PAGE_0_REG_DISC_EN_MASK)
#define SW_WVN_PAGE_0_DISC_CTRL2_ADDR 0x91		/* Discovery Control2 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL2_ADDR 0x00000091		/* Discovery Control2 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL2;
	#define SW_WVN_PAGE_0_REG_DLYTRG_EN_MASK	0x80
	#define SW_WVN_PAGE_0_REG_DLYTRG_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DLYTRG_EN_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_DLYTRG_EN_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_DLYTRG_EN_MASK)
	#define SW_WVN_PAGE_0_REG_SKIP_RGND_MASK	0x40
	#define SW_WVN_PAGE_0_REG_SKIP_RGND_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SKIP_RGND_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_SKIP_RGND_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_SKIP_RGND_MASK)
	#define SW_WVN_PAGE_0_REG_ATT_THRESH_MASK	0x30
	#define SW_WVN_PAGE_0_REG_ATT_THRESH_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ATT_THRESH_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_ATT_THRESH_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_ATT_THRESH_MASK)
	#define SW_WVN_PAGE_0_REG_CBUS100K_EN_MASK	0x08
	#define SW_WVN_PAGE_0_REG_CBUS100K_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUS100K_EN_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_CBUS100K_EN_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_CBUS100K_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DEGLTCH_TIME_B2_0_MASK	0x07
	#define SW_WVN_PAGE_0_REG_DEGLTCH_TIME_B2_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DEGLTCH_TIME_B2_0_MASK)
	#define SW_WVN_PAGE_0_REG_DEGLTCH_TIME_B2_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DEGLTCH_TIME_B2_0_MASK)
#define SW_WVN_PAGE_0_DISC_CTRL3_ADDR 0x92		/* Discovery Control3 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL3_ADDR 0x00000092		/* Discovery Control3 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL3;
	#define SW_WVN_PAGE_0_REG_COMM_IMME_MASK	0x80
	#define SW_WVN_PAGE_0_REG_COMM_IMME_RD(x)	(((x)&SW_WVN_PAGE_0_REG_COMM_IMME_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_COMM_IMME_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_COMM_IMME_MASK)
	#define SW_WVN_PAGE_0_REG_FORCE_MHL_MASK	0x40
	#define SW_WVN_PAGE_0_REG_FORCE_MHL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_FORCE_MHL_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_FORCE_MHL_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_FORCE_MHL_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_SIMODE_MASK	0x20
	#define SW_WVN_PAGE_0_REG_DISC_SIMODE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DISC_SIMODE_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DISC_SIMODE_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DISC_SIMODE_MASK)
	#define SW_WVN_PAGE_0_REG_FORCE_USB_MASK	0x10
	#define SW_WVN_PAGE_0_REG_FORCE_USB_RD(x)	(((x)&SW_WVN_PAGE_0_REG_FORCE_USB_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_FORCE_USB_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_FORCE_USB_MASK)
	#define SW_WVN_PAGE_0_REG_USB_EN_MASK	0x08
	#define SW_WVN_PAGE_0_REG_USB_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_USB_EN_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_USB_EN_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_USB_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DLYTRG_SEL_B2_0_MASK	0x07
	#define SW_WVN_PAGE_0_REG_DLYTRG_SEL_B2_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DLYTRG_SEL_B2_0_MASK)
	#define SW_WVN_PAGE_0_REG_DLYTRG_SEL_B2_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DLYTRG_SEL_B2_0_MASK)
#define SW_WVN_PAGE_0_DISC_CTRL4_ADDR 0x93		/* Discovery Control4 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL4_ADDR 0x00000093		/* Discovery Control4 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL4;
	#define SW_WVN_PAGE_0_REG_CBUSDISC_PUP_SEL_B1_0_MASK	0xC0
	#define SW_WVN_PAGE_0_REG_CBUSDISC_PUP_SEL_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUSDISC_PUP_SEL_B1_0_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_CBUSDISC_PUP_SEL_B1_0_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_CBUSDISC_PUP_SEL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_CBUSIDLE_PUP_SEL_B1_0_MASK	0x30
	#define SW_WVN_PAGE_0_REG_CBUSIDLE_PUP_SEL_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUSIDLE_PUP_SEL_B1_0_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_CBUSIDLE_PUP_SEL_B1_0_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_CBUSIDLE_PUP_SEL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_USB_D_SW_MASK	0x08
	#define SW_WVN_PAGE_0_REG_USB_D_SW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_USB_D_SW_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_USB_D_SW_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_USB_D_SW_MASK)
	#define SW_WVN_PAGE_0_REG_LOOP_THRESH_B2_0_MASK	0x07
	#define SW_WVN_PAGE_0_REG_LOOP_THRESH_B2_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_LOOP_THRESH_B2_0_MASK)
	#define SW_WVN_PAGE_0_REG_LOOP_THRESH_B2_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_LOOP_THRESH_B2_0_MASK)
#define SW_WVN_PAGE_0_DISC_CTRL5_ADDR 0x94		/* Discovery Control5 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL5_ADDR 0x00000094		/* Discovery Control5 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL5;
	#define SW_WVN_PAGE_0_REG_RGND_DETECT_SW_MASK	0x80
	#define SW_WVN_PAGE_0_REG_RGND_DETECT_SW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RGND_DETECT_SW_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_RGND_DETECT_SW_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_RGND_DETECT_SW_MASK)
	#define SW_WVN_PAGE_0_REG_RGND_DETECT_MODE_MASK	0x40
	#define SW_WVN_PAGE_0_REG_RGND_DETECT_MODE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RGND_DETECT_MODE_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_RGND_DETECT_MODE_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_RGND_DETECT_MODE_MASK)
	#define SW_WVN_PAGE_0_REG_RGND_LEVEL_CTL_B1_0_MASK	0x30
	#define SW_WVN_PAGE_0_REG_RGND_LEVEL_CTL_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RGND_LEVEL_CTL_B1_0_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_RGND_LEVEL_CTL_B1_0_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_RGND_LEVEL_CTL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_DSM_OVRIDE_MASK	0x08
	#define SW_WVN_PAGE_0_REG_DSM_OVRIDE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DSM_OVRIDE_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_DSM_OVRIDE_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_DSM_OVRIDE_MASK)
	#define SW_WVN_PAGE_0_REG_CBUS_VTH_SEL_MASK	0x04
	#define SW_WVN_PAGE_0_REG_CBUS_VTH_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUS_VTH_SEL_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_CBUS_VTH_SEL_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_CBUS_VTH_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_CBUSMHL_PUP_SEL_B1_0_MASK	0x03
	#define SW_WVN_PAGE_0_REG_CBUSMHL_PUP_SEL_B1_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_CBUSMHL_PUP_SEL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_CBUSMHL_PUP_SEL_B1_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_CBUSMHL_PUP_SEL_B1_0_MASK)
#define SW_WVN_PAGE_0_DISC_CTRL6_ADDR 0x95		/* Discovery Control6 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL6_ADDR 0x00000095		/* Discovery Control6 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL6;
	#define SW_WVN_PAGE_0_REG_USB_D_OVRIDE_MASK	0x80
	#define SW_WVN_PAGE_0_REG_USB_D_OVRIDE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_USB_D_OVRIDE_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_USB_D_OVRIDE_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_USB_D_OVRIDE_MASK)
	#define SW_WVN_PAGE_0_REG_USB_OVRIDE_MASK	0x40
	#define SW_WVN_PAGE_0_REG_USB_OVRIDE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_USB_OVRIDE_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_USB_OVRIDE_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_USB_OVRIDE_MASK)
	#define SW_WVN_PAGE_0_REG_DRVFLT_SEL_MASK	0x20
	#define SW_WVN_PAGE_0_REG_DRVFLT_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DRVFLT_SEL_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DRVFLT_SEL_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DRVFLT_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_BLOCK_RGNDINT_MASK	0x10
	#define SW_WVN_PAGE_0_REG_BLOCK_RGNDINT_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BLOCK_RGNDINT_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_BLOCK_RGNDINT_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_BLOCK_RGNDINT_MASK)
	#define SW_WVN_PAGE_0_REG_SKIP_DEGLTCH_MASK	0x08
	#define SW_WVN_PAGE_0_REG_SKIP_DEGLTCH_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SKIP_DEGLTCH_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_SKIP_DEGLTCH_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_SKIP_DEGLTCH_MASK)
	#define SW_WVN_PAGE_0_REG_CI2CA_POL_MASK	0x04
	#define SW_WVN_PAGE_0_REG_CI2CA_POL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CI2CA_POL_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_CI2CA_POL_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_CI2CA_POL_MASK)
	#define SW_WVN_PAGE_0_REG_CI2CA_WKUP_MASK	0x02
	#define SW_WVN_PAGE_0_REG_CI2CA_WKUP_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CI2CA_WKUP_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_CI2CA_WKUP_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_CI2CA_WKUP_MASK)
	#define SW_WVN_PAGE_0_REG_SINGLE_ATT_MASK	0x01
	#define SW_WVN_PAGE_0_REG_SINGLE_ATT_RD(x)	((x)&SW_WVN_PAGE_0_REG_SINGLE_ATT_MASK)
	#define SW_WVN_PAGE_0_REG_SINGLE_ATT_WR(x)	((x)&SW_WVN_PAGE_0_REG_SINGLE_ATT_MASK)
#define SW_WVN_PAGE_0_DISC_CTRL7_ADDR 0x96		/* Discovery Control7 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL7_ADDR 0x00000096		/* Discovery Control7 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL7;
	#define SW_WVN_PAGE_0_REG_CBUSLVL_VAL_MASK	0x80
	#define SW_WVN_PAGE_0_REG_CBUSLVL_VAL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUSLVL_VAL_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_CBUSLVL_VAL_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_CBUSLVL_VAL_MASK)
	#define SW_WVN_PAGE_0_REG_CBUSLVL_SW_MASK	0x40
	#define SW_WVN_PAGE_0_REG_CBUSLVL_SW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUSLVL_SW_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_CBUSLVL_SW_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_CBUSLVL_SW_MASK)
	#define SW_WVN_PAGE_0_REG_USB_ID_PD_VAL_MASK	0x20
	#define SW_WVN_PAGE_0_REG_USB_ID_PD_VAL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_USB_ID_PD_VAL_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_USB_ID_PD_VAL_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_USB_ID_PD_VAL_MASK)
	#define SW_WVN_PAGE_0_REG_USB_ID_PD_EN_MASK	0x10
	#define SW_WVN_PAGE_0_REG_USB_ID_PD_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_USB_ID_PD_EN_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_USB_ID_PD_EN_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_USB_ID_PD_EN_MASK)
	#define SW_WVN_PAGE_0_REG_CBUS_DBGMODE_MASK	0x08
	#define SW_WVN_PAGE_0_REG_CBUS_DBGMODE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CBUS_DBGMODE_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_CBUS_DBGMODE_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_CBUS_DBGMODE_MASK)
	#define SW_WVN_PAGE_0_REG_VBUS_CHECK_MASK	0x04
	#define SW_WVN_PAGE_0_REG_VBUS_CHECK_RD(x)	(((x)&SW_WVN_PAGE_0_REG_VBUS_CHECK_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_VBUS_CHECK_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_VBUS_CHECK_MASK)
	#define SW_WVN_PAGE_0_REG_RGND_INTP_MASK	0x03
	#define SW_WVN_PAGE_0_REG_RGND_INTP_RD(x)	((x)&SW_WVN_PAGE_0_REG_RGND_INTP_MASK)
	#define SW_WVN_PAGE_0_REG_RGND_INTP_WR(x)	((x)&SW_WVN_PAGE_0_REG_RGND_INTP_MASK)
#define SW_WVN_PAGE_0_DISC_CTRL8_ADDR 0x97		/* Discovery Control8 Register */
#define CRA_SW_WVN_PAGE_0_DISC_CTRL8_ADDR 0x00000097		/* Discovery Control8 Register */
	uint8_t SW_WVN_Page_0_DISC_CTRL8;
	#define SW_WVN_PAGE_0_REG_SKIP_VBUS_MASK	0x02
	#define SW_WVN_PAGE_0_REG_SKIP_VBUS_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SKIP_VBUS_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_SKIP_VBUS_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_SKIP_VBUS_MASK)
	#define SW_WVN_PAGE_0_REG_HTBTFAIL_AUTO_EN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_HTBTFAIL_AUTO_EN_RD(x)	((x)&SW_WVN_PAGE_0_REG_HTBTFAIL_AUTO_EN_MASK)
	#define SW_WVN_PAGE_0_REG_HTBTFAIL_AUTO_EN_WR(x)	((x)&SW_WVN_PAGE_0_REG_HTBTFAIL_AUTO_EN_MASK)
#define SW_WVN_PAGE_0_DISC_STAT1_ADDR 0x98		/* Discovery Status1 Register */
#define CRA_SW_WVN_PAGE_0_DISC_STAT1_ADDR 0x00000098		/* Discovery Status1 Register */
	uint8_t SW_WVN_Page_0_DISC_STAT1;
	#define SW_WVN_PAGE_0_REG_PWR_SM_B1_0_MASK	0xC0
	#define SW_WVN_PAGE_0_REG_PWR_SM_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_PWR_SM_B1_0_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_PWR_SM_B1_0_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_PWR_SM_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_PSM_OVRIDE_MASK	0x20
	#define SW_WVN_PAGE_0_REG_PSM_OVRIDE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_PSM_OVRIDE_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_PSM_OVRIDE_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_PSM_OVRIDE_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_SM_B4_0_MASK	0x1F
	#define SW_WVN_PAGE_0_REG_DISC_SM_B4_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DISC_SM_B4_0_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_SM_B4_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DISC_SM_B4_0_MASK)
#define SW_WVN_PAGE_0_DISC_STAT2_ADDR 0x99		/* Discovery Status2 Register */
#define CRA_SW_WVN_PAGE_0_DISC_STAT2_ADDR 0x00000099		/* Discovery Status2 Register */
	uint8_t SW_WVN_Page_0_DISC_STAT2;
	#define SW_WVN_PAGE_0_REG_RGND_B1_0_MASK	0x03
	#define SW_WVN_PAGE_0_REG_RGND_B1_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_RGND_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_RGND_B1_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_RGND_B1_0_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_9A 0x9A		/*  */
	uint8_t SW_WVN_Page_0_Undefined_9A;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_9B 0x9B		/*  */
	uint8_t SW_WVN_Page_0_Undefined_9B;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_9C 0x9C		/*  */
	uint8_t SW_WVN_Page_0_Undefined_9C;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_9D 0x9D		/*  */
	uint8_t SW_WVN_Page_0_Undefined_9D;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_9E 0x9E		/*  */
	uint8_t SW_WVN_Page_0_Undefined_9E;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_9F 0x9F		/*  */
	uint8_t SW_WVN_Page_0_Undefined_9F;
#define SW_WVN_PAGE_0_MHLTX_CTL1_ADDR 0xA0		/* MHL TX Control1 Register */
#define CRA_SW_WVN_PAGE_0_MHLTX_CTL1_ADDR 0x000000A0		/* MHL TX Control1 Register */
	uint8_t SW_WVN_Page_0_MHLTX_CTL1;
	#define SW_WVN_PAGE_0_REG_TX_TERM_MODE_B1_0_MASK	0xC0
	#define SW_WVN_PAGE_0_REG_TX_TERM_MODE_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_TERM_MODE_B1_0_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_TX_TERM_MODE_B1_0_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_TX_TERM_MODE_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_DISC_OVRIDE_MASK	0x10
	#define SW_WVN_PAGE_0_REG_DISC_OVRIDE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DISC_OVRIDE_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_DISC_OVRIDE_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_DISC_OVRIDE_MASK)
	#define SW_WVN_PAGE_0_REG_VCO_FMAX_CTL_B3_0_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_VCO_FMAX_CTL_B3_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_VCO_FMAX_CTL_B3_0_MASK)
	#define SW_WVN_PAGE_0_REG_VCO_FMAX_CTL_B3_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_VCO_FMAX_CTL_B3_0_MASK)
#define SW_WVN_PAGE_0_MHLTX_CTL2_ADDR 0xA1		/* MHL TX Control2 Register */
#define CRA_SW_WVN_PAGE_0_MHLTX_CTL2_ADDR 0x000000A1		/* MHL TX Control2 Register */
	uint8_t SW_WVN_Page_0_MHLTX_CTL2;
	#define SW_WVN_PAGE_0_REG_PLL_BW_CTL_B1_0_MASK	0xC0
	#define SW_WVN_PAGE_0_REG_PLL_BW_CTL_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_PLL_BW_CTL_B1_0_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_PLL_BW_CTL_B1_0_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_PLL_BW_CTL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_OE_B5_0_MASK	0x3F
	#define SW_WVN_PAGE_0_REG_TX_OE_B5_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_OE_B5_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_OE_B5_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_OE_B5_0_MASK)
#define SW_WVN_PAGE_0_MHLTX_CTL3_ADDR 0xA2		/* MHL TX Control3 Register */
#define CRA_SW_WVN_PAGE_0_MHLTX_CTL3_ADDR 0x000000A2		/* MHL TX Control3 Register */
	uint8_t SW_WVN_Page_0_MHLTX_CTL3;
	#define SW_WVN_PAGE_0_REG_TXTEST_MODE_B1_0_MASK	0xC0
	#define SW_WVN_PAGE_0_REG_TXTEST_MODE_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TXTEST_MODE_B1_0_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_TXTEST_MODE_B1_0_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_TXTEST_MODE_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_DP_TIMING_CTL_B1_0_MASK	0x30
	#define SW_WVN_PAGE_0_REG_DP_TIMING_CTL_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DP_TIMING_CTL_B1_0_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_DP_TIMING_CTL_B1_0_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_DP_TIMING_CTL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_IF_TIMING_CTL_B1_0_MASK	0x0C
	#define SW_WVN_PAGE_0_REG_IF_TIMING_CTL_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_IF_TIMING_CTL_B1_0_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_IF_TIMING_CTL_B1_0_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_IF_TIMING_CTL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_PLL_LF_SEL_B1_0_MASK	0x03
	#define SW_WVN_PAGE_0_REG_PLL_LF_SEL_B1_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_PLL_LF_SEL_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_PLL_LF_SEL_B1_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_PLL_LF_SEL_B1_0_MASK)
#define SW_WVN_PAGE_0_MHLTX_CTL4_ADDR 0xA3		/* MHL TX Control4 Register */
#define CRA_SW_WVN_PAGE_0_MHLTX_CTL4_ADDR 0x000000A3		/* MHL TX Control4 Register */
	uint8_t SW_WVN_Page_0_MHLTX_CTL4;
	#define SW_WVN_PAGE_0_REG_ACLK_EN_MASK	0x80
	#define SW_WVN_PAGE_0_REG_ACLK_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ACLK_EN_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_ACLK_EN_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_ACLK_EN_MASK)
	#define SW_WVN_PAGE_0_REG_MHL_CLK_RATIO_MASK	0x40
	#define SW_WVN_PAGE_0_REG_MHL_CLK_RATIO_RD(x)	(((x)&SW_WVN_PAGE_0_REG_MHL_CLK_RATIO_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_MHL_CLK_RATIO_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_MHL_CLK_RATIO_MASK)
	#define SW_WVN_PAGE_0_REG_CLK_SWING_CTL_B2_0_MASK	0x38
	#define SW_WVN_PAGE_0_REG_CLK_SWING_CTL_B2_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CLK_SWING_CTL_B2_0_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_CLK_SWING_CTL_B2_0_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_CLK_SWING_CTL_B2_0_MASK)
	#define SW_WVN_PAGE_0_REG_DATA_SWING_CTL_B2_0_MASK	0x07
	#define SW_WVN_PAGE_0_REG_DATA_SWING_CTL_B2_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DATA_SWING_CTL_B2_0_MASK)
	#define SW_WVN_PAGE_0_REG_DATA_SWING_CTL_B2_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DATA_SWING_CTL_B2_0_MASK)
#define SW_WVN_PAGE_0_MHLTX_CTL5_ADDR 0xA4		/* MHL TX Control5 Register */
#define CRA_SW_WVN_PAGE_0_MHLTX_CTL5_ADDR 0x000000A4		/* MHL TX Control5 Register */
	uint8_t SW_WVN_Page_0_MHLTX_CTL5;
	#define SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B7_0_MASK)
#define SW_WVN_PAGE_0_MHLTX_CTL6_ADDR 0xA5		/* MHL TX Control6 Register */
#define CRA_SW_WVN_PAGE_0_MHLTX_CTL6_ADDR 0x000000A5		/* MHL TX Control6 Register */
	uint8_t SW_WVN_Page_0_MHLTX_CTL6;
	#define SW_WVN_PAGE_0_REG_EMI_SEL_MASK	0xE0
	#define SW_WVN_PAGE_0_REG_EMI_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_EMI_SEL_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_EMI_SEL_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_EMI_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_RGND_RES_CTL_MASK	0x1C
	#define SW_WVN_PAGE_0_REG_RGND_RES_CTL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_RGND_RES_CTL_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_RGND_RES_CTL_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_RGND_RES_CTL_MASK)
	#define SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B9_8_MASK	0x03
	#define SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B9_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B9_8_MASK)
	#define SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B9_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_CLK_SHAPE_B9_8_MASK)
#define SW_WVN_PAGE_0_MHLTX_CTL7_ADDR 0xA6		/* MHL TX Control7 Register */
#define CRA_SW_WVN_PAGE_0_MHLTX_CTL7_ADDR 0x000000A6		/* MHL TX Control7 Register */
	uint8_t SW_WVN_Page_0_MHLTX_CTL7;
	#define SW_WVN_PAGE_0_REG_TX_SKEW_CTL_MASK	0x30
	#define SW_WVN_PAGE_0_REG_TX_SKEW_CTL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_SKEW_CTL_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_TX_SKEW_CTL_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_TX_SKEW_CTL_MASK)
	#define SW_WVN_PAGE_0_REG_TX_RSWING_CTL_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_TX_RSWING_CTL_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_RSWING_CTL_MASK)
	#define SW_WVN_PAGE_0_REG_TX_RSWING_CTL_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_RSWING_CTL_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_A7 0xA7		/*  */
	uint8_t SW_WVN_Page_0_Undefined_A7;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_A8 0xA8		/*  */
	uint8_t SW_WVN_Page_0_Undefined_A8;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_A9 0xA9		/*  */
	uint8_t SW_WVN_Page_0_Undefined_A9;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_AA 0xAA		/*  */
	uint8_t SW_WVN_Page_0_Undefined_AA;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_AB 0xAB		/*  */
	uint8_t SW_WVN_Page_0_Undefined_AB;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_AC 0xAC		/*  */
	uint8_t SW_WVN_Page_0_Undefined_AC;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_AD 0xAD		/*  */
	uint8_t SW_WVN_Page_0_Undefined_AD;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_AE 0xAE		/*  */
	uint8_t SW_WVN_Page_0_Undefined_AE;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_AF 0xAF		/*  */
	uint8_t SW_WVN_Page_0_Undefined_AF;
#define SW_WVN_PAGE_0_TXMZ_CTRL1_ADDR 0xB0		/* MHL TX Multi Zone Control1 Register */
#define CRA_SW_WVN_PAGE_0_TXMZ_CTRL1_ADDR 0x000000B0		/* MHL TX Multi Zone Control1 Register */
	uint8_t SW_WVN_Page_0_TXMZ_CTRL1;
	#define SW_WVN_PAGE_0_REG_TX_ZC_LONG_FC_MASK	0x40
	#define SW_WVN_PAGE_0_REG_TX_ZC_LONG_FC_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_LONG_FC_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_TX_ZC_LONG_FC_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_TX_ZC_LONG_FC_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_LONGER_MASK	0x20
	#define SW_WVN_PAGE_0_REG_TX_ZC_LONGER_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_LONGER_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_TX_ZC_LONGER_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_TX_ZC_LONGER_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_STRICT_MASK	0x10
	#define SW_WVN_PAGE_0_REG_TX_ZC_STRICT_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_STRICT_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_TX_ZC_STRICT_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_TX_ZC_STRICT_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_MULT_COMP_MASK	0x08
	#define SW_WVN_PAGE_0_REG_TX_ZC_MULT_COMP_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_MULT_COMP_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_TX_ZC_MULT_COMP_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_TX_ZC_MULT_COMP_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_NO_ZONE2X_MASK	0x04
	#define SW_WVN_PAGE_0_REG_TX_ZC_NO_ZONE2X_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_NO_ZONE2X_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_TX_ZC_NO_ZONE2X_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_TX_ZC_NO_ZONE2X_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONECTL_MODE_MASK	0x02
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONECTL_MODE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_ZONECTL_MODE_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONECTL_MODE_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_TX_ZC_ZONECTL_MODE_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_SEL_OCLK_MASK	0x01
	#define SW_WVN_PAGE_0_REG_TX_ZC_SEL_OCLK_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_SEL_OCLK_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_SEL_OCLK_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_SEL_OCLK_MASK)
#define SW_WVN_PAGE_0_TXMZ_CTRL2_ADDR 0xB1		/* MHL TX Multi Zone Control2 Register */
#define CRA_SW_WVN_PAGE_0_TXMZ_CTRL2_ADDR 0x000000B1		/* MHL TX Multi Zone Control2 Register */
	uint8_t SW_WVN_Page_0_TXMZ_CTRL2;
	#define SW_WVN_PAGE_0_REG_TX_FB_PHASE_MASK	0x80
	#define SW_WVN_PAGE_0_REG_TX_FB_PHASE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_FB_PHASE_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_TX_FB_PHASE_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_TX_FB_PHASE_MASK)
	#define SW_WVN_PAGE_0_REG_TX_REF_PHASE_MASK	0x40
	#define SW_WVN_PAGE_0_REG_TX_REF_PHASE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_REF_PHASE_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_TX_REF_PHASE_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_TX_REF_PHASE_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONE_OUT_B1_0_MASK	0x30
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONE_OUT_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_ZONE_OUT_B1_0_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONE_OUT_B1_0_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_TX_ZC_ZONE_OUT_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_DF_TAP_B1_0_MASK	0x0C
	#define SW_WVN_PAGE_0_REG_TX_ZC_DF_TAP_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_TX_ZC_DF_TAP_B1_0_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_TX_ZC_DF_TAP_B1_0_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_TX_ZC_DF_TAP_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONE_FROM_I2C_B1_0_MASK	0x03
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONE_FROM_I2C_B1_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_ZONE_FROM_I2C_B1_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_ZONE_FROM_I2C_B1_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_ZONE_FROM_I2C_B1_0_MASK)
#define SW_WVN_PAGE_0_TXMZ_CTRL3_ADDR 0xB2		/* MHL TX Multi Zone Control3 Register */
#define CRA_SW_WVN_PAGE_0_TXMZ_CTRL3_ADDR 0x000000B2		/* MHL TX Multi Zone Control3 Register */
	uint8_t SW_WVN_Page_0_TXMZ_CTRL3;
	#define SW_WVN_PAGE_0_REG_TX_ZC_MAX_DIFF_LIMIT_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_TX_ZC_MAX_DIFF_LIMIT_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_MAX_DIFF_LIMIT_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_MAX_DIFF_LIMIT_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_MAX_DIFF_LIMIT_B7_0_MASK)
#define SW_WVN_PAGE_0_TXMZ_CTRL4_ADDR 0xB3		/* MHL TX Multi Zone Control4 Register */
#define CRA_SW_WVN_PAGE_0_TXMZ_CTRL4_ADDR 0x000000B3		/* MHL TX Multi Zone Control4 Register */
	uint8_t SW_WVN_Page_0_TXMZ_CTRL4;
	#define SW_WVN_PAGE_0_REG_TX_ZC_MAX_REFF_DRIFT_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_TX_ZC_MAX_REFF_DRIFT_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_MAX_REFF_DRIFT_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_TX_ZC_MAX_REFF_DRIFT_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_TX_ZC_MAX_REFF_DRIFT_B7_0_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_B4 0xB4		/*  */
	uint8_t SW_WVN_Page_0_Undefined_B4;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_B5 0xB5		/*  */
	uint8_t SW_WVN_Page_0_Undefined_B5;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_B6 0xB6		/*  */
	uint8_t SW_WVN_Page_0_Undefined_B6;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_B7 0xB7		/*  */
	uint8_t SW_WVN_Page_0_Undefined_B7;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_B8 0xB8		/*  */
	uint8_t SW_WVN_Page_0_Undefined_B8;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_B9 0xB9		/*  */
	uint8_t SW_WVN_Page_0_Undefined_B9;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_BA 0xBA		/*  */
	uint8_t SW_WVN_Page_0_Undefined_BA;
#define SW_WVN_PAGE_0_BIST_CTRL_ADDR 0xBB		/* BIST CNTL Register */
#define CRA_SW_WVN_PAGE_0_BIST_CTRL_ADDR 0x000000BB		/* BIST CNTL Register */
	uint8_t SW_WVN_Page_0_BIST_CTRL;
	#define SW_WVN_PAGE_0_REG_BIST_START_BIT_MASK	0x10
	#define SW_WVN_PAGE_0_REG_BIST_START_BIT_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST_START_BIT_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_BIST_START_BIT_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_BIST_START_BIT_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_ALWAYS_ON_MASK	0x08
	#define SW_WVN_PAGE_0_REG_BIST_ALWAYS_ON_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST_ALWAYS_ON_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_BIST_ALWAYS_ON_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_BIST_ALWAYS_ON_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_TRANS_MASK	0x04
	#define SW_WVN_PAGE_0_REG_BIST_TRANS_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST_TRANS_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_BIST_TRANS_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_BIST_TRANS_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_RESET_MASK	0x02
	#define SW_WVN_PAGE_0_REG_BIST_RESET_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST_RESET_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_BIST_RESET_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_BIST_RESET_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_EN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_BIST_EN_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_EN_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_EN_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_EN_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_BC 0xBC		/*  */
	uint8_t SW_WVN_Page_0_Undefined_BC;
#define SW_WVN_PAGE_0_BIST_TEST_SEL_ADDR 0xBD		/* BIST DURATION0 Register */
#define CRA_SW_WVN_PAGE_0_BIST_TEST_SEL_ADDR 0x000000BD		/* BIST DURATION0 Register */
	uint8_t SW_WVN_Page_0_BIST_TEST_SEL;
	#define SW_WVN_PAGE_0_REG_BIST_PATT_SEL_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_BIST_PATT_SEL_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_PATT_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_PATT_SEL_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_PATT_SEL_MASK)
#define SW_WVN_PAGE_0_BIST_VIDEO_MODE_ADDR 0xBE		/* BIST VIDEO_MODE Register */
#define CRA_SW_WVN_PAGE_0_BIST_VIDEO_MODE_ADDR 0x000000BE		/* BIST VIDEO_MODE Register */
	uint8_t SW_WVN_Page_0_BIST_VIDEO_MODE;
	#define SW_WVN_PAGE_0_REG_BIST_VIDEO_MODE_B3_0_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_BIST_VIDEO_MODE_B3_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_VIDEO_MODE_B3_0_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_VIDEO_MODE_B3_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_VIDEO_MODE_B3_0_MASK)
#define SW_WVN_PAGE_0_BIST_DURATION_0_ADDR 0xBF		/* BIST DURATION0 Register */
#define CRA_SW_WVN_PAGE_0_BIST_DURATION_0_ADDR 0x000000BF		/* BIST DURATION0 Register */
	uint8_t SW_WVN_Page_0_BIST_DURATION_0;
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_DURATION_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_DURATION_B7_0_MASK)
#define SW_WVN_PAGE_0_BIST_DURATION_1_ADDR 0xC0		/* BIST DURATION1 Register */
#define CRA_SW_WVN_PAGE_0_BIST_DURATION_1_ADDR 0x000000C0		/* BIST DURATION1 Register */
	uint8_t SW_WVN_Page_0_BIST_DURATION_1;
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B15_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_DURATION_B15_8_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B15_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_DURATION_B15_8_MASK)
#define SW_WVN_PAGE_0_BIST_DURATION_2_ADDR 0xC1		/* BIST DURATION2 Register */
#define CRA_SW_WVN_PAGE_0_BIST_DURATION_2_ADDR 0x000000C1		/* BIST DURATION2 Register */
	uint8_t SW_WVN_Page_0_BIST_DURATION_2;
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B22_16_MASK	0x7F
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B22_16_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_DURATION_B22_16_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_DURATION_B22_16_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_DURATION_B22_16_MASK)
#define SW_WVN_PAGE_0_BIST_8BIT_PATTERN_ADDR 0xC2		/* BIST 8BIT_PATTERN Register */
#define CRA_SW_WVN_PAGE_0_BIST_8BIT_PATTERN_ADDR 0x000000C2		/* BIST 8BIT_PATTERN Register */
	uint8_t SW_WVN_Page_0_BIST_8BIT_PATTERN;
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT28LSB_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT28LSB_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_10BIT_PATT28LSB_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT28LSB_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_10BIT_PATT28LSB_MASK)
#define SW_WVN_PAGE_0_BIST_10BIT_PATTERN_L_ADDR 0xC3		/* BIST 10BIT_PATTERN_L Register */
#define CRA_SW_WVN_PAGE_0_BIST_10BIT_PATTERN_L_ADDR 0x000000C3		/* BIST 10BIT_PATTERN_L Register */
	uint8_t SW_WVN_Page_0_BIST_10BIT_PATTERN_L;
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT18LSB_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT18LSB_RD(x)	((x)&SW_WVN_PAGE_0_REG_BIST_10BIT_PATT18LSB_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT18LSB_WR(x)	((x)&SW_WVN_PAGE_0_REG_BIST_10BIT_PATT18LSB_MASK)
#define SW_WVN_PAGE_0_BIST_10BIT_PATTERN_H_ADDR 0xC4		/* BIST 10BIT_PATTERN_H Register */
#define CRA_SW_WVN_PAGE_0_BIST_10BIT_PATTERN_H_ADDR 0x000000C4		/* BIST 10BIT_PATTERN_H Register */
	uint8_t SW_WVN_Page_0_BIST_10BIT_PATTERN_H;
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT22MSB_MASK	0x0C
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT22MSB_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST_10BIT_PATT22MSB_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_BIST_10BIT_PATT22MSB_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_BIST_10BIT_PATT22MSB_MASK)
	#define SW_WVN_PAGE_0_RG_BIST_10BIT_PATT12MSB_MASK	0x03
	#define SW_WVN_PAGE_0_RG_BIST_10BIT_PATT12MSB_RD(x)	((x)&SW_WVN_PAGE_0_RG_BIST_10BIT_PATT12MSB_MASK)
	#define SW_WVN_PAGE_0_RG_BIST_10BIT_PATT12MSB_WR(x)	((x)&SW_WVN_PAGE_0_RG_BIST_10BIT_PATT12MSB_MASK)
#define SW_WVN_PAGE_0_BIST_STATUS_ADDR 0xC5		/* BIST 10BIT_PATTERN_H Register */
#define CRA_SW_WVN_PAGE_0_BIST_STATUS_ADDR 0x000000C5		/* BIST 10BIT_PATTERN_H Register */
	uint8_t SW_WVN_Page_0_BIST_STATUS;
	#define SW_WVN_PAGE_0_BIST_STATUS_1_MASK	0x03
	#define SW_WVN_PAGE_0_BIST_STATUS_1_RD(x)	((x)&SW_WVN_PAGE_0_BIST_STATUS_1_MASK)
	#define SW_WVN_PAGE_0_BIST_STATUS_1_WR(x)	((x)&SW_WVN_PAGE_0_BIST_STATUS_1_MASK)
#define SW_WVN_PAGE_0_CEC_CTRL_ADDR 0xC6		/* CEC Control Register */
#define CRA_SW_WVN_PAGE_0_CEC_CTRL_ADDR 0x000000C6		/* CEC Control Register */
	uint8_t SW_WVN_Page_0_CEC_CTRL;
	#define SW_WVN_PAGE_0_REG_CALIB_CEC_MASK	0x08
	#define SW_WVN_PAGE_0_REG_CALIB_CEC_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CALIB_CEC_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_CALIB_CEC_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_CALIB_CEC_MASK)
	#define SW_WVN_PAGE_0_REG_CALIB_CEC_EN_MASK	0x04
	#define SW_WVN_PAGE_0_REG_CALIB_CEC_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_CALIB_CEC_EN_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_CALIB_CEC_EN_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_CALIB_CEC_EN_MASK)
	#define SW_WVN_PAGE_0_REG_I2C_CEC_PASSTHRU_MASK	0x02
	#define SW_WVN_PAGE_0_REG_I2C_CEC_PASSTHRU_RD(x)	(((x)&SW_WVN_PAGE_0_REG_I2C_CEC_PASSTHRU_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_I2C_CEC_PASSTHRU_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_I2C_CEC_PASSTHRU_MASK)
	#define SW_WVN_PAGE_0_REG_CEC_INTR_EN_MASK	0x01
	#define SW_WVN_PAGE_0_REG_CEC_INTR_EN_RD(x)	((x)&SW_WVN_PAGE_0_REG_CEC_INTR_EN_MASK)
	#define SW_WVN_PAGE_0_REG_CEC_INTR_EN_WR(x)	((x)&SW_WVN_PAGE_0_REG_CEC_INTR_EN_MASK)
#define SW_WVN_PAGE_0_LM_DDC_ADDR 0xC7		/* LM DDC Register */
#define CRA_SW_WVN_PAGE_0_LM_DDC_ADDR 0x000000C7		/* LM DDC Register */
	uint8_t SW_WVN_Page_0_LM_DDC;
	#define SW_WVN_PAGE_0_REG_SW_TPI_EN_MASK	0x80
	#define SW_WVN_PAGE_0_REG_SW_TPI_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SW_TPI_EN_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_SW_TPI_EN_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_SW_TPI_EN_MASK)
	#define SW_WVN_PAGE_0_REG_VIDEO_MUTE_EN_MASK	0x20
	#define SW_WVN_PAGE_0_REG_VIDEO_MUTE_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_VIDEO_MUTE_EN_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_VIDEO_MUTE_EN_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_VIDEO_MUTE_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_TPI_SW_MASK	0x04
	#define SW_WVN_PAGE_0_REG_DDC_TPI_SW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_TPI_SW_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_DDC_TPI_SW_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_DDC_TPI_SW_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_GRANT_MASK	0x02
	#define SW_WVN_PAGE_0_REG_DDC_GRANT_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_GRANT_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_DDC_GRANT_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_DDC_GRANT_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_MASK	0x01
	#define SW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_GPU_REQUEST_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_C8 0xC8		/*  */
	uint8_t SW_WVN_Page_0_Undefined_C8;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_C9 0xC9		/*  */
	uint8_t SW_WVN_Page_0_Undefined_C9;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_CA 0xCA		/*  */
	uint8_t SW_WVN_Page_0_Undefined_CA;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_CB 0xCB		/*  */
	uint8_t SW_WVN_Page_0_Undefined_CB;
#define SW_WVN_PAGE_0_TXSHA_CTRL_ADDR 0xCC		/* TX SHA Control Register */
#define CRA_SW_WVN_PAGE_0_TXSHA_CTRL_ADDR 0x000000CC		/* TX SHA Control Register */
	uint8_t SW_WVN_Page_0_txSHA_ctrl;
	#define SW_WVN_PAGE_0_REG_SHACTRL_STAT1_MASK	0x02
	#define SW_WVN_PAGE_0_REG_SHACTRL_STAT1_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SHACTRL_STAT1_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_SHACTRL_STAT1_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_SHACTRL_STAT1_MASK)
	#define SW_WVN_PAGE_0_REG_SHA_GO_STAT_MASK	0x01
	#define SW_WVN_PAGE_0_REG_SHA_GO_STAT_RD(x)	((x)&SW_WVN_PAGE_0_REG_SHA_GO_STAT_MASK)
	#define SW_WVN_PAGE_0_REG_SHA_GO_STAT_WR(x)	((x)&SW_WVN_PAGE_0_REG_SHA_GO_STAT_MASK)
#define SW_WVN_PAGE_0_TXKSV_FIFO_ADDR 0xCD		/* TX KSV FIFO Register */
#define CRA_SW_WVN_PAGE_0_TXKSV_FIFO_ADDR 0x000000CD		/* TX KSV FIFO Register */
	uint8_t SW_WVN_Page_0_txKSV_FIFO;
	#define SW_WVN_PAGE_0_REG_KSV_FIFO_OUT_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_KSV_FIFO_OUT_RD(x)	((x)&SW_WVN_PAGE_0_REG_KSV_FIFO_OUT_MASK)
	#define SW_WVN_PAGE_0_REG_KSV_FIFO_OUT_WR(x)	((x)&SW_WVN_PAGE_0_REG_KSV_FIFO_OUT_MASK)
#define SW_WVN_PAGE_0_TXDS_BSTATUS1_ADDR 0xCE		/* HDCP Repeater Down Stream BSTATUS #1 Register */
#define CRA_SW_WVN_PAGE_0_TXDS_BSTATUS1_ADDR 0x000000CE		/* HDCP Repeater Down Stream BSTATUS #1 Register */
	uint8_t SW_WVN_Page_0_txDS_BSTATUS1;
	#define SW_WVN_PAGE_0_REG_DS_DEV_EXCEED_MASK	0x80
	#define SW_WVN_PAGE_0_REG_DS_DEV_EXCEED_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DS_DEV_EXCEED_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_DS_DEV_EXCEED_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_DS_DEV_EXCEED_MASK)
	#define SW_WVN_PAGE_0_REG_DS_DEV_CNT_MASK	0x7F
	#define SW_WVN_PAGE_0_REG_DS_DEV_CNT_RD(x)	((x)&SW_WVN_PAGE_0_REG_DS_DEV_CNT_MASK)
	#define SW_WVN_PAGE_0_REG_DS_DEV_CNT_WR(x)	((x)&SW_WVN_PAGE_0_REG_DS_DEV_CNT_MASK)
#define SW_WVN_PAGE_0_TXDS_BSTATUS2_ADDR 0xCF		/* HDCP Repeater Down Stream BSTATUS #2 Register */
#define CRA_SW_WVN_PAGE_0_TXDS_BSTATUS2_ADDR 0x000000CF		/* HDCP Repeater Down Stream BSTATUS #2 Register */
	uint8_t SW_WVN_Page_0_txDS_BSTATUS2;
	#define SW_WVN_PAGE_0_REG_DS_BSTATUS_MASK	0xE0
	#define SW_WVN_PAGE_0_REG_DS_BSTATUS_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DS_BSTATUS_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DS_BSTATUS_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DS_BSTATUS_MASK)
	#define SW_WVN_PAGE_0_REG_DS_HDMI_MODE_MASK	0x10
	#define SW_WVN_PAGE_0_REG_DS_HDMI_MODE_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DS_HDMI_MODE_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_DS_HDMI_MODE_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_DS_HDMI_MODE_MASK)
	#define SW_WVN_PAGE_0_REG_DS_CASC_EXCEED_MASK	0x08
	#define SW_WVN_PAGE_0_REG_DS_CASC_EXCEED_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DS_CASC_EXCEED_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_DS_CASC_EXCEED_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_DS_CASC_EXCEED_MASK)
	#define SW_WVN_PAGE_0_REG_DS_DEPTH_MASK	0x07
	#define SW_WVN_PAGE_0_REG_DS_DEPTH_RD(x)	((x)&SW_WVN_PAGE_0_REG_DS_DEPTH_MASK)
	#define SW_WVN_PAGE_0_REG_DS_DEPTH_WR(x)	((x)&SW_WVN_PAGE_0_REG_DS_DEPTH_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D0 0xD0		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D0;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D1 0xD1		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D1;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D2 0xD2		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D2;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D3 0xD3		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D3;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D4 0xD4		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D4;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D5 0xD5		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D5;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D6 0xD6		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D6;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_D7 0xD7		/*  */
	uint8_t SW_WVN_Page_0_Undefined_D7;
#define SW_WVN_PAGE_0_TXVH0_0_ADDR 0xD8		/* HDCP Repeater V.H0 #0 Register */
#define CRA_SW_WVN_PAGE_0_TXVH0_0_ADDR 0x000000D8		/* HDCP Repeater V.H0 #0 Register */
	uint8_t SW_WVN_Page_0_txVH0_0;
	#define SW_WVN_PAGE_0_REG_VP_H0_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H0_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H0_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B7_0_MASK)
#define SW_WVN_PAGE_0_TXVH0_1_ADDR 0xD9		/* HDCP Repeater V.H0 #1 Register */
#define CRA_SW_WVN_PAGE_0_TXVH0_1_ADDR 0x000000D9		/* HDCP Repeater V.H0 #1 Register */
	uint8_t SW_WVN_Page_0_txVH0_1;
	#define SW_WVN_PAGE_0_REG_VP_H0_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H0_B15_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B15_8_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H0_B15_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B15_8_MASK)
#define SW_WVN_PAGE_0_TXVH0_2_ADDR 0xDA		/* HDCP Repeater V.H0 #2 Register */
#define CRA_SW_WVN_PAGE_0_TXVH0_2_ADDR 0x000000DA		/* HDCP Repeater V.H0 #2 Register */
	uint8_t SW_WVN_Page_0_txVH0_2;
	#define SW_WVN_PAGE_0_REG_VP_H0_B23_16_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H0_B23_16_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B23_16_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H0_B23_16_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B23_16_MASK)
#define SW_WVN_PAGE_0_TXVH0_3_ADDR 0xDB		/* HDCP Repeater V.H0 #3 Register */
#define CRA_SW_WVN_PAGE_0_TXVH0_3_ADDR 0x000000DB		/* HDCP Repeater V.H0 #3 Register */
	uint8_t SW_WVN_Page_0_txVH0_3;
	#define SW_WVN_PAGE_0_REG_VP_H0_B31_24_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H0_B31_24_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B31_24_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H0_B31_24_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H0_B31_24_MASK)
#define SW_WVN_PAGE_0_TXVH1_0_ADDR 0xDC		/* HDCP Repeater V.H1 #0 Register */
#define CRA_SW_WVN_PAGE_0_TXVH1_0_ADDR 0x000000DC		/* HDCP Repeater V.H1 #0 Register */
	uint8_t SW_WVN_Page_0_txVH1_0;
	#define SW_WVN_PAGE_0_REG_VP_H1_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H1_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H1_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B7_0_MASK)
#define SW_WVN_PAGE_0_TXVH1_1_ADDR 0xDD		/* HDCP Repeater V.H1 #1 Register */
#define CRA_SW_WVN_PAGE_0_TXVH1_1_ADDR 0x000000DD		/* HDCP Repeater V.H1 #1 Register */
	uint8_t SW_WVN_Page_0_txVH1_1;
	#define SW_WVN_PAGE_0_REG_VP_H1_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H1_B15_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B15_8_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H1_B15_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B15_8_MASK)
#define SW_WVN_PAGE_0_TXVH1_2_ADDR 0xDE		/* HDCP Repeater V.H1 #2 Register */
#define CRA_SW_WVN_PAGE_0_TXVH1_2_ADDR 0x000000DE		/* HDCP Repeater V.H1 #2 Register */
	uint8_t SW_WVN_Page_0_txVH1_2;
	#define SW_WVN_PAGE_0_REG_VP_H1_B23_16_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H1_B23_16_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B23_16_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H1_B23_16_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B23_16_MASK)
#define SW_WVN_PAGE_0_TXVH1_3_ADDR 0xDF		/* HDCP Repeater V.H1 #3 Register */
#define CRA_SW_WVN_PAGE_0_TXVH1_3_ADDR 0x000000DF		/* HDCP Repeater V.H1 #3 Register */
	uint8_t SW_WVN_Page_0_txVH1_3;
	#define SW_WVN_PAGE_0_REG_VP_H1_B31_24_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H1_B31_24_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B31_24_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H1_B31_24_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H1_B31_24_MASK)
#define SW_WVN_PAGE_0_TXVH2_0_ADDR 0xE0		/* HDCP Repeater V.H2 #0 Register */
#define CRA_SW_WVN_PAGE_0_TXVH2_0_ADDR 0x000000E0		/* HDCP Repeater V.H2 #0 Register */
	uint8_t SW_WVN_Page_0_txVH2_0;
	#define SW_WVN_PAGE_0_REG_VP_H2_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H2_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H2_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B7_0_MASK)
#define SW_WVN_PAGE_0_TXVH2_1_ADDR 0xE1		/* HDCP Repeater V.H2 #1 Register */
#define CRA_SW_WVN_PAGE_0_TXVH2_1_ADDR 0x000000E1		/* HDCP Repeater V.H2 #1 Register */
	uint8_t SW_WVN_Page_0_txVH2_1;
	#define SW_WVN_PAGE_0_REG_VP_H2_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H2_B15_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B15_8_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H2_B15_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B15_8_MASK)
#define SW_WVN_PAGE_0_TXVH2_2_ADDR 0xE2		/* HDCP Repeater V.H2 #2 Register */
#define CRA_SW_WVN_PAGE_0_TXVH2_2_ADDR 0x000000E2		/* HDCP Repeater V.H2 #2 Register */
	uint8_t SW_WVN_Page_0_txVH2_2;
	#define SW_WVN_PAGE_0_REG_VP_H2_B23_16_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H2_B23_16_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B23_16_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H2_B23_16_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B23_16_MASK)
#define SW_WVN_PAGE_0_TXVH2_3_ADDR 0xE3		/* HDCP Repeater V.H2 #3 Register */
#define CRA_SW_WVN_PAGE_0_TXVH2_3_ADDR 0x000000E3		/* HDCP Repeater V.H2 #3 Register */
	uint8_t SW_WVN_Page_0_txVH2_3;
	#define SW_WVN_PAGE_0_REG_VP_H2_B31_24_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H2_B31_24_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B31_24_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H2_B31_24_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H2_B31_24_MASK)
#define SW_WVN_PAGE_0_TXVH3_0_ADDR 0xE4		/* HDCP Repeater V.H3 #0 Register */
#define CRA_SW_WVN_PAGE_0_TXVH3_0_ADDR 0x000000E4		/* HDCP Repeater V.H3 #0 Register */
	uint8_t SW_WVN_Page_0_txVH3_0;
	#define SW_WVN_PAGE_0_REG_VP_H3_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H3_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H3_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B7_0_MASK)
#define SW_WVN_PAGE_0_TXVH3_1_ADDR 0xE5		/* HDCP Repeater V.H3 #1 Register */
#define CRA_SW_WVN_PAGE_0_TXVH3_1_ADDR 0x000000E5		/* HDCP Repeater V.H3 #1 Register */
	uint8_t SW_WVN_Page_0_txVH3_1;
	#define SW_WVN_PAGE_0_REG_VP_H3_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H3_B15_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B15_8_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H3_B15_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B15_8_MASK)
#define SW_WVN_PAGE_0_TXVH3_2_ADDR 0xE6		/* HDCP Repeater V.H3 #2 Register */
#define CRA_SW_WVN_PAGE_0_TXVH3_2_ADDR 0x000000E6		/* HDCP Repeater V.H3 #2 Register */
	uint8_t SW_WVN_Page_0_txVH3_2;
	#define SW_WVN_PAGE_0_REG_VP_H3_B23_16_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H3_B23_16_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B23_16_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H3_B23_16_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B23_16_MASK)
#define SW_WVN_PAGE_0_TXVH3_3_ADDR 0xE7		/* HDCP Repeater V.H3 #3 Register */
#define CRA_SW_WVN_PAGE_0_TXVH3_3_ADDR 0x000000E7		/* HDCP Repeater V.H3 #3 Register */
	uint8_t SW_WVN_Page_0_txVH3_3;
	#define SW_WVN_PAGE_0_REG_VP_H3_B31_24_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H3_B31_24_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B31_24_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H3_B31_24_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H3_B31_24_MASK)
#define SW_WVN_PAGE_0_TXVH4_0_ADDR 0xE8		/* HDCP Repeater V.H4 #0 Register */
#define CRA_SW_WVN_PAGE_0_TXVH4_0_ADDR 0x000000E8		/* HDCP Repeater V.H4 #0 Register */
	uint8_t SW_WVN_Page_0_txVH4_0;
	#define SW_WVN_PAGE_0_REG_VP_H4_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H4_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H4_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B7_0_MASK)
#define SW_WVN_PAGE_0_TXVH4_1_ADDR 0xE9		/* HDCP Repeater V.H4 #1 Register */
#define CRA_SW_WVN_PAGE_0_TXVH4_1_ADDR 0x000000E9		/* HDCP Repeater V.H4 #1 Register */
	uint8_t SW_WVN_Page_0_txVH4_1;
	#define SW_WVN_PAGE_0_REG_VP_H4_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H4_B15_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B15_8_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H4_B15_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B15_8_MASK)
#define SW_WVN_PAGE_0_TXVH4_2_ADDR 0xEA		/* HDCP Repeater V.H4 #2 Register */
#define CRA_SW_WVN_PAGE_0_TXVH4_2_ADDR 0x000000EA		/* HDCP Repeater V.H4 #2 Register */
	uint8_t SW_WVN_Page_0_txVH4_2;
	#define SW_WVN_PAGE_0_REG_VP_H4_B23_16_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H4_B23_16_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B23_16_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H4_B23_16_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B23_16_MASK)
#define SW_WVN_PAGE_0_TXVH4_3_ADDR 0xEB		/* HDCP Repeater V.H4 #3 Register */
#define CRA_SW_WVN_PAGE_0_TXVH4_3_ADDR 0x000000EB		/* HDCP Repeater V.H4 #3 Register */
	uint8_t SW_WVN_Page_0_txVH4_3;
	#define SW_WVN_PAGE_0_REG_VP_H4_B31_24_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_VP_H4_B31_24_RD(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B31_24_MASK)
	#define SW_WVN_PAGE_0_REG_VP_H4_B31_24_WR(x)	((x)&SW_WVN_PAGE_0_REG_VP_H4_B31_24_MASK)
#define SW_WVN_PAGE_0_DDC_MANUAL_ADDR 0xEC		/* DDC I2C Manual Register */
#define CRA_SW_WVN_PAGE_0_DDC_MANUAL_ADDR 0x000000EC		/* DDC I2C Manual Register */
	uint8_t SW_WVN_Page_0_DDC_MANUAL;
	#define SW_WVN_PAGE_0_REG_MAN_DDC_MASK	0x80
	#define SW_WVN_PAGE_0_REG_MAN_DDC_RD(x)	(((x)&SW_WVN_PAGE_0_REG_MAN_DDC_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_MAN_DDC_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_MAN_DDC_MASK)
	#define SW_WVN_PAGE_0_VP_SEL_MASK	0x40
	#define SW_WVN_PAGE_0_VP_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_VP_SEL_MASK)>>6)
	#define SW_WVN_PAGE_0_VP_SEL_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_VP_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_DSDA_MASK	0x20
	#define SW_WVN_PAGE_0_REG_DSDA_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DSDA_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DSDA_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DSDA_MASK)
	#define SW_WVN_PAGE_0_REG_DSCL_MASK	0x10
	#define SW_WVN_PAGE_0_REG_DSCL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DSCL_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_DSCL_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_DSCL_MASK)
	#define SW_WVN_PAGE_0_IO_DSDA_MASK	0x02
	#define SW_WVN_PAGE_0_IO_DSDA_RD(x)	(((x)&SW_WVN_PAGE_0_IO_DSDA_MASK)>>1)
	#define SW_WVN_PAGE_0_IO_DSDA_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_IO_DSDA_MASK)
	#define SW_WVN_PAGE_0_IO_DSCL_MASK	0x01
	#define SW_WVN_PAGE_0_IO_DSCL_RD(x)	((x)&SW_WVN_PAGE_0_IO_DSCL_MASK)
	#define SW_WVN_PAGE_0_IO_DSCL_WR(x)	((x)&SW_WVN_PAGE_0_IO_DSCL_MASK)
#define SW_WVN_PAGE_0_DDC_ADDR_ADDR 0xED		/* DDC I2C Target Slave Address Register */
#define CRA_SW_WVN_PAGE_0_DDC_ADDR_ADDR 0x000000ED		/* DDC I2C Target Slave Address Register */
	uint8_t SW_WVN_Page_0_DDC_ADDR;
	#define SW_WVN_PAGE_0_REG_DDC_ADDR_MASK	0xFE
	#define SW_WVN_PAGE_0_REG_DDC_ADDR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_ADDR_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_DDC_ADDR_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_DDC_ADDR_MASK)
#define SW_WVN_PAGE_0_DDC_SEGM_ADDR 0xEE		/* DDC I2C Target Segment Address Register */
#define CRA_SW_WVN_PAGE_0_DDC_SEGM_ADDR 0x000000EE		/* DDC I2C Target Segment Address Register */
	uint8_t SW_WVN_Page_0_DDC_SEGM;
	#define SW_WVN_PAGE_0_REG_DDC_SEGMENT_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DDC_SEGMENT_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_SEGMENT_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_SEGMENT_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_SEGMENT_MASK)
#define SW_WVN_PAGE_0_DDC_OFFSET_ADDR 0xEF		/* DDC I2C Target Offset Adress Register */
#define CRA_SW_WVN_PAGE_0_DDC_OFFSET_ADDR 0x000000EF		/* DDC I2C Target Offset Adress Register */
	uint8_t SW_WVN_Page_0_DDC_OFFSET;
	#define SW_WVN_PAGE_0_REG_DDC_OFFSET_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DDC_OFFSET_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_OFFSET_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_OFFSET_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_OFFSET_MASK)
#define SW_WVN_PAGE_0_DDC_DIN_CNT1_ADDR 0xF0		/* DDC I2C Data In count #1 Register */
#define CRA_SW_WVN_PAGE_0_DDC_DIN_CNT1_ADDR 0x000000F0		/* DDC I2C Data In count #1 Register */
	uint8_t SW_WVN_Page_0_DDC_DIN_CNT1;
	#define SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B7_0_MASK)
#define SW_WVN_PAGE_0_DDC_DIN_CNT2_ADDR 0xF1		/* DDC I2C Data In count #2 Register */
#define CRA_SW_WVN_PAGE_0_DDC_DIN_CNT2_ADDR 0x000000F1		/* DDC I2C Data In count #2 Register */
	uint8_t SW_WVN_Page_0_DDC_DIN_CNT2;
	#define SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B9_8_MASK	0x03
	#define SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B9_8_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B9_8_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B9_8_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_DIN_CNT_B9_8_MASK)
#define SW_WVN_PAGE_0_DDC_STATUS_ADDR 0xF2		/* DDC I2C Status Register */
#define CRA_SW_WVN_PAGE_0_DDC_STATUS_ADDR 0x000000F2		/* DDC I2C Status Register */
	uint8_t SW_WVN_Page_0_DDC_STATUS;
	#define SW_WVN_PAGE_0_REG_DDC_BUS_LOW_MASK	0x40
	#define SW_WVN_PAGE_0_REG_DDC_BUS_LOW_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_BUS_LOW_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_DDC_BUS_LOW_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_DDC_BUS_LOW_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_NO_ACK_MASK	0x20
	#define SW_WVN_PAGE_0_REG_DDC_NO_ACK_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_NO_ACK_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DDC_NO_ACK_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DDC_NO_ACK_MASK)
	#define SW_WVN_PAGE_0_DDC_I2C_IN_PROG_MASK	0x10
	#define SW_WVN_PAGE_0_DDC_I2C_IN_PROG_RD(x)	(((x)&SW_WVN_PAGE_0_DDC_I2C_IN_PROG_MASK)>>4)
	#define SW_WVN_PAGE_0_DDC_I2C_IN_PROG_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_DDC_I2C_IN_PROG_MASK)
	#define SW_WVN_PAGE_0_DDC_FIFO_FULL_MASK	0x08
	#define SW_WVN_PAGE_0_DDC_FIFO_FULL_RD(x)	(((x)&SW_WVN_PAGE_0_DDC_FIFO_FULL_MASK)>>3)
	#define SW_WVN_PAGE_0_DDC_FIFO_FULL_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_DDC_FIFO_FULL_MASK)
	#define SW_WVN_PAGE_0_DDC_FIFO_EMPTY_MASK	0x04
	#define SW_WVN_PAGE_0_DDC_FIFO_EMPTY_RD(x)	(((x)&SW_WVN_PAGE_0_DDC_FIFO_EMPTY_MASK)>>2)
	#define SW_WVN_PAGE_0_DDC_FIFO_EMPTY_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_DDC_FIFO_EMPTY_MASK)
	#define SW_WVN_PAGE_0_DDC_FIFO_READ_IN_SUE_MASK	0x02
	#define SW_WVN_PAGE_0_DDC_FIFO_READ_IN_SUE_RD(x)	(((x)&SW_WVN_PAGE_0_DDC_FIFO_READ_IN_SUE_MASK)>>1)
	#define SW_WVN_PAGE_0_DDC_FIFO_READ_IN_SUE_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_DDC_FIFO_READ_IN_SUE_MASK)
	#define SW_WVN_PAGE_0_DDC_FIFO_WRITE_IN_USE_MASK	0x01
	#define SW_WVN_PAGE_0_DDC_FIFO_WRITE_IN_USE_RD(x)	((x)&SW_WVN_PAGE_0_DDC_FIFO_WRITE_IN_USE_MASK)
	#define SW_WVN_PAGE_0_DDC_FIFO_WRITE_IN_USE_WR(x)	((x)&SW_WVN_PAGE_0_DDC_FIFO_WRITE_IN_USE_MASK)
#define SW_WVN_PAGE_0_DDC_CMD_ADDR 0xF3		/* DDC I2C Command Register */
#define CRA_SW_WVN_PAGE_0_DDC_CMD_ADDR 0x000000F3		/* DDC I2C Command Register */
	uint8_t SW_WVN_Page_0_DDC_CMD;
	#define SW_WVN_PAGE_0_REG_SDA_DEL_EN_MASK	0x20
	#define SW_WVN_PAGE_0_REG_SDA_DEL_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SDA_DEL_EN_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_SDA_DEL_EN_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_SDA_DEL_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_FLT_EN_MASK	0x10
	#define SW_WVN_PAGE_0_REG_DDC_FLT_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_FLT_EN_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_DDC_FLT_EN_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_DDC_FLT_EN_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_CMD_MASK	0x0F
	#define SW_WVN_PAGE_0_REG_DDC_CMD_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_CMD_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_CMD_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_CMD_MASK)
#define SW_WVN_PAGE_0_DDC_DATA_ADDR 0xF4		/* DDC I2C FIFO Data In/Out Register */
#define CRA_SW_WVN_PAGE_0_DDC_DATA_ADDR 0x000000F4		/* DDC I2C FIFO Data In/Out Register */
	uint8_t SW_WVN_Page_0_DDC_DATA;
	#define SW_WVN_PAGE_0_DDC_DATA_OUT_MASK	0xFF
	#define SW_WVN_PAGE_0_DDC_DATA_OUT_RD(x)	((x)&SW_WVN_PAGE_0_DDC_DATA_OUT_MASK)
	#define SW_WVN_PAGE_0_DDC_DATA_OUT_WR(x)	((x)&SW_WVN_PAGE_0_DDC_DATA_OUT_MASK)
#define SW_WVN_PAGE_0_DDC_DOUT_CNT_ADDR 0xF5		/* DDC I2C Data Out Counter Register */
#define CRA_SW_WVN_PAGE_0_DDC_DOUT_CNT_ADDR 0x000000F5		/* DDC I2C Data Out Counter Register */
	uint8_t SW_WVN_Page_0_DDC_DOUT_CNT;
	#define SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_MASK	0x80
	#define SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_MASK)>>7)
	#define SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B8_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_STALL_CONFIG_B1_0_MASK	0x60
	#define SW_WVN_PAGE_0_REG_DDC_STALL_CONFIG_B1_0_RD(x)	(((x)&SW_WVN_PAGE_0_REG_DDC_STALL_CONFIG_B1_0_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_DDC_STALL_CONFIG_B1_0_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_DDC_STALL_CONFIG_B1_0_MASK)
	#define SW_WVN_PAGE_0_DDC_DATA_OUT_CNT_MASK	0x1F
	#define SW_WVN_PAGE_0_DDC_DATA_OUT_CNT_RD(x)	((x)&SW_WVN_PAGE_0_DDC_DATA_OUT_CNT_MASK)
	#define SW_WVN_PAGE_0_DDC_DATA_OUT_CNT_WR(x)	((x)&SW_WVN_PAGE_0_DDC_DATA_OUT_CNT_MASK)
#define SW_WVN_PAGE_0_DDC_DELAY_CNT_ADDR 0xF6		/* DDC I2C Delay Count Register */
#define CRA_SW_WVN_PAGE_0_DDC_DELAY_CNT_ADDR 0x000000F6		/* DDC I2C Delay Count Register */
	uint8_t SW_WVN_Page_0_DDC_DELAY_CNT;
	#define SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_RD(x)	((x)&SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_MASK)
	#define SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_WR(x)	((x)&SW_WVN_PAGE_0_REG_DDC_DELAY_CNT_B7_0_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_F7 0xF7		/*  */
	uint8_t SW_WVN_Page_0_Undefined_F7;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_F8 0xF8		/*  */
	uint8_t SW_WVN_Page_0_Undefined_F8;
#define SW_WVN_PAGE_0_EPST_ADDR 0xF9		/* I2C Status Register */
#define CRA_SW_WVN_PAGE_0_EPST_ADDR 0x000000F9		/* I2C Status Register */
	uint8_t SW_WVN_Page_0_EPST;
	#define SW_WVN_PAGE_0_OTP_UNLOCKED_MASK	0x80
	#define SW_WVN_PAGE_0_OTP_UNLOCKED_RD(x)	(((x)&SW_WVN_PAGE_0_OTP_UNLOCKED_MASK)>>7)
	#define SW_WVN_PAGE_0_OTP_UNLOCKED_WR(x)	(((x)<<7)&SW_WVN_PAGE_0_OTP_UNLOCKED_MASK)
	#define SW_WVN_PAGE_0_REG_BIST2_ERR_CLR_MASK	0x40
	#define SW_WVN_PAGE_0_REG_BIST2_ERR_CLR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST2_ERR_CLR_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_BIST2_ERR_CLR_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_BIST2_ERR_CLR_MASK)
	#define SW_WVN_PAGE_0_REG_BIST1_ERR_CLR_MASK	0x20
	#define SW_WVN_PAGE_0_REG_BIST1_ERR_CLR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST1_ERR_CLR_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_BIST1_ERR_CLR_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_BIST1_ERR_CLR_MASK)
	#define SW_WVN_PAGE_0_REG_ACK_ERR_CLR_MASK	0x08
	#define SW_WVN_PAGE_0_REG_ACK_ERR_CLR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_ACK_ERR_CLR_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_ACK_ERR_CLR_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_ACK_ERR_CLR_MASK)
	#define SW_WVN_PAGE_0_REG_SDA_ERR_CLR_MASK	0x04
	#define SW_WVN_PAGE_0_REG_SDA_ERR_CLR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_SDA_ERR_CLR_MASK)>>2)
	#define SW_WVN_PAGE_0_REG_SDA_ERR_CLR_WR(x)	(((x)<<2)&SW_WVN_PAGE_0_REG_SDA_ERR_CLR_MASK)
	#define SW_WVN_PAGE_0_REG_BIST_ERR_CLR_MASK	0x02
	#define SW_WVN_PAGE_0_REG_BIST_ERR_CLR_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BIST_ERR_CLR_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_BIST_ERR_CLR_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_BIST_ERR_CLR_MASK)
	#define SW_WVN_PAGE_0_REG_CMD_DONE_CLR_MASK	0x01
	#define SW_WVN_PAGE_0_REG_CMD_DONE_CLR_RD(x)	((x)&SW_WVN_PAGE_0_REG_CMD_DONE_CLR_MASK)
	#define SW_WVN_PAGE_0_REG_CMD_DONE_CLR_WR(x)	((x)&SW_WVN_PAGE_0_REG_CMD_DONE_CLR_MASK)
#define SW_WVN_PAGE_0_EPCM_ADDR 0xFA		/* I2C Command Register */
#define CRA_SW_WVN_PAGE_0_EPCM_ADDR 0x000000FA		/* I2C Command Register */
	uint8_t SW_WVN_Page_0_EPCM;
	#define SW_WVN_PAGE_0_REG_LD_KSV_MASK	0x20
	#define SW_WVN_PAGE_0_REG_LD_KSV_RD(x)	(((x)&SW_WVN_PAGE_0_REG_LD_KSV_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_LD_KSV_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_LD_KSV_MASK)
	#define SW_WVN_PAGE_0_REG_EPCM_MASK	0x1F
	#define SW_WVN_PAGE_0_REG_EPCM_RD(x)	((x)&SW_WVN_PAGE_0_REG_EPCM_MASK)
	#define SW_WVN_PAGE_0_REG_EPCM_WR(x)	((x)&SW_WVN_PAGE_0_REG_EPCM_MASK)
#define SW_WVN_PAGE_0_OTP_CLK_ADDR 0xFB		/* I2C Command Register */
#define CRA_SW_WVN_PAGE_0_OTP_CLK_ADDR 0x000000FB		/* I2C Command Register */
	uint8_t SW_WVN_Page_0_OTP_CLK;
	#define SW_WVN_PAGE_0_REG_OCLK_CBUS_DIV_MASK	0xC0
	#define SW_WVN_PAGE_0_REG_OCLK_CBUS_DIV_RD(x)	(((x)&SW_WVN_PAGE_0_REG_OCLK_CBUS_DIV_MASK)>>6)
	#define SW_WVN_PAGE_0_REG_OCLK_CBUS_DIV_WR(x)	(((x)<<6)&SW_WVN_PAGE_0_REG_OCLK_CBUS_DIV_MASK)
	#define SW_WVN_PAGE_0_REG_OTP_PROTECT_EN_MASK	0x20
	#define SW_WVN_PAGE_0_REG_OTP_PROTECT_EN_RD(x)	(((x)&SW_WVN_PAGE_0_REG_OTP_PROTECT_EN_MASK)>>5)
	#define SW_WVN_PAGE_0_REG_OTP_PROTECT_EN_WR(x)	(((x)<<5)&SW_WVN_PAGE_0_REG_OTP_PROTECT_EN_MASK)
	#define SW_WVN_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_MASK	0x10
	#define SW_WVN_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_RD(x)	(((x)&SW_WVN_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_MASK)>>4)
	#define SW_WVN_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_WR(x)	(((x)<<4)&SW_WVN_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_MASK)
	#define SW_WVN_PAGE_0_REG_BYP_OCLKRING_OPTION_MASK	0x08
	#define SW_WVN_PAGE_0_REG_BYP_OCLKRING_OPTION_RD(x)	(((x)&SW_WVN_PAGE_0_REG_BYP_OCLKRING_OPTION_MASK)>>3)
	#define SW_WVN_PAGE_0_REG_BYP_OCLKRING_OPTION_WR(x)	(((x)<<3)&SW_WVN_PAGE_0_REG_BYP_OCLKRING_OPTION_MASK)
	#define SW_WVN_PAGE_0_REG_OCLKDIV_MASK	0x06
	#define SW_WVN_PAGE_0_REG_OCLKDIV_RD(x)	(((x)&SW_WVN_PAGE_0_REG_OCLKDIV_MASK)>>1)
	#define SW_WVN_PAGE_0_REG_OCLKDIV_WR(x)	(((x)<<1)&SW_WVN_PAGE_0_REG_OCLKDIV_MASK)
	#define SW_WVN_PAGE_0_REG_OTPCLKDIV_MASK	0x01
	#define SW_WVN_PAGE_0_REG_OTPCLKDIV_RD(x)	((x)&SW_WVN_PAGE_0_REG_OTPCLKDIV_MASK)
	#define SW_WVN_PAGE_0_REG_OTPCLKDIV_WR(x)	((x)&SW_WVN_PAGE_0_REG_OTPCLKDIV_MASK)
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_FC 0xFC		/*  */
	uint8_t SW_WVN_Page_0_Undefined_FC;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_FD 0xFD		/*  */
	uint8_t SW_WVN_Page_0_Undefined_FD;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_FE 0xFE		/*  */
	uint8_t SW_WVN_Page_0_Undefined_FE;
#define SW_WVN_PAGE_0_UNDEFINED_ADDR_FF 0xFF		/*  */
	uint8_t SW_WVN_Page_0_Undefined_FF;
}SW_WVN_RegsPage_0_t,*PSW_WVN_RegsPage_0_t;

typedef struct _SW_WVN_RegsPage_1_t
{
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_00 0x00		/*  */
	uint8_t SW_WVN_Page_1_Undefined_00;
#define SW_WVN_PAGE_1_ACR_CTRL_ADDR 0x01		/* ACR  Control Register */
#define CRA_SW_WVN_PAGE_1_ACR_CTRL_ADDR 0x00000101		/* ACR  Control Register */
	uint8_t SW_WVN_Page_1_ACR_CTRL;
	#define SW_WVN_PAGE_1_REG_CTS_REQ_EN_MASK	0x02
	#define SW_WVN_PAGE_1_REG_CTS_REQ_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CTS_REQ_EN_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_CTS_REQ_EN_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_CTS_REQ_EN_MASK)
	#define SW_WVN_PAGE_1_REG_CTS_HW_SW_SEL_MASK	0x01
	#define SW_WVN_PAGE_1_REG_CTS_HW_SW_SEL_RD(x)	((x)&SW_WVN_PAGE_1_REG_CTS_HW_SW_SEL_MASK)
	#define SW_WVN_PAGE_1_REG_CTS_HW_SW_SEL_WR(x)	((x)&SW_WVN_PAGE_1_REG_CTS_HW_SW_SEL_MASK)
#define SW_WVN_PAGE_1_FREQ_SVAL_ADDR 0x02		/* ACR  Audio Frequency Register */
#define CRA_SW_WVN_PAGE_1_FREQ_SVAL_ADDR 0x00000102		/* ACR  Audio Frequency Register */
	uint8_t SW_WVN_Page_1_FREQ_SVAL;
	#define SW_WVN_PAGE_1_REG_FM_IN_VAL_SW_MASK	0x07
	#define SW_WVN_PAGE_1_REG_FM_IN_VAL_SW_RD(x)	((x)&SW_WVN_PAGE_1_REG_FM_IN_VAL_SW_MASK)
	#define SW_WVN_PAGE_1_REG_FM_IN_VAL_SW_WR(x)	((x)&SW_WVN_PAGE_1_REG_FM_IN_VAL_SW_MASK)
#define SW_WVN_PAGE_1_N_SVAL1_ADDR 0x03		/* ACR N Software Value #1 Register */
#define CRA_SW_WVN_PAGE_1_N_SVAL1_ADDR 0x00000103		/* ACR N Software Value #1 Register */
	uint8_t SW_WVN_Page_1_N_SVAL1;
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_REG_N_VAL_SW_B7_0_MASK)
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_REG_N_VAL_SW_B7_0_MASK)
#define SW_WVN_PAGE_1_N_SVAL2_ADDR 0x04		/* ACR N Software Value #2 Register */
#define CRA_SW_WVN_PAGE_1_N_SVAL2_ADDR 0x00000104		/* ACR N Software Value #2 Register */
	uint8_t SW_WVN_Page_1_N_SVAL2;
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_REG_N_VAL_SW_B15_8_MASK)
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_REG_N_VAL_SW_B15_8_MASK)
#define SW_WVN_PAGE_1_N_SVAL3_ADDR 0x05		/* ACR N Software Value #3 Register */
#define CRA_SW_WVN_PAGE_1_N_SVAL3_ADDR 0x00000105		/* ACR N Software Value #3 Register */
	uint8_t SW_WVN_Page_1_N_SVAL3;
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B19_16_MASK	0x0F
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B19_16_RD(x)	((x)&SW_WVN_PAGE_1_REG_N_VAL_SW_B19_16_MASK)
	#define SW_WVN_PAGE_1_REG_N_VAL_SW_B19_16_WR(x)	((x)&SW_WVN_PAGE_1_REG_N_VAL_SW_B19_16_MASK)
#define SW_WVN_PAGE_1_CTS_TXSVAL1_ADDR 0x06		/* ACR CTS Software Value #1 Register */
#define CRA_SW_WVN_PAGE_1_CTS_TXSVAL1_ADDR 0x00000106		/* ACR CTS Software Value #1 Register */
	uint8_t SW_WVN_Page_1_CTS_TXSVAL1;
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_REG_CTS_VAL_SW_B7_0_MASK)
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_REG_CTS_VAL_SW_B7_0_MASK)
#define SW_WVN_PAGE_1_CTS_TXSVAL2_ADDR 0x07		/* ACR CTS Software Value #2 Register */
#define CRA_SW_WVN_PAGE_1_CTS_TXSVAL2_ADDR 0x00000107		/* ACR CTS Software Value #2 Register */
	uint8_t SW_WVN_Page_1_CTS_TXSVAL2;
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_REG_CTS_VAL_SW_B15_8_MASK)
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_REG_CTS_VAL_SW_B15_8_MASK)
#define SW_WVN_PAGE_1_CTS_TXSVAL3_ADDR 0x08		/* ACR CTS Software Value #3 Register */
#define CRA_SW_WVN_PAGE_1_CTS_TXSVAL3_ADDR 0x00000108		/* ACR CTS Software Value #3 Register */
	uint8_t SW_WVN_Page_1_CTS_TXSVAL3;
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B19_16_MASK	0x0F
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B19_16_RD(x)	((x)&SW_WVN_PAGE_1_REG_CTS_VAL_SW_B19_16_MASK)
	#define SW_WVN_PAGE_1_REG_CTS_VAL_SW_B19_16_WR(x)	((x)&SW_WVN_PAGE_1_REG_CTS_VAL_SW_B19_16_MASK)
#define SW_WVN_PAGE_1_CTS_TXHVAL1_ADDR 0x09		/* ACR CTS Hardware Value #1 Register */
#define CRA_SW_WVN_PAGE_1_CTS_TXHVAL1_ADDR 0x00000109		/* ACR CTS Hardware Value #1 Register */
	uint8_t SW_WVN_Page_1_CTS_TXHVAL1;
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_CTS_VAL_HW_B7_0_MASK)
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_CTS_VAL_HW_B7_0_MASK)
#define SW_WVN_PAGE_1_CTS_TXHVAL2_ADDR 0x0A		/* ACR CTS Hardware Value #2 Register */
#define CRA_SW_WVN_PAGE_1_CTS_TXHVAL2_ADDR 0x0000010A		/* ACR CTS Hardware Value #2 Register */
	uint8_t SW_WVN_Page_1_CTS_TXHVAL2;
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_CTS_VAL_HW_B15_8_MASK)
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_CTS_VAL_HW_B15_8_MASK)
#define SW_WVN_PAGE_1_CTS_TXHVAL3_ADDR 0x0B		/* ACR CTS Hardware Value #3 Register */
#define CRA_SW_WVN_PAGE_1_CTS_TXHVAL3_ADDR 0x0000010B		/* ACR CTS Hardware Value #3 Register */
	uint8_t SW_WVN_Page_1_CTS_TXHVAL3;
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B19_16_MASK	0x0F
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B19_16_RD(x)	((x)&SW_WVN_PAGE_1_CTS_VAL_HW_B19_16_MASK)
	#define SW_WVN_PAGE_1_CTS_VAL_HW_B19_16_WR(x)	((x)&SW_WVN_PAGE_1_CTS_VAL_HW_B19_16_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_0C 0x0C		/*  */
	uint8_t SW_WVN_Page_1_Undefined_0C;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_0D 0x0D		/*  */
	uint8_t SW_WVN_Page_1_Undefined_0D;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_0E 0x0E		/*  */
	uint8_t SW_WVN_Page_1_Undefined_0E;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_0F 0x0F		/*  */
	uint8_t SW_WVN_Page_1_Undefined_0F;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_10 0x10		/*  */
	uint8_t SW_WVN_Page_1_Undefined_10;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_11 0x11		/*  */
	uint8_t SW_WVN_Page_1_Undefined_11;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_12 0x12		/*  */
	uint8_t SW_WVN_Page_1_Undefined_12;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_13 0x13		/*  */
	uint8_t SW_WVN_Page_1_Undefined_13;
#define SW_WVN_PAGE_1_AUD_MODE_ADDR 0x14		/* Audio In Mode Register */
#define CRA_SW_WVN_PAGE_1_AUD_MODE_ADDR 0x00000114		/* Audio In Mode Register */
	uint8_t SW_WVN_Page_1_AUD_MODE;
	#define SW_WVN_PAGE_1_REG_I2S_EN_MASK	0xF0
	#define SW_WVN_PAGE_1_REG_I2S_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_I2S_EN_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_I2S_EN_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_I2S_EN_MASK)
	#define SW_WVN_PAGE_1_REG_SPDIF_SMPL_TCLK2_5X_MASK	0x04
	#define SW_WVN_PAGE_1_REG_SPDIF_SMPL_TCLK2_5X_RD(x)	(((x)&SW_WVN_PAGE_1_REG_SPDIF_SMPL_TCLK2_5X_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_SPDIF_SMPL_TCLK2_5X_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_SPDIF_SMPL_TCLK2_5X_MASK)
	#define SW_WVN_PAGE_1_REG_SPDIF_EN_MASK	0x02
	#define SW_WVN_PAGE_1_REG_SPDIF_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_SPDIF_EN_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_SPDIF_EN_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_SPDIF_EN_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_IN_EN_MASK	0x01
	#define SW_WVN_PAGE_1_REG_AUD_IN_EN_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_IN_EN_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_IN_EN_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_IN_EN_MASK)
#define SW_WVN_PAGE_1_SPDIF_CTRL_ADDR 0x15		/* Audio In SPDIF Control Register */
#define CRA_SW_WVN_PAGE_1_SPDIF_CTRL_ADDR 0x00000115		/* Audio In SPDIF Control Register */
	uint8_t SW_WVN_Page_1_SPDIF_CTRL;
	#define SW_WVN_PAGE_1_AUDI_NO_AUDIO_MASK	0x08
	#define SW_WVN_PAGE_1_AUDI_NO_AUDIO_RD(x)	(((x)&SW_WVN_PAGE_1_AUDI_NO_AUDIO_MASK)>>3)
	#define SW_WVN_PAGE_1_AUDI_NO_AUDIO_WR(x)	(((x)<<3)&SW_WVN_PAGE_1_AUDI_NO_AUDIO_MASK)
	#define SW_WVN_PAGE_1_REG_2UI_LOCK_MASK	0x04
	#define SW_WVN_PAGE_1_REG_2UI_LOCK_RD(x)	(((x)&SW_WVN_PAGE_1_REG_2UI_LOCK_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_2UI_LOCK_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_2UI_LOCK_MASK)
	#define SW_WVN_PAGE_1_REG_FS_OVERRIDE_MASK	0x02
	#define SW_WVN_PAGE_1_REG_FS_OVERRIDE_RD(x)	(((x)&SW_WVN_PAGE_1_REG_FS_OVERRIDE_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_FS_OVERRIDE_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_FS_OVERRIDE_MASK)
	#define SW_WVN_PAGE_1_REG_1UI_LOCK_MASK	0x01
	#define SW_WVN_PAGE_1_REG_1UI_LOCK_RD(x)	((x)&SW_WVN_PAGE_1_REG_1UI_LOCK_MASK)
	#define SW_WVN_PAGE_1_REG_1UI_LOCK_WR(x)	((x)&SW_WVN_PAGE_1_REG_1UI_LOCK_MASK)
#define SW_WVN_PAGE_1_SPDIF_SSMPL_ADDR 0x16		/* Audio In SPDIF Software 1UI Overwrite Register */
#define CRA_SW_WVN_PAGE_1_SPDIF_SSMPL_ADDR 0x00000116		/* Audio In SPDIF Software 1UI Overwrite Register */
	uint8_t SW_WVN_Page_1_SPDIF_SSMPL;
	#define SW_WVN_PAGE_1_REG_MAX_1UI_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MAX_1UI_RD(x)	((x)&SW_WVN_PAGE_1_REG_MAX_1UI_MASK)
	#define SW_WVN_PAGE_1_REG_MAX_1UI_WR(x)	((x)&SW_WVN_PAGE_1_REG_MAX_1UI_MASK)
#define SW_WVN_PAGE_1_SPDIF_HSMPL_ADDR 0x17		/* Audio In SPDIF Hardware 1UI Sample Register */
#define CRA_SW_WVN_PAGE_1_SPDIF_HSMPL_ADDR 0x00000117		/* Audio In SPDIF Hardware 1UI Sample Register */
	uint8_t SW_WVN_Page_1_SPDIF_HSMPL;
	#define SW_WVN_PAGE_1_AUDI_MAX_1UI_MASK	0xFF
	#define SW_WVN_PAGE_1_AUDI_MAX_1UI_RD(x)	((x)&SW_WVN_PAGE_1_AUDI_MAX_1UI_MASK)
	#define SW_WVN_PAGE_1_AUDI_MAX_1UI_WR(x)	((x)&SW_WVN_PAGE_1_AUDI_MAX_1UI_MASK)
#define SW_WVN_PAGE_1_SPDIF_FS_ADDR 0x18		/* Audio In SPDIF Extracted Fs Register */
#define CRA_SW_WVN_PAGE_1_SPDIF_FS_ADDR 0x00000118		/* Audio In SPDIF Extracted Fs Register */
	uint8_t SW_WVN_Page_1_SPDIF_FS;
	#define SW_WVN_PAGE_1_AUDI_LENGTH_MASK	0xF0
	#define SW_WVN_PAGE_1_AUDI_LENGTH_RD(x)	(((x)&SW_WVN_PAGE_1_AUDI_LENGTH_MASK)>>4)
	#define SW_WVN_PAGE_1_AUDI_LENGTH_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_AUDI_LENGTH_MASK)
	#define SW_WVN_PAGE_1_AUDI_SPDIF_FS_MASK	0x0F
	#define SW_WVN_PAGE_1_AUDI_SPDIF_FS_RD(x)	((x)&SW_WVN_PAGE_1_AUDI_SPDIF_FS_MASK)
	#define SW_WVN_PAGE_1_AUDI_SPDIF_FS_WR(x)	((x)&SW_WVN_PAGE_1_AUDI_SPDIF_FS_MASK)
#define SW_WVN_PAGE_1_SPDIF_SSMPL2_ADDR 0x19		/* Audio In SPDIF Software 2UI Overwrite Register */
#define CRA_SW_WVN_PAGE_1_SPDIF_SSMPL2_ADDR 0x00000119		/* Audio In SPDIF Software 2UI Overwrite Register */
	uint8_t SW_WVN_Page_1_SPDIF_SSMPL2;
	#define SW_WVN_PAGE_1_REG_MAX_2UI_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MAX_2UI_RD(x)	((x)&SW_WVN_PAGE_1_REG_MAX_2UI_MASK)
	#define SW_WVN_PAGE_1_REG_MAX_2UI_WR(x)	((x)&SW_WVN_PAGE_1_REG_MAX_2UI_MASK)
#define SW_WVN_PAGE_1_SPDIF_HSMPL2_ADDR 0x1A		/* Audio In SPDIF Hardware 2UI Sample Register */
#define CRA_SW_WVN_PAGE_1_SPDIF_HSMPL2_ADDR 0x0000011A		/* Audio In SPDIF Hardware 2UI Sample Register */
	uint8_t SW_WVN_Page_1_SPDIF_HSMPL2;
	#define SW_WVN_PAGE_1_AUDI_MAX_2UI_MASK	0xFF
	#define SW_WVN_PAGE_1_AUDI_MAX_2UI_RD(x)	((x)&SW_WVN_PAGE_1_AUDI_MAX_2UI_MASK)
	#define SW_WVN_PAGE_1_AUDI_MAX_2UI_WR(x)	((x)&SW_WVN_PAGE_1_AUDI_MAX_2UI_MASK)
#define SW_WVN_PAGE_1_SPDIF_ERTH_ADDR 0x1B		/* Audio In Error Threshold Register */
#define CRA_SW_WVN_PAGE_1_SPDIF_ERTH_ADDR 0x0000011B		/* Audio In Error Threshold Register */
	uint8_t SW_WVN_Page_1_SPDIF_ERTH;
	#define SW_WVN_PAGE_1_REG_I2S2DSD_EN_MASK	0x40
	#define SW_WVN_PAGE_1_REG_I2S2DSD_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_I2S2DSD_EN_MASK)>>6)
	#define SW_WVN_PAGE_1_REG_I2S2DSD_EN_WR(x)	(((x)<<6)&SW_WVN_PAGE_1_REG_I2S2DSD_EN_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_ERR_THRESH_MASK	0x3F
	#define SW_WVN_PAGE_1_REG_AUD_ERR_THRESH_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_ERR_THRESH_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_ERR_THRESH_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_ERR_THRESH_MASK)
#define SW_WVN_PAGE_1_I2S_IN_MAP_ADDR 0x1C		/* Audio IN I2S Data In Map Register */
#define CRA_SW_WVN_PAGE_1_I2S_IN_MAP_ADDR 0x0000011C		/* Audio IN I2S Data In Map Register */
	uint8_t SW_WVN_Page_1_I2S_IN_MAP;
	#define SW_WVN_PAGE_1_REG_FIFO3_MAP_MASK	0xC0
	#define SW_WVN_PAGE_1_REG_FIFO3_MAP_RD(x)	(((x)&SW_WVN_PAGE_1_REG_FIFO3_MAP_MASK)>>6)
	#define SW_WVN_PAGE_1_REG_FIFO3_MAP_WR(x)	(((x)<<6)&SW_WVN_PAGE_1_REG_FIFO3_MAP_MASK)
	#define SW_WVN_PAGE_1_REG_FIFO2_MAP_MASK	0x30
	#define SW_WVN_PAGE_1_REG_FIFO2_MAP_RD(x)	(((x)&SW_WVN_PAGE_1_REG_FIFO2_MAP_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_FIFO2_MAP_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_FIFO2_MAP_MASK)
	#define SW_WVN_PAGE_1_REG_FIFO1_MAP_MASK	0x0C
	#define SW_WVN_PAGE_1_REG_FIFO1_MAP_RD(x)	(((x)&SW_WVN_PAGE_1_REG_FIFO1_MAP_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_FIFO1_MAP_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_FIFO1_MAP_MASK)
	#define SW_WVN_PAGE_1_REG_FIFO0_MAP_MASK	0x03
	#define SW_WVN_PAGE_1_REG_FIFO0_MAP_RD(x)	((x)&SW_WVN_PAGE_1_REG_FIFO0_MAP_MASK)
	#define SW_WVN_PAGE_1_REG_FIFO0_MAP_WR(x)	((x)&SW_WVN_PAGE_1_REG_FIFO0_MAP_MASK)
#define SW_WVN_PAGE_1_I2S_IN_CTRL_ADDR 0x1D		/* Audio In I2S Control Register */
#define CRA_SW_WVN_PAGE_1_I2S_IN_CTRL_ADDR 0x0000011D		/* Audio In I2S Control Register */
	uint8_t SW_WVN_Page_1_I2S_IN_CTRL;
	#define SW_WVN_PAGE_1_REG_SCK_EDGE_MASK	0x40
	#define SW_WVN_PAGE_1_REG_SCK_EDGE_RD(x)	(((x)&SW_WVN_PAGE_1_REG_SCK_EDGE_MASK)>>6)
	#define SW_WVN_PAGE_1_REG_SCK_EDGE_WR(x)	(((x)<<6)&SW_WVN_PAGE_1_REG_SCK_EDGE_MASK)
	#define SW_WVN_PAGE_1_REG_WS_MASK	0x08
	#define SW_WVN_PAGE_1_REG_WS_RD(x)	(((x)&SW_WVN_PAGE_1_REG_WS_MASK)>>3)
	#define SW_WVN_PAGE_1_REG_WS_WR(x)	(((x)<<3)&SW_WVN_PAGE_1_REG_WS_MASK)
	#define SW_WVN_PAGE_1_REG_JUSTIFY_MASK	0x04
	#define SW_WVN_PAGE_1_REG_JUSTIFY_RD(x)	(((x)&SW_WVN_PAGE_1_REG_JUSTIFY_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_JUSTIFY_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_JUSTIFY_MASK)
	#define SW_WVN_PAGE_1_REG_DATA_DIR_MASK	0x02
	#define SW_WVN_PAGE_1_REG_DATA_DIR_RD(x)	(((x)&SW_WVN_PAGE_1_REG_DATA_DIR_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_DATA_DIR_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_DATA_DIR_MASK)
	#define SW_WVN_PAGE_1_REG_1ST_BIT_MASK	0x01
	#define SW_WVN_PAGE_1_REG_1ST_BIT_RD(x)	((x)&SW_WVN_PAGE_1_REG_1ST_BIT_MASK)
	#define SW_WVN_PAGE_1_REG_1ST_BIT_WR(x)	((x)&SW_WVN_PAGE_1_REG_1ST_BIT_MASK)
#define SW_WVN_PAGE_1_I2S_CHST0_ADDR 0x1E		/* Audio In I2S Channel Status #0 Register */
#define CRA_SW_WVN_PAGE_1_I2S_CHST0_ADDR 0x0000011E		/* Audio In I2S Channel Status #0 Register */
	uint8_t SW_WVN_Page_1_I2S_CHST0;
	#define SW_WVN_PAGE_1_REG_CBIT_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_CBIT_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B7_0_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B7_0_MASK)
#define SW_WVN_PAGE_1_I2S_CHST1_ADDR 0x1F		/* Audio In I2S Channel Status #1 Register */
#define CRA_SW_WVN_PAGE_1_I2S_CHST1_ADDR 0x0000011F		/* Audio In I2S Channel Status #1 Register */
	uint8_t SW_WVN_Page_1_I2S_CHST1;
	#define SW_WVN_PAGE_1_REG_CBIT_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_CBIT_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B15_8_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B15_8_MASK)
#define SW_WVN_PAGE_1_I2S_CHST2_ADDR 0x20		/* Audio In I2S Channel Status #2 Register */
#define CRA_SW_WVN_PAGE_1_I2S_CHST2_ADDR 0x00000120		/* Audio In I2S Channel Status #2 Register */
	uint8_t SW_WVN_Page_1_I2S_CHST2;
	#define SW_WVN_PAGE_1_REG_CBIT_B23_20_MASK	0xF0
	#define SW_WVN_PAGE_1_REG_CBIT_B23_20_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CBIT_B23_20_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_CBIT_B23_20_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_CBIT_B23_20_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B19_16_MASK	0x0F
	#define SW_WVN_PAGE_1_REG_CBIT_B19_16_RD(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B19_16_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B19_16_WR(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B19_16_MASK)
#define SW_WVN_PAGE_1_I2S_CHST4_ADDR 0x21		/* Audio in I2S Channel Status #3 Register */
#define CRA_SW_WVN_PAGE_1_I2S_CHST4_ADDR 0x00000121		/* Audio in I2S Channel Status #3 Register */
	uint8_t SW_WVN_Page_1_I2S_CHST4;
	#define SW_WVN_PAGE_1_REG_CBIT_B31_28_MASK	0xF0
	#define SW_WVN_PAGE_1_REG_CBIT_B31_28_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CBIT_B31_28_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_CBIT_B31_28_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_CBIT_B31_28_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B27_24_MASK	0x0F
	#define SW_WVN_PAGE_1_REG_CBIT_B27_24_RD(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B27_24_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B27_24_WR(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B27_24_MASK)
#define SW_WVN_PAGE_1_I2S_CHST5_ADDR 0x22		/* Audio In I2S Channel Status #4 Register */
#define CRA_SW_WVN_PAGE_1_I2S_CHST5_ADDR 0x00000122		/* Audio In I2S Channel Status #4 Register */
	uint8_t SW_WVN_Page_1_I2S_CHST5;
	#define SW_WVN_PAGE_1_REG_CBIT_B39_36_MASK	0xF0
	#define SW_WVN_PAGE_1_REG_CBIT_B39_36_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CBIT_B39_36_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_CBIT_B39_36_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_CBIT_B39_36_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B35_32_MASK	0x0F
	#define SW_WVN_PAGE_1_REG_CBIT_B35_32_RD(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B35_32_MASK)
	#define SW_WVN_PAGE_1_REG_CBIT_B35_32_WR(x)	((x)&SW_WVN_PAGE_1_REG_CBIT_B35_32_MASK)
#define SW_WVN_PAGE_1_ASRC_ADDR 0x23		/* Audio In Sample Rate Conversion Register */
#define CRA_SW_WVN_PAGE_1_ASRC_ADDR 0x00000123		/* Audio In Sample Rate Conversion Register */
	uint8_t SW_WVN_Page_1_ASRC;
	#define SW_WVN_PAGE_1_REG_SRC_CTRL_MASK	0x02
	#define SW_WVN_PAGE_1_REG_SRC_CTRL_RD(x)	(((x)&SW_WVN_PAGE_1_REG_SRC_CTRL_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_SRC_CTRL_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_SRC_CTRL_MASK)
	#define SW_WVN_PAGE_1_REG_SRC_EN_MASK	0x01
	#define SW_WVN_PAGE_1_REG_SRC_EN_RD(x)	((x)&SW_WVN_PAGE_1_REG_SRC_EN_MASK)
	#define SW_WVN_PAGE_1_REG_SRC_EN_WR(x)	((x)&SW_WVN_PAGE_1_REG_SRC_EN_MASK)
#define SW_WVN_PAGE_1_I2S_IN_SIZE_ADDR 0x24		/* Audio In I2S Input Size Register */
#define CRA_SW_WVN_PAGE_1_I2S_IN_SIZE_ADDR 0x00000124		/* Audio In I2S Input Size Register */
	uint8_t SW_WVN_Page_1_I2S_IN_SIZE;
	#define SW_WVN_PAGE_1_REG_I2S_IN_LENGTH_MASK	0x0F
	#define SW_WVN_PAGE_1_REG_I2S_IN_LENGTH_RD(x)	((x)&SW_WVN_PAGE_1_REG_I2S_IN_LENGTH_MASK)
	#define SW_WVN_PAGE_1_REG_I2S_IN_LENGTH_WR(x)	((x)&SW_WVN_PAGE_1_REG_I2S_IN_LENGTH_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_25 0x25		/*  */
	uint8_t SW_WVN_Page_1_Undefined_25;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_26 0x26		/*  */
	uint8_t SW_WVN_Page_1_Undefined_26;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_27 0x27		/*  */
	uint8_t SW_WVN_Page_1_Undefined_27;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_28 0x28		/*  */
	uint8_t SW_WVN_Page_1_Undefined_28;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_29 0x29		/*  */
	uint8_t SW_WVN_Page_1_Undefined_29;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_2A 0x2A		/*  */
	uint8_t SW_WVN_Page_1_Undefined_2A;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_2B 0x2B		/*  */
	uint8_t SW_WVN_Page_1_Undefined_2B;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_2C 0x2C		/*  */
	uint8_t SW_WVN_Page_1_Undefined_2C;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_2D 0x2D		/*  */
	uint8_t SW_WVN_Page_1_Undefined_2D;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_2E 0x2E		/*  */
	uint8_t SW_WVN_Page_1_Undefined_2E;
#define SW_WVN_PAGE_1_AUDP_TXCTRL_ADDR 0x2F		/* Audio PATH Control Register */
#define CRA_SW_WVN_PAGE_1_AUDP_TXCTRL_ADDR 0x0000012F		/* Audio PATH Control Register */
	uint8_t SW_WVN_Page_1_AUDP_TXCTRL;
	#define SW_WVN_PAGE_1_REG_AUD_MUTE_EN_MASK	0x04
	#define SW_WVN_PAGE_1_REG_AUD_MUTE_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_AUD_MUTE_EN_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_AUD_MUTE_EN_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_AUD_MUTE_EN_MASK)
	#define SW_WVN_PAGE_1_REG_LAYOUT_MASK	0x02
	#define SW_WVN_PAGE_1_REG_LAYOUT_RD(x)	(((x)&SW_WVN_PAGE_1_REG_LAYOUT_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_LAYOUT_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_LAYOUT_MASK)
	#define SW_WVN_PAGE_1_REG_HDMI_MODE_MASK	0x01
	#define SW_WVN_PAGE_1_REG_HDMI_MODE_RD(x)	((x)&SW_WVN_PAGE_1_REG_HDMI_MODE_MASK)
	#define SW_WVN_PAGE_1_REG_HDMI_MODE_WR(x)	((x)&SW_WVN_PAGE_1_REG_HDMI_MODE_MASK)
#define SW_WVN_PAGE_1_AUDP_TXSTAT_ADDR 0x30		/* Audio PATH Tx Status Register */
#define CRA_SW_WVN_PAGE_1_AUDP_TXSTAT_ADDR 0x00000130		/* Audio PATH Tx Status Register */
	uint8_t SW_WVN_Page_1_AUDP_TXSTAT;
	#define SW_WVN_PAGE_1_HDMI_MUTE_MASK	0x04
	#define SW_WVN_PAGE_1_HDMI_MUTE_RD(x)	(((x)&SW_WVN_PAGE_1_HDMI_MUTE_MASK)>>2)
	#define SW_WVN_PAGE_1_HDMI_MUTE_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_HDMI_MUTE_MASK)
#define SW_WVN_PAGE_1_AUDP_TXFIFO_ADDR 0x31		/* Audio PATH Tx FIFO Read Write ptr difference Register */
#define CRA_SW_WVN_PAGE_1_AUDP_TXFIFO_ADDR 0x00000131		/* Audio PATH Tx FIFO Read Write ptr difference Register */
	uint8_t SW_WVN_Page_1_AUDP_TXFIFO;
	#define SW_WVN_PAGE_1_HDMI_FIFO_DIFF_MASK	0x1F
	#define SW_WVN_PAGE_1_HDMI_FIFO_DIFF_RD(x)	((x)&SW_WVN_PAGE_1_HDMI_FIFO_DIFF_MASK)
	#define SW_WVN_PAGE_1_HDMI_FIFO_DIFF_WR(x)	((x)&SW_WVN_PAGE_1_HDMI_FIFO_DIFF_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_32 0x32		/*  */
	uint8_t SW_WVN_Page_1_Undefined_32;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_33 0x33		/*  */
	uint8_t SW_WVN_Page_1_Undefined_33;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_34 0x34		/*  */
	uint8_t SW_WVN_Page_1_Undefined_34;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_35 0x35		/*  */
	uint8_t SW_WVN_Page_1_Undefined_35;
#define SW_WVN_PAGE_1_OSC_OTP_COMP_ADDR 0x36		/* Calibration OTP Oscillator Compare Register */
#define CRA_SW_WVN_PAGE_1_OSC_OTP_COMP_ADDR 0x00000136		/* Calibration OTP Oscillator Compare Register */
	uint8_t SW_WVN_Page_1_OSC_OTP_COMP;
	#define SW_WVN_PAGE_1_CALIB_OTP_OSC_COMP_MASK	0x01
	#define SW_WVN_PAGE_1_CALIB_OTP_OSC_COMP_RD(x)	((x)&SW_WVN_PAGE_1_CALIB_OTP_OSC_COMP_MASK)
	#define SW_WVN_PAGE_1_CALIB_OTP_OSC_COMP_WR(x)	((x)&SW_WVN_PAGE_1_CALIB_OTP_OSC_COMP_MASK)
#define SW_WVN_PAGE_1_CEC_OTP_CALIB_ADDR 0x37		/* CEC OTP Oscillator Calibration Register */
#define CRA_SW_WVN_PAGE_1_CEC_OTP_CALIB_ADDR 0x00000137		/* CEC OTP Oscillator Calibration Register */
	uint8_t SW_WVN_Page_1_CEC_OTP_CALIB;
	#define SW_WVN_PAGE_1_OSC_CAL_LOCKED_MASK	0x80
	#define SW_WVN_PAGE_1_OSC_CAL_LOCKED_RD(x)	(((x)&SW_WVN_PAGE_1_OSC_CAL_LOCKED_MASK)>>7)
	#define SW_WVN_PAGE_1_OSC_CAL_LOCKED_WR(x)	(((x)<<7)&SW_WVN_PAGE_1_OSC_CAL_LOCKED_MASK)
	#define SW_WVN_PAGE_1_OSC_CAL_VALUE_MASK	0x1F
	#define SW_WVN_PAGE_1_OSC_CAL_VALUE_RD(x)	((x)&SW_WVN_PAGE_1_OSC_CAL_VALUE_MASK)
	#define SW_WVN_PAGE_1_OSC_CAL_VALUE_WR(x)	((x)&SW_WVN_PAGE_1_OSC_CAL_VALUE_MASK)
#define SW_WVN_PAGE_1_CEC_OSC_OTP_CALIB_ADDR 0x38		/* CEC OTP Oscillator Calibration Register */
#define CRA_SW_WVN_PAGE_1_CEC_OSC_OTP_CALIB_ADDR 0x00000138		/* CEC OTP Oscillator Calibration Register */
	uint8_t SW_WVN_Page_1_CEC_OSC_OTP_CALIB;
	#define SW_WVN_PAGE_1_OTP_CALIB_LOCKED_MASK	0x80
	#define SW_WVN_PAGE_1_OTP_CALIB_LOCKED_RD(x)	(((x)&SW_WVN_PAGE_1_OTP_CALIB_LOCKED_MASK)>>7)
	#define SW_WVN_PAGE_1_OTP_CALIB_LOCKED_WR(x)	(((x)<<7)&SW_WVN_PAGE_1_OTP_CALIB_LOCKED_MASK)
	#define SW_WVN_PAGE_1_OTP_CALIB_DATA_MASK	0x1F
	#define SW_WVN_PAGE_1_OTP_CALIB_DATA_RD(x)	((x)&SW_WVN_PAGE_1_OTP_CALIB_DATA_MASK)
	#define SW_WVN_PAGE_1_OTP_CALIB_DATA_WR(x)	((x)&SW_WVN_PAGE_1_OTP_CALIB_DATA_MASK)
#define SW_WVN_PAGE_1_CEC_OSC_CTRL_ADDR 0x39		/* CEC OTP Oscillator Calibration Register */
#define CRA_SW_WVN_PAGE_1_CEC_OSC_CTRL_ADDR 0x00000139		/* CEC OTP Oscillator Calibration Register */
	uint8_t SW_WVN_Page_1_CEC_OSC_CTRL;
	#define SW_WVN_PAGE_1_CEC_OSC_CTL_MASK	0x1F
	#define SW_WVN_PAGE_1_CEC_OSC_CTL_RD(x)	((x)&SW_WVN_PAGE_1_CEC_OSC_CTL_MASK)
	#define SW_WVN_PAGE_1_CEC_OSC_CTL_WR(x)	((x)&SW_WVN_PAGE_1_CEC_OSC_CTL_MASK)
#define SW_WVN_PAGE_1_CEC_OSC_CALIB_CTRL_ADDR 0x3A		/* CEC OTP Oscillator Calibration Register */
#define CRA_SW_WVN_PAGE_1_CEC_OSC_CALIB_CTRL_ADDR 0x0000013A		/* CEC OTP Oscillator Calibration Register */
	uint8_t SW_WVN_Page_1_CEC_OSC_CALIB_CTRL;
	#define SW_WVN_PAGE_1_REG_CALIB_VALID_MASK	0x80
	#define SW_WVN_PAGE_1_REG_CALIB_VALID_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CALIB_VALID_MASK)>>7)
	#define SW_WVN_PAGE_1_REG_CALIB_VALID_WR(x)	(((x)<<7)&SW_WVN_PAGE_1_REG_CALIB_VALID_MASK)
	#define SW_WVN_PAGE_1_REG_CALIB_DATA_MASK	0x1F
	#define SW_WVN_PAGE_1_REG_CALIB_DATA_RD(x)	((x)&SW_WVN_PAGE_1_REG_CALIB_DATA_MASK)
	#define SW_WVN_PAGE_1_REG_CALIB_DATA_WR(x)	((x)&SW_WVN_PAGE_1_REG_CALIB_DATA_MASK)
#define SW_WVN_PAGE_1_TEST_STAT_ADDR 0x3B		/* Test BIST Control Register */
#define CRA_SW_WVN_PAGE_1_TEST_STAT_ADDR 0x0000013B		/* Test BIST Control Register */
	uint8_t SW_WVN_Page_1_TEST_STAT;
	#define SW_WVN_PAGE_1_MBISTDONE_MASK	0x02
	#define SW_WVN_PAGE_1_MBISTDONE_RD(x)	(((x)&SW_WVN_PAGE_1_MBISTDONE_MASK)>>1)
	#define SW_WVN_PAGE_1_MBISTDONE_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_MBISTDONE_MASK)
	#define SW_WVN_PAGE_1_MBISTGO_MASK	0x01
	#define SW_WVN_PAGE_1_MBISTGO_RD(x)	((x)&SW_WVN_PAGE_1_MBISTGO_MASK)
	#define SW_WVN_PAGE_1_MBISTGO_WR(x)	((x)&SW_WVN_PAGE_1_MBISTGO_MASK)
#define SW_WVN_PAGE_1_TEST_TXCTRL_ADDR 0x3C		/* Test Control Register */
#define CRA_SW_WVN_PAGE_1_TEST_TXCTRL_ADDR 0x0000013C		/* Test Control Register */
	uint8_t SW_WVN_Page_1_TEST_TXCTRL;
	#define SW_WVN_PAGE_1_REG_PCLK_REF_SEL_MASK	0x40
	#define SW_WVN_PAGE_1_REG_PCLK_REF_SEL_RD(x)	(((x)&SW_WVN_PAGE_1_REG_PCLK_REF_SEL_MASK)>>6)
	#define SW_WVN_PAGE_1_REG_PCLK_REF_SEL_WR(x)	(((x)<<6)&SW_WVN_PAGE_1_REG_PCLK_REF_SEL_MASK)
	#define SW_WVN_PAGE_1_REG_TST_TCLK_MASK	0x20
	#define SW_WVN_PAGE_1_REG_TST_TCLK_RD(x)	(((x)&SW_WVN_PAGE_1_REG_TST_TCLK_MASK)>>5)
	#define SW_WVN_PAGE_1_REG_TST_TCLK_WR(x)	(((x)<<5)&SW_WVN_PAGE_1_REG_TST_TCLK_MASK)
	#define SW_WVN_PAGE_1_REG_TST_MBIST_EN_MASK	0x10
	#define SW_WVN_PAGE_1_REG_TST_MBIST_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_TST_MBIST_EN_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_TST_MBIST_EN_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_TST_MBIST_EN_MASK)
	#define SW_WVN_PAGE_1_REG_DVI_ENC_BYP_MASK	0x08
	#define SW_WVN_PAGE_1_REG_DVI_ENC_BYP_RD(x)	(((x)&SW_WVN_PAGE_1_REG_DVI_ENC_BYP_MASK)>>3)
	#define SW_WVN_PAGE_1_REG_DVI_ENC_BYP_WR(x)	(((x)<<3)&SW_WVN_PAGE_1_REG_DVI_ENC_BYP_MASK)
	#define SW_WVN_PAGE_1_REG_CORE_AON_EN_MASK	0x04
	#define SW_WVN_PAGE_1_REG_CORE_AON_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CORE_AON_EN_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_CORE_AON_EN_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_CORE_AON_EN_MASK)
	#define SW_WVN_PAGE_1_REG_TST_OSCK_MASK	0x02
	#define SW_WVN_PAGE_1_REG_TST_OSCK_RD(x)	(((x)&SW_WVN_PAGE_1_REG_TST_OSCK_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_TST_OSCK_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_TST_OSCK_MASK)
	#define SW_WVN_PAGE_1_REG_TST_PLLCK_MASK	0x01
	#define SW_WVN_PAGE_1_REG_TST_PLLCK_RD(x)	((x)&SW_WVN_PAGE_1_REG_TST_PLLCK_MASK)
	#define SW_WVN_PAGE_1_REG_TST_PLLCK_WR(x)	((x)&SW_WVN_PAGE_1_REG_TST_PLLCK_MASK)
#define SW_WVN_PAGE_1_DPD_ADDR 0x3D		/* Diagnostics Power Down Register */
#define CRA_SW_WVN_PAGE_1_DPD_ADDR 0x0000013D		/* Diagnostics Power Down Register */
	uint8_t SW_WVN_Page_1_DPD;
	#define SW_WVN_PAGE_1_REG_TIM_CHK_EN_1_MASK	0x80
	#define SW_WVN_PAGE_1_REG_TIM_CHK_EN_1_RD(x)	(((x)&SW_WVN_PAGE_1_REG_TIM_CHK_EN_1_MASK)>>7)
	#define SW_WVN_PAGE_1_REG_TIM_CHK_EN_1_WR(x)	(((x)<<7)&SW_WVN_PAGE_1_REG_TIM_CHK_EN_1_MASK)
	#define SW_WVN_PAGE_1_REG_TIM_CHK_EN_0_MASK	0x40
	#define SW_WVN_PAGE_1_REG_TIM_CHK_EN_0_RD(x)	(((x)&SW_WVN_PAGE_1_REG_TIM_CHK_EN_0_MASK)>>6)
	#define SW_WVN_PAGE_1_REG_TIM_CHK_EN_0_WR(x)	(((x)<<6)&SW_WVN_PAGE_1_REG_TIM_CHK_EN_0_MASK)
	#define SW_WVN_PAGE_1_REG_PDNRX12_MASK	0x20
	#define SW_WVN_PAGE_1_REG_PDNRX12_RD(x)	(((x)&SW_WVN_PAGE_1_REG_PDNRX12_MASK)>>5)
	#define SW_WVN_PAGE_1_REG_PDNRX12_WR(x)	(((x)<<5)&SW_WVN_PAGE_1_REG_PDNRX12_MASK)
	#define SW_WVN_PAGE_1_REG_PDOSC_EN_MASK	0x10
	#define SW_WVN_PAGE_1_REG_PDOSC_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_PDOSC_EN_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_PDOSC_EN_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_PDOSC_EN_MASK)
	#define SW_WVN_PAGE_1_REG_TCLK_PHASE_MASK	0x08
	#define SW_WVN_PAGE_1_REG_TCLK_PHASE_RD(x)	(((x)&SW_WVN_PAGE_1_REG_TCLK_PHASE_MASK)>>3)
	#define SW_WVN_PAGE_1_REG_TCLK_PHASE_WR(x)	(((x)<<3)&SW_WVN_PAGE_1_REG_TCLK_PHASE_MASK)
	#define SW_WVN_PAGE_1_REG_PDIDCK_MASK	0x04
	#define SW_WVN_PAGE_1_REG_PDIDCK_RD(x)	(((x)&SW_WVN_PAGE_1_REG_PDIDCK_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_PDIDCK_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_PDIDCK_MASK)
	#define SW_WVN_PAGE_1_REG_PDOSC_MASK	0x02
	#define SW_WVN_PAGE_1_REG_PDOSC_RD(x)	(((x)&SW_WVN_PAGE_1_REG_PDOSC_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_PDOSC_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_PDOSC_MASK)
	#define SW_WVN_PAGE_1_REG_PD_N_MASK	0x01
	#define SW_WVN_PAGE_1_REG_PD_N_RD(x)	((x)&SW_WVN_PAGE_1_REG_PD_N_MASK)
	#define SW_WVN_PAGE_1_REG_PD_N_WR(x)	((x)&SW_WVN_PAGE_1_REG_PD_N_MASK)
#define SW_WVN_PAGE_1_INF_CTRL1_ADDR 0x3E		/* CEA_861 InfoFrame Control #1 Register */
#define CRA_SW_WVN_PAGE_1_INF_CTRL1_ADDR 0x0000013E		/* CEA_861 InfoFrame Control #1 Register */
	uint8_t SW_WVN_Page_1_INF_CTRL1;
	#define SW_WVN_PAGE_1_REG_MPEG_EN_MASK	0x80
	#define SW_WVN_PAGE_1_REG_MPEG_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_MPEG_EN_MASK)>>7)
	#define SW_WVN_PAGE_1_REG_MPEG_EN_WR(x)	(((x)<<7)&SW_WVN_PAGE_1_REG_MPEG_EN_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_RPT_MASK	0x40
	#define SW_WVN_PAGE_1_REG_MPEG_RPT_RD(x)	(((x)&SW_WVN_PAGE_1_REG_MPEG_RPT_MASK)>>6)
	#define SW_WVN_PAGE_1_REG_MPEG_RPT_WR(x)	(((x)<<6)&SW_WVN_PAGE_1_REG_MPEG_RPT_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_EN_MASK	0x20
	#define SW_WVN_PAGE_1_REG_AUD_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_AUD_EN_MASK)>>5)
	#define SW_WVN_PAGE_1_REG_AUD_EN_WR(x)	(((x)<<5)&SW_WVN_PAGE_1_REG_AUD_EN_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_RPT_MASK	0x10
	#define SW_WVN_PAGE_1_REG_AUD_RPT_RD(x)	(((x)&SW_WVN_PAGE_1_REG_AUD_RPT_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_AUD_RPT_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_AUD_RPT_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_EN_MASK	0x08
	#define SW_WVN_PAGE_1_REG_SPD_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_SPD_EN_MASK)>>3)
	#define SW_WVN_PAGE_1_REG_SPD_EN_WR(x)	(((x)<<3)&SW_WVN_PAGE_1_REG_SPD_EN_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_RPT_MASK	0x04
	#define SW_WVN_PAGE_1_REG_SPD_RPT_RD(x)	(((x)&SW_WVN_PAGE_1_REG_SPD_RPT_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_SPD_RPT_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_SPD_RPT_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_EN_MASK	0x02
	#define SW_WVN_PAGE_1_REG_AVI_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_AVI_EN_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_AVI_EN_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_AVI_EN_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_RPT_MASK	0x01
	#define SW_WVN_PAGE_1_REG_AVI_RPT_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_RPT_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_RPT_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_RPT_MASK)
#define SW_WVN_PAGE_1_INF_CTRL2_ADDR 0x3F		/* CEA_861 InfoFrame Control #2 Register */
#define CRA_SW_WVN_PAGE_1_INF_CTRL2_ADDR 0x0000013F		/* CEA_861 InfoFrame Control #2 Register */
	uint8_t SW_WVN_Page_1_INF_CTRL2;
	#define SW_WVN_PAGE_1_REG_GEN2_EN_MASK	0x20
	#define SW_WVN_PAGE_1_REG_GEN2_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_GEN2_EN_MASK)>>5)
	#define SW_WVN_PAGE_1_REG_GEN2_EN_WR(x)	(((x)<<5)&SW_WVN_PAGE_1_REG_GEN2_EN_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_RPT_MASK	0x10
	#define SW_WVN_PAGE_1_REG_GEN2_RPT_RD(x)	(((x)&SW_WVN_PAGE_1_REG_GEN2_RPT_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_GEN2_RPT_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_GEN2_RPT_MASK)
	#define SW_WVN_PAGE_1_REG_CP_EN_MASK	0x08
	#define SW_WVN_PAGE_1_REG_CP_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CP_EN_MASK)>>3)
	#define SW_WVN_PAGE_1_REG_CP_EN_WR(x)	(((x)<<3)&SW_WVN_PAGE_1_REG_CP_EN_MASK)
	#define SW_WVN_PAGE_1_REG_CP_RPT_MASK	0x04
	#define SW_WVN_PAGE_1_REG_CP_RPT_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CP_RPT_MASK)>>2)
	#define SW_WVN_PAGE_1_REG_CP_RPT_WR(x)	(((x)<<2)&SW_WVN_PAGE_1_REG_CP_RPT_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_EN_MASK	0x02
	#define SW_WVN_PAGE_1_REG_GEN_EN_RD(x)	(((x)&SW_WVN_PAGE_1_REG_GEN_EN_MASK)>>1)
	#define SW_WVN_PAGE_1_REG_GEN_EN_WR(x)	(((x)<<1)&SW_WVN_PAGE_1_REG_GEN_EN_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_RPT_MASK	0x01
	#define SW_WVN_PAGE_1_REG_GEN_RPT_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_RPT_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_RPT_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_RPT_MASK)
#define SW_WVN_PAGE_1_AVI_TYPE_ADDR 0x40		/* CEA-861 AVI InfoFrame Type Code Register */
#define CRA_SW_WVN_PAGE_1_AVI_TYPE_ADDR 0x00000140		/* CEA-861 AVI InfoFrame Type Code Register */
	uint8_t SW_WVN_Page_1_AVI_TYPE;
	#define SW_WVN_PAGE_1_REG_AVI_HEADER_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_HEADER_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_HEADER_B7_0_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_HEADER_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_HEADER_B7_0_MASK)
#define SW_WVN_PAGE_1_AVI_VERS_ADDR 0x41		/* CEA-861 AVI InfoFrame Version Number Register */
#define CRA_SW_WVN_PAGE_1_AVI_VERS_ADDR 0x00000141		/* CEA-861 AVI InfoFrame Version Number Register */
	uint8_t SW_WVN_Page_1_AVI_VERS;
	#define SW_WVN_PAGE_1_REG_AVI_HEADER_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_HEADER_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_HEADER_B15_8_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_HEADER_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_HEADER_B15_8_MASK)
#define SW_WVN_PAGE_1_AVI_LENGTH_ADDR 0x42		/* CEA-861 AVI InfoFrame Length Register */
#define CRA_SW_WVN_PAGE_1_AVI_LENGTH_ADDR 0x00000142		/* CEA-861 AVI InfoFrame Length Register */
	uint8_t SW_WVN_Page_1_AVI_LENGTH;
	#define SW_WVN_PAGE_1_REG_AVI_LENGTH_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_LENGTH_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_LENGTH_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_LENGTH_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_LENGTH_MASK)
#define SW_WVN_PAGE_1_AVI_CHSUM_ADDR 0x43		/* CEA-861 AVI InfoFrame HDMI Checksum Register */
#define CRA_SW_WVN_PAGE_1_AVI_CHSUM_ADDR 0x00000143		/* CEA-861 AVI InfoFrame HDMI Checksum Register */
	uint8_t SW_WVN_Page_1_AVI_CHSUM;
	#define SW_WVN_PAGE_1_REG_AVI_CHECKSUM_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_CHECKSUM_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_CHECKSUM_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_CHECKSUM_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_CHECKSUM_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE1_ADDR 0x44		/* CEA-861 AVI InfoFrame Data uint8_t #1 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE1_ADDR 0x00000144		/* CEA-861 AVI InfoFrame Data uint8_t #1 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE1;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE1_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE1_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE1_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE1_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE1_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE2_ADDR 0x45		/* CEA-861 AVI InfoFrame Data uint8_t #2 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE2_ADDR 0x00000145		/* CEA-861 AVI InfoFrame Data uint8_t #2 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE2;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE2_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE2_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE2_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE2_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE2_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE3_ADDR 0x46		/* CEA-861 AVI InfoFrame Data uint8_t #3 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE3_ADDR 0x00000146		/* CEA-861 AVI InfoFrame Data uint8_t #3 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE3;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE3_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE3_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE3_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE3_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE3_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE4_ADDR 0x47		/* CEA-861 AVI InfoFrame Data uint8_t #4 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE4_ADDR 0x00000147		/* CEA-861 AVI InfoFrame Data uint8_t #4 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE4;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE4_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE4_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE4_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE4_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE4_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE5_ADDR 0x48		/* CEA-861 AVI InfoFrame Data uint8_t #5 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE5_ADDR 0x00000148		/* CEA-861 AVI InfoFrame Data uint8_t #5 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE5;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE5_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE5_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE5_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE5_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE5_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE6_ADDR 0x49		/* CEA-861 AVI InfoFrame Data uint8_t #6 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE6_ADDR 0x00000149		/* CEA-861 AVI InfoFrame Data uint8_t #6 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE6;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE6_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE6_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE6_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE6_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE6_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE7_ADDR 0x4A		/* CEA-861 AVI InfoFrame Data uint8_t #7 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE7_ADDR 0x0000014A		/* CEA-861 AVI InfoFrame Data uint8_t #7 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE7;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE7_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE7_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE7_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE7_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE7_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE8_ADDR 0x4B		/* CEA-861 AVI InfoFrame Data uint8_t #8 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE8_ADDR 0x0000014B		/* CEA-861 AVI InfoFrame Data uint8_t #8 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE8;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE8_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE8_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE8_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE8_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE9_ADDR 0x4C		/* CEA-861 AVI InfoFrame Data uint8_t #9 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE9_ADDR 0x0000014C		/* CEA-861 AVI InfoFrame Data uint8_t #9 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE9;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE9_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE9_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE9_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE9_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE9_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE10_ADDR 0x4D		/* CEA-861 AVI InfoFrame Data uint8_t #10 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE10_ADDR 0x0000014D		/* CEA-861 AVI InfoFrame Data uint8_t #10 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE10;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE10_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE10_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE10_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE10_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE10_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE11_ADDR 0x4E		/* CEA-861 AVI InfoFrame Data uint8_t #11 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE11_ADDR 0x0000014E		/* CEA-861 AVI InfoFrame Data uint8_t #11 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE11;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE11_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE11_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE11_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE11_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE11_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE12_ADDR 0x4F		/* CEA-861 AVI InfoFrame Data uint8_t #12 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE12_ADDR 0x0000014F		/* CEA-861 AVI InfoFrame Data uint8_t #12 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE12;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE12_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE12_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE12_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE12_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE12_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE13_ADDR 0x50		/* CEA-861 AVI InfoFrame Data uint8_t #13 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE13_ADDR 0x00000150		/* CEA-861 AVI InfoFrame Data uint8_t #13 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE13;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE13_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE13_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE13_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE13_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE13_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE14_ADDR 0x51		/* CEA-861 AVI InfoFrame Data uint8_t #14 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE14_ADDR 0x00000151		/* CEA-861 AVI InfoFrame Data uint8_t #14 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE14;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE14_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE14_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE14_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE14_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE14_MASK)
#define SW_WVN_PAGE_1_AVI_DBYTE15_ADDR 0x52		/* CEA-861 AVI InfoFrame Data uint8_t #15 Register */
#define CRA_SW_WVN_PAGE_1_AVI_DBYTE15_ADDR 0x00000152		/* CEA-861 AVI InfoFrame Data uint8_t #15 Register */
	uint8_t SW_WVN_Page_1_AVI_DBYTE15;
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE15_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE15_RD(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE15_MASK)
	#define SW_WVN_PAGE_1_REG_AVI_DBYTE15_WR(x)	((x)&SW_WVN_PAGE_1_REG_AVI_DBYTE15_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_53 0x53		/*  */
	uint8_t SW_WVN_Page_1_Undefined_53;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_54 0x54		/*  */
	uint8_t SW_WVN_Page_1_Undefined_54;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_55 0x55		/*  */
	uint8_t SW_WVN_Page_1_Undefined_55;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_56 0x56		/*  */
	uint8_t SW_WVN_Page_1_Undefined_56;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_57 0x57		/*  */
	uint8_t SW_WVN_Page_1_Undefined_57;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_58 0x58		/*  */
	uint8_t SW_WVN_Page_1_Undefined_58;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_59 0x59		/*  */
	uint8_t SW_WVN_Page_1_Undefined_59;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_5A 0x5A		/*  */
	uint8_t SW_WVN_Page_1_Undefined_5A;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_5B 0x5B		/*  */
	uint8_t SW_WVN_Page_1_Undefined_5B;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_5C 0x5C		/*  */
	uint8_t SW_WVN_Page_1_Undefined_5C;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_5D 0x5D		/*  */
	uint8_t SW_WVN_Page_1_Undefined_5D;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_5E 0x5E		/*  */
	uint8_t SW_WVN_Page_1_Undefined_5E;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_5F 0x5F		/*  */
	uint8_t SW_WVN_Page_1_Undefined_5F;
#define SW_WVN_PAGE_1_SPD_TYPE_ADDR 0x60		/* CEA-861 SPD InfoFrame Type Code Register */
#define CRA_SW_WVN_PAGE_1_SPD_TYPE_ADDR 0x00000160		/* CEA-861 SPD InfoFrame Type Code Register */
	uint8_t SW_WVN_Page_1_SPD_TYPE;
	#define SW_WVN_PAGE_1_REG_SPD_HEADER_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_HEADER_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_HEADER_B7_0_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_HEADER_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_HEADER_B7_0_MASK)
#define SW_WVN_PAGE_1_SPD_VERS_ADDR 0x61		/* CEA-861 SPD InfoFrame Version Number Register */
#define CRA_SW_WVN_PAGE_1_SPD_VERS_ADDR 0x00000161		/* CEA-861 SPD InfoFrame Version Number Register */
	uint8_t SW_WVN_Page_1_SPD_VERS;
	#define SW_WVN_PAGE_1_REG_SPD_HEADER_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_HEADER_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_HEADER_B15_8_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_HEADER_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_HEADER_B15_8_MASK)
#define SW_WVN_PAGE_1_SPD_LENGTH_ADDR 0x62		/* CEA-861 SPD InfoFrame Length Register */
#define CRA_SW_WVN_PAGE_1_SPD_LENGTH_ADDR 0x00000162		/* CEA-861 SPD InfoFrame Length Register */
	uint8_t SW_WVN_Page_1_SPD_LENGTH;
	#define SW_WVN_PAGE_1_REG_SPD_LENGTH_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_LENGTH_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_LENGTH_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_LENGTH_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_LENGTH_MASK)
#define SW_WVN_PAGE_1_SPD_CHSUM_ADDR 0x63		/* CEA-861 SPD InfoFrame HDMI Checksum Register */
#define CRA_SW_WVN_PAGE_1_SPD_CHSUM_ADDR 0x00000163		/* CEA-861 SPD InfoFrame HDMI Checksum Register */
	uint8_t SW_WVN_Page_1_SPD_CHSUM;
	#define SW_WVN_PAGE_1_REG_SPD_CHECKSUM_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_CHECKSUM_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_CHECKSUM_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_CHECKSUM_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_CHECKSUM_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE1_ADDR 0x64		/* CEA-861 SPD Data uint8_t #1 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE1_ADDR 0x00000164		/* CEA-861 SPD Data uint8_t #1 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE1;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE1_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE1_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE1_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE1_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE1_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE2_ADDR 0x65		/* CEA-861 SPD Data uint8_t #2 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE2_ADDR 0x00000165		/* CEA-861 SPD Data uint8_t #2 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE2;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE2_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE2_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE2_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE2_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE2_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE3_ADDR 0x66		/* CEA-861 SPD Data uint8_t #3 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE3_ADDR 0x00000166		/* CEA-861 SPD Data uint8_t #3 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE3;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE3_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE3_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE3_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE3_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE3_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE4_ADDR 0x67		/* CEA-861 SPD Data uint8_t #4 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE4_ADDR 0x00000167		/* CEA-861 SPD Data uint8_t #4 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE4;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE4_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE4_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE4_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE4_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE4_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE5_ADDR 0x68		/* CEA-861 SPD Data uint8_t #5 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE5_ADDR 0x00000168		/* CEA-861 SPD Data uint8_t #5 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE5;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE5_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE5_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE5_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE5_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE5_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE6_ADDR 0x69		/* CEA-861 SPD Data uint8_t #6 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE6_ADDR 0x00000169		/* CEA-861 SPD Data uint8_t #6 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE6;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE6_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE6_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE6_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE6_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE6_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE7_ADDR 0x6A		/* CEA-861 SPD Data uint8_t #7 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE7_ADDR 0x0000016A		/* CEA-861 SPD Data uint8_t #7 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE7;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE7_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE7_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE7_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE7_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE7_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE8_ADDR 0x6B		/* CEA-861 SPD Data uint8_t #8 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE8_ADDR 0x0000016B		/* CEA-861 SPD Data uint8_t #8 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE8;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE8_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE8_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE8_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE8_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE9_ADDR 0x6C		/* CEA-861 SPD Data uint8_t #9 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE9_ADDR 0x0000016C		/* CEA-861 SPD Data uint8_t #9 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE9;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE9_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE9_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE9_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE9_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE9_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE10_ADDR 0x6D		/* CEA-861 SPD Data uint8_t #10 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE10_ADDR 0x0000016D		/* CEA-861 SPD Data uint8_t #10 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE10;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE10_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE10_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE10_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE10_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE10_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE11_ADDR 0x6E		/* CEA-861 SPD Data uint8_t #11 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE11_ADDR 0x0000016E		/* CEA-861 SPD Data uint8_t #11 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE11;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE11_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE11_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE11_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE11_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE11_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE12_ADDR 0x6F		/* CEA-861 SPD Data uint8_t #12 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE12_ADDR 0x0000016F		/* CEA-861 SPD Data uint8_t #12 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE12;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE12_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE12_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE12_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE12_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE12_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE13_ADDR 0x70		/* CEA-861 SPD Data uint8_t #13 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE13_ADDR 0x00000170		/* CEA-861 SPD Data uint8_t #13 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE13;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE13_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE13_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE13_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE13_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE13_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE14_ADDR 0x71		/* CEA-861 SPD Data uint8_t #14 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE14_ADDR 0x00000171		/* CEA-861 SPD Data uint8_t #14 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE14;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE14_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE14_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE14_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE14_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE14_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE15_ADDR 0x72		/* CEA-861 SPD Data uint8_t #15 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE15_ADDR 0x00000172		/* CEA-861 SPD Data uint8_t #15 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE15;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE15_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE15_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE15_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE15_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE15_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE16_ADDR 0x73		/* CEA-861 SPD Data uint8_t #16 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE16_ADDR 0x00000173		/* CEA-861 SPD Data uint8_t #16 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE16;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE16_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE16_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE16_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE16_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE16_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE17_ADDR 0x74		/* CEA-861 SPD Data uint8_t #17 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE17_ADDR 0x00000174		/* CEA-861 SPD Data uint8_t #17 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE17;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE17_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE17_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE17_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE17_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE17_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE18_ADDR 0x75		/* CEA-861 SPD Data uint8_t #18 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE18_ADDR 0x00000175		/* CEA-861 SPD Data uint8_t #18 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE18;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE18_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE18_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE18_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE18_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE18_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE19_ADDR 0x76		/* CEA-861 SPD Data uint8_t #19 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE19_ADDR 0x00000176		/* CEA-861 SPD Data uint8_t #19 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE19;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE19_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE19_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE19_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE19_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE19_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE20_ADDR 0x77		/* CEA-861 SPD Data uint8_t #20 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE20_ADDR 0x00000177		/* CEA-861 SPD Data uint8_t #20 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE20;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE20_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE20_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE20_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE20_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE20_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE21_ADDR 0x78		/* CEA-861 SPD Data uint8_t #21 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE21_ADDR 0x00000178		/* CEA-861 SPD Data uint8_t #21 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE21;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE21_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE21_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE21_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE21_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE21_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE22_ADDR 0x79		/* CEA-861 SPD Data uint8_t #22 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE22_ADDR 0x00000179		/* CEA-861 SPD Data uint8_t #22 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE22;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE22_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE22_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE22_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE22_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE22_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE23_ADDR 0x7A		/* CEA-861 SPD Data uint8_t #23 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE23_ADDR 0x0000017A		/* CEA-861 SPD Data uint8_t #23 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE23;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE23_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE23_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE23_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE23_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE23_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE24_ADDR 0x7B		/* CEA-861 SPD Data uint8_t #24 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE24_ADDR 0x0000017B		/* CEA-861 SPD Data uint8_t #24 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE24;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE24_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE24_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE24_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE24_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE24_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE25_ADDR 0x7C		/* CEA-861 SPD Data uint8_t #25 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE25_ADDR 0x0000017C		/* CEA-861 SPD Data uint8_t #25 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE25;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE25_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE25_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE25_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE25_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE25_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE26_ADDR 0x7D		/* CEA-861 SPD Data uint8_t #26 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE26_ADDR 0x0000017D		/* CEA-861 SPD Data uint8_t #26 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE26;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE26_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE26_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE26_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE26_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE26_MASK)
#define SW_WVN_PAGE_1_SPD_DBYTE27_ADDR 0x7E		/* CEA-861 SPD Data uint8_t #27 Register */
#define CRA_SW_WVN_PAGE_1_SPD_DBYTE27_ADDR 0x0000017E		/* CEA-861 SPD Data uint8_t #27 Register */
	uint8_t SW_WVN_Page_1_SPD_DBYTE27;
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE27_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE27_RD(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE27_MASK)
	#define SW_WVN_PAGE_1_REG_SPD_DBYTE27_WR(x)	((x)&SW_WVN_PAGE_1_REG_SPD_DBYTE27_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_7F 0x7F		/*  */
	uint8_t SW_WVN_Page_1_Undefined_7F;
#define SW_WVN_PAGE_1_AUD_TYPE_ADDR 0x80		/* CEA-861 Audio InfoFrame Type Code Register */
#define CRA_SW_WVN_PAGE_1_AUD_TYPE_ADDR 0x00000180		/* CEA-861 Audio InfoFrame Type Code Register */
	uint8_t SW_WVN_Page_1_AUD_TYPE;
	#define SW_WVN_PAGE_1_REG_AUD_HEADER_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_HEADER_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_HEADER_B7_0_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_HEADER_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_HEADER_B7_0_MASK)
#define SW_WVN_PAGE_1_AUD_VERS_ADDR 0x81		/* CEA-861 Audio InfoFrame Version Number Register */
#define CRA_SW_WVN_PAGE_1_AUD_VERS_ADDR 0x00000181		/* CEA-861 Audio InfoFrame Version Number Register */
	uint8_t SW_WVN_Page_1_AUD_VERS;
	#define SW_WVN_PAGE_1_REG_AUD_HEADER_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_HEADER_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_HEADER_B15_8_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_HEADER_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_HEADER_B15_8_MASK)
#define SW_WVN_PAGE_1_AUD_LENGTH_ADDR 0x82		/* CEA-861 Audio InfoFrame Length Register */
#define CRA_SW_WVN_PAGE_1_AUD_LENGTH_ADDR 0x00000182		/* CEA-861 Audio InfoFrame Length Register */
	uint8_t SW_WVN_Page_1_AUD_LENGTH;
	#define SW_WVN_PAGE_1_REG_AUD_LENGTH_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_LENGTH_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_LENGTH_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_LENGTH_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_LENGTH_MASK)
#define SW_WVN_PAGE_1_AUD_CHSUM_ADDR 0x83		/* CEA-861 Audio InfoFrame HDMI Checksum Register */
#define CRA_SW_WVN_PAGE_1_AUD_CHSUM_ADDR 0x00000183		/* CEA-861 Audio InfoFrame HDMI Checksum Register */
	uint8_t SW_WVN_Page_1_AUD_CHSUM;
	#define SW_WVN_PAGE_1_REG_AUD_CHECKSUM_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_CHECKSUM_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_CHECKSUM_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_CHECKSUM_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_CHECKSUM_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE1_ADDR 0x84		/* CEA-861 Audio InfoFrame Data uint8_t #1 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE1_ADDR 0x00000184		/* CEA-861 Audio InfoFrame Data uint8_t #1 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE1;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE1_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE1_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE1_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE1_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE1_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE2_ADDR 0x85		/* CEA-861 Audio InfoFrame Data uint8_t #2 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE2_ADDR 0x00000185		/* CEA-861 Audio InfoFrame Data uint8_t #2 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE2;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE2_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE2_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE2_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE2_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE2_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE3_ADDR 0x86		/* CEA-861 Audio InfoFrame Data uint8_t #3 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE3_ADDR 0x00000186		/* CEA-861 Audio InfoFrame Data uint8_t #3 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE3;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE3_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE3_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE3_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE3_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE3_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE4_ADDR 0x87		/* CEA-861 Audio InfoFrame Data uint8_t #4 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE4_ADDR 0x00000187		/* CEA-861 Audio InfoFrame Data uint8_t #4 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE4;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE4_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE4_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE4_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE4_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE4_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE5_ADDR 0x88		/* CEA-861 Audio InfoFrame Data uint8_t #5 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE5_ADDR 0x00000188		/* CEA-861 Audio InfoFrame Data uint8_t #5 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE5;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE5_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE5_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE5_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE5_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE5_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE6_ADDR 0x89		/* CEA-861 Audio InfoFrame Data uint8_t #6 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE6_ADDR 0x00000189		/* CEA-861 Audio InfoFrame Data uint8_t #6 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE6;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE6_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE6_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE6_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE6_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE6_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE7_ADDR 0x8A		/* CEA-861 Audio InfoFrame Data uint8_t #7 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE7_ADDR 0x0000018A		/* CEA-861 Audio InfoFrame Data uint8_t #7 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE7;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE7_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE7_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE7_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE7_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE7_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE8_ADDR 0x8B		/* CEA-861 Audio InfoFrame Data uint8_t #8 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE8_ADDR 0x0000018B		/* CEA-861 Audio InfoFrame Data uint8_t #8 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE8;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE8_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE8_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE8_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE8_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE9_ADDR 0x8C		/* CEA-861 Audio InfoFrame Data uint8_t #9 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE9_ADDR 0x0000018C		/* CEA-861 Audio InfoFrame Data uint8_t #9 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE9;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE9_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE9_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE9_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE9_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE9_MASK)
#define SW_WVN_PAGE_1_AUD_DBYTE10_ADDR 0x8D		/* CEA-861 Audio InfoFrame Data uint8_t #10 Register */
#define CRA_SW_WVN_PAGE_1_AUD_DBYTE10_ADDR 0x0000018D		/* CEA-861 Audio InfoFrame Data uint8_t #10 Register */
	uint8_t SW_WVN_Page_1_AUD_DBYTE10;
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE10_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE10_RD(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE10_MASK)
	#define SW_WVN_PAGE_1_REG_AUD_DBYTE10_WR(x)	((x)&SW_WVN_PAGE_1_REG_AUD_DBYTE10_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_8E 0x8E		/*  */
	uint8_t SW_WVN_Page_1_Undefined_8E;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_8F 0x8F		/*  */
	uint8_t SW_WVN_Page_1_Undefined_8F;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_90 0x90		/*  */
	uint8_t SW_WVN_Page_1_Undefined_90;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_91 0x91		/*  */
	uint8_t SW_WVN_Page_1_Undefined_91;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_92 0x92		/*  */
	uint8_t SW_WVN_Page_1_Undefined_92;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_93 0x93		/*  */
	uint8_t SW_WVN_Page_1_Undefined_93;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_94 0x94		/*  */
	uint8_t SW_WVN_Page_1_Undefined_94;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_95 0x95		/*  */
	uint8_t SW_WVN_Page_1_Undefined_95;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_96 0x96		/*  */
	uint8_t SW_WVN_Page_1_Undefined_96;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_97 0x97		/*  */
	uint8_t SW_WVN_Page_1_Undefined_97;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_98 0x98		/*  */
	uint8_t SW_WVN_Page_1_Undefined_98;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_99 0x99		/*  */
	uint8_t SW_WVN_Page_1_Undefined_99;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_9A 0x9A		/*  */
	uint8_t SW_WVN_Page_1_Undefined_9A;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_9B 0x9B		/*  */
	uint8_t SW_WVN_Page_1_Undefined_9B;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_9C 0x9C		/*  */
	uint8_t SW_WVN_Page_1_Undefined_9C;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_9D 0x9D		/*  */
	uint8_t SW_WVN_Page_1_Undefined_9D;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_9E 0x9E		/*  */
	uint8_t SW_WVN_Page_1_Undefined_9E;
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_9F 0x9F		/*  */
	uint8_t SW_WVN_Page_1_Undefined_9F;
#define SW_WVN_PAGE_1_MPEG_TYPE_ADDR 0xA0		/* CEA-861 MPEG InfoFrame Type Code Register */
#define CRA_SW_WVN_PAGE_1_MPEG_TYPE_ADDR 0x000001A0		/* CEA-861 MPEG InfoFrame Type Code Register */
	uint8_t SW_WVN_Page_1_MPEG_TYPE;
	#define SW_WVN_PAGE_1_REG_MPEG_HEADER_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_HEADER_B7_0_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_HEADER_B7_0_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_HEADER_B7_0_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_HEADER_B7_0_MASK)
#define SW_WVN_PAGE_1_MPEG_VERS_ADDR 0xA1		/* CEA-861 MPEG InfoFrame Version Number Register */
#define CRA_SW_WVN_PAGE_1_MPEG_VERS_ADDR 0x000001A1		/* CEA-861 MPEG InfoFrame Version Number Register */
	uint8_t SW_WVN_Page_1_MPEG_VERS;
	#define SW_WVN_PAGE_1_REG_MPEG_HEADER_B15_8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_HEADER_B15_8_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_HEADER_B15_8_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_HEADER_B15_8_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_HEADER_B15_8_MASK)
#define SW_WVN_PAGE_1_MPEG_LENGTH_ADDR 0xA2		/* CEA-861 MPEG InfoFrame Length Register */
#define CRA_SW_WVN_PAGE_1_MPEG_LENGTH_ADDR 0x000001A2		/* CEA-861 MPEG InfoFrame Length Register */
	uint8_t SW_WVN_Page_1_MPEG_LENGTH;
	#define SW_WVN_PAGE_1_REG_MPEG_LENGTH_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_LENGTH_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_LENGTH_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_LENGTH_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_LENGTH_MASK)
#define SW_WVN_PAGE_1_MPEG_CHSUM_ADDR 0xA3		/* CEA-861 MPEG InfoFrame HDMI Checksum Register */
#define CRA_SW_WVN_PAGE_1_MPEG_CHSUM_ADDR 0x000001A3		/* CEA-861 MPEG InfoFrame HDMI Checksum Register */
	uint8_t SW_WVN_Page_1_MPEG_CHSUM;
	#define SW_WVN_PAGE_1_REG_MPEG_CHECKSUM_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_CHECKSUM_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_CHECKSUM_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_CHECKSUM_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_CHECKSUM_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE1_ADDR 0xA4		/* CEA-861 MPEG Data uint8_t #1 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE1_ADDR 0x000001A4		/* CEA-861 MPEG Data uint8_t #1 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE1;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE1_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE1_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE1_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE1_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE1_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE2_ADDR 0xA5		/* CEA-861 MPEG Data uint8_t #2 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE2_ADDR 0x000001A5		/* CEA-861 MPEG Data uint8_t #2 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE2;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE2_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE2_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE2_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE2_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE2_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE3_ADDR 0xA6		/* CEA-861 MPEG Data uint8_t #3 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE3_ADDR 0x000001A6		/* CEA-861 MPEG Data uint8_t #3 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE3;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE3_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE3_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE3_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE3_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE3_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE4_ADDR 0xA7		/* CEA-861 MPEG Data uint8_t #4 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE4_ADDR 0x000001A7		/* CEA-861 MPEG Data uint8_t #4 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE4;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE4_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE4_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE4_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE4_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE4_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE5_ADDR 0xA8		/* CEA-861 MPEG Data uint8_t #5 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE5_ADDR 0x000001A8		/* CEA-861 MPEG Data uint8_t #5 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE5;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE5_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE5_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE5_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE5_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE5_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE6_ADDR 0xA9		/* CEA-861 MPEG Data uint8_t #6 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE6_ADDR 0x000001A9		/* CEA-861 MPEG Data uint8_t #6 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE6;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE6_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE6_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE6_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE6_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE6_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE7_ADDR 0xAA		/* CEA-861 MPEG Data uint8_t #7 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE7_ADDR 0x000001AA		/* CEA-861 MPEG Data uint8_t #7 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE7;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE7_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE7_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE7_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE7_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE7_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE8_ADDR 0xAB		/* CEA-861 MPEG Data uint8_t #8 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE8_ADDR 0x000001AB		/* CEA-861 MPEG Data uint8_t #8 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE8;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE8_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE8_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE8_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE8_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE9_ADDR 0xAC		/* CEA-861 MPEG Data uint8_t #9 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE9_ADDR 0x000001AC		/* CEA-861 MPEG Data uint8_t #9 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE9;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE9_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE9_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE9_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE9_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE9_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE10_ADDR 0xAD		/* CEA-861 MPEG Data uint8_t #10 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE10_ADDR 0x000001AD		/* CEA-861 MPEG Data uint8_t #10 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE10;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE10_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE10_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE10_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE10_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE10_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE11_ADDR 0xAE		/* CEA-861 MPEG Data uint8_t #11 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE11_ADDR 0x000001AE		/* CEA-861 MPEG Data uint8_t #11 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE11;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE11_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE11_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE11_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE11_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE11_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE12_ADDR 0xAF		/* CEA-861 MPEG Data uint8_t #12 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE12_ADDR 0x000001AF		/* CEA-861 MPEG Data uint8_t #12 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE12;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE12_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE12_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE12_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE12_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE12_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE13_ADDR 0xB0		/* CEA-861 MPEG Data uint8_t #13 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE13_ADDR 0x000001B0		/* CEA-861 MPEG Data uint8_t #13 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE13;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE13_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE13_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE13_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE13_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE13_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE14_ADDR 0xB1		/* CEA-861 MPEG Data uint8_t #14 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE14_ADDR 0x000001B1		/* CEA-861 MPEG Data uint8_t #14 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE14;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE14_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE14_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE14_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE14_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE14_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE15_ADDR 0xB2		/* CEA-861 MPEG Data uint8_t #15 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE15_ADDR 0x000001B2		/* CEA-861 MPEG Data uint8_t #15 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE15;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE15_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE15_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE15_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE15_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE15_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE16_ADDR 0xB3		/* CEA-861 MPEG Data uint8_t #16 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE16_ADDR 0x000001B3		/* CEA-861 MPEG Data uint8_t #16 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE16;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE16_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE16_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE16_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE16_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE16_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE17_ADDR 0xB4		/* CEA-861 MPEG Data uint8_t #17 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE17_ADDR 0x000001B4		/* CEA-861 MPEG Data uint8_t #17 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE17;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE17_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE17_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE17_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE17_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE17_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE18_ADDR 0xB5		/* CEA-861 MPEG Data uint8_t #18 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE18_ADDR 0x000001B5		/* CEA-861 MPEG Data uint8_t #18 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE18;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE18_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE18_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE18_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE18_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE18_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE19_ADDR 0xB6		/* CEA-861 MPEG Data uint8_t #19 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE19_ADDR 0x000001B6		/* CEA-861 MPEG Data uint8_t #19 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE19;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE19_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE19_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE19_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE19_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE19_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE20_ADDR 0xB7		/* CEA-861 MPEG Data uint8_t #20 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE20_ADDR 0x000001B7		/* CEA-861 MPEG Data uint8_t #20 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE20;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE20_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE20_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE20_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE20_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE20_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE21_ADDR 0xB8		/* CEA-861 MPEG Data uint8_t #21 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE21_ADDR 0x000001B8		/* CEA-861 MPEG Data uint8_t #21 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE21;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE21_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE21_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE21_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE21_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE21_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE22_ADDR 0xB9		/* CEA-861 MPEG Data uint8_t #22 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE22_ADDR 0x000001B9		/* CEA-861 MPEG Data uint8_t #22 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE22;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE22_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE22_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE22_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE22_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE22_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE23_ADDR 0xBA		/* CEA-861 MPEG Data uint8_t #23 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE23_ADDR 0x000001BA		/* CEA-861 MPEG Data uint8_t #23 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE23;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE23_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE23_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE23_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE23_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE23_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE24_ADDR 0xBB		/* CEA-861 MPEG Data uint8_t #24 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE24_ADDR 0x000001BB		/* CEA-861 MPEG Data uint8_t #24 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE24;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE24_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE24_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE24_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE24_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE24_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE25_ADDR 0xBC		/* CEA-861 MPEG Data uint8_t #25 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE25_ADDR 0x000001BC		/* CEA-861 MPEG Data uint8_t #25 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE25;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE25_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE25_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE25_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE25_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE25_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE26_ADDR 0xBD		/* CEA-861 MPEG Data uint8_t #26 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE26_ADDR 0x000001BD		/* CEA-861 MPEG Data uint8_t #26 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE26;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE26_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE26_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE26_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE26_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE26_MASK)
#define SW_WVN_PAGE_1_MPEG_DBYTE27_ADDR 0xBE		/* CEA-861 MPEG Data uint8_t #27 Register */
#define CRA_SW_WVN_PAGE_1_MPEG_DBYTE27_ADDR 0x000001BE		/* CEA-861 MPEG Data uint8_t #27 Register */
	uint8_t SW_WVN_Page_1_MPEG_DBYTE27;
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE27_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE27_RD(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE27_MASK)
	#define SW_WVN_PAGE_1_REG_MPEG_DBYTE27_WR(x)	((x)&SW_WVN_PAGE_1_REG_MPEG_DBYTE27_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_BF 0xBF		/*  */
	uint8_t SW_WVN_Page_1_Undefined_BF;
#define SW_WVN_PAGE_1_GEN_BYTE1_ADDR 0xC0		/* Generic Packet uint8_t #1 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE1_ADDR 0x000001C0		/* Generic Packet uint8_t #1 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE1;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE1_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE1_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE1_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE1_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE1_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE2_ADDR 0xC1		/* Generic Packet uint8_t #2 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE2_ADDR 0x000001C1		/* Generic Packet uint8_t #2 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE2;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE2_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE2_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE2_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE2_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE2_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE3_ADDR 0xC2		/* Generic Packet uint8_t #3 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE3_ADDR 0x000001C2		/* Generic Packet uint8_t #3 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE3;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE3_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE3_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE3_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE3_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE3_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE4_ADDR 0xC3		/* Generic Packet uint8_t #4 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE4_ADDR 0x000001C3		/* Generic Packet uint8_t #4 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE4;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE4_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE4_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE4_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE4_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE4_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE5_ADDR 0xC4		/* Generic Packet uint8_t #5 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE5_ADDR 0x000001C4		/* Generic Packet uint8_t #5 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE5;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE5_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE5_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE5_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE5_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE5_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE6_ADDR 0xC5		/* Generic Packet uint8_t #6 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE6_ADDR 0x000001C5		/* Generic Packet uint8_t #6 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE6;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE6_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE6_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE6_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE6_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE6_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE7_ADDR 0xC6		/* Generic Packet uint8_t #7 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE7_ADDR 0x000001C6		/* Generic Packet uint8_t #7 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE7;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE7_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE7_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE7_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE7_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE7_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE8_ADDR 0xC7		/* Generic Packet uint8_t #8 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE8_ADDR 0x000001C7		/* Generic Packet uint8_t #8 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE8;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE8_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE8_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE8_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE8_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE9_ADDR 0xC8		/* Generic Packet uint8_t #9 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE9_ADDR 0x000001C8		/* Generic Packet uint8_t #9 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE9;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE9_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE9_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE9_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE9_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE9_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE10_ADDR 0xC9		/* Generic Packet uint8_t #10 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE10_ADDR 0x000001C9		/* Generic Packet uint8_t #10 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE10;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE10_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE10_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE10_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE10_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE10_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE11_ADDR 0xCA		/* Generic Packet uint8_t #11 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE11_ADDR 0x000001CA		/* Generic Packet uint8_t #11 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE11;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE11_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE11_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE11_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE11_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE11_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE12_ADDR 0xCB		/* Generic Packet uint8_t #12 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE12_ADDR 0x000001CB		/* Generic Packet uint8_t #12 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE12;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE12_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE12_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE12_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE12_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE12_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE13_ADDR 0xCC		/* Generic Packet uint8_t #13 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE13_ADDR 0x000001CC		/* Generic Packet uint8_t #13 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE13;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE13_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE13_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE13_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE13_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE13_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE14_ADDR 0xCD		/* Generic Packet uint8_t #14 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE14_ADDR 0x000001CD		/* Generic Packet uint8_t #14 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE14;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE14_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE14_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE14_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE14_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE14_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE15_ADDR 0xCE		/* Generic Packet uint8_t #15 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE15_ADDR 0x000001CE		/* Generic Packet uint8_t #15 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE15;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE15_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE15_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE15_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE15_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE15_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE16_ADDR 0xCF		/* Generic Packet uint8_t #16 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE16_ADDR 0x000001CF		/* Generic Packet uint8_t #16 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE16;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE16_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE16_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE16_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE16_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE16_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE17_ADDR 0xD0		/* Generic Packet uint8_t #17 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE17_ADDR 0x000001D0		/* Generic Packet uint8_t #17 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE17;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE17_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE17_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE17_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE17_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE17_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE18_ADDR 0xD1		/* Generic Packet uint8_t #18 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE18_ADDR 0x000001D1		/* Generic Packet uint8_t #18 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE18;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE18_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE18_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE18_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE18_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE18_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE19_ADDR 0xD2		/* Generic Packet uint8_t #19 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE19_ADDR 0x000001D2		/* Generic Packet uint8_t #19 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE19;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE19_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE19_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE19_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE19_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE19_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE20_ADDR 0xD3		/* Generic Packet uint8_t #20 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE20_ADDR 0x000001D3		/* Generic Packet uint8_t #20 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE20;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE20_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE20_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE20_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE20_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE20_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE21_ADDR 0xD4		/* Generic Packet uint8_t #21 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE21_ADDR 0x000001D4		/* Generic Packet uint8_t #21 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE21;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE21_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE21_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE21_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE21_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE21_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE22_ADDR 0xD5		/* Generic Packet uint8_t #22 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE22_ADDR 0x000001D5		/* Generic Packet uint8_t #22 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE22;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE22_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE22_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE22_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE22_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE22_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE23_ADDR 0xD6		/* Generic Packet uint8_t #23 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE23_ADDR 0x000001D6		/* Generic Packet uint8_t #23 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE23;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE23_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE23_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE23_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE23_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE23_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE24_ADDR 0xD7		/* Generic Packet  uint8_t #24 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE24_ADDR 0x000001D7		/* Generic Packet  uint8_t #24 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE24;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE24_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE24_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE24_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE24_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE24_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE25_ADDR 0xD8		/* Generic Packet  uint8_t #25 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE25_ADDR 0x000001D8		/* Generic Packet  uint8_t #25 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE25;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE25_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE25_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE25_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE25_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE25_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE26_ADDR 0xD9		/* Generic Packet  uint8_t #26 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE26_ADDR 0x000001D9		/* Generic Packet  uint8_t #26 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE26;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE26_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE26_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE26_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE26_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE26_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE27_ADDR 0xDA		/* Generic Packet  uint8_t #27 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE27_ADDR 0x000001DA		/* Generic Packet  uint8_t #27 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE27;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE27_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE27_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE27_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE27_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE27_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE28_ADDR 0xDB		/* Generic Packet  uint8_t #28 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE28_ADDR 0x000001DB		/* Generic Packet  uint8_t #28 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE28;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE28_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE28_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE28_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE28_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE28_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE29_ADDR 0xDC		/* Generic Packet  uint8_t #29 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE29_ADDR 0x000001DC		/* Generic Packet  uint8_t #29 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE29;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE29_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE29_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE29_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE29_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE29_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE30_ADDR 0xDD		/* Generic Packet  uint8_t #30 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE30_ADDR 0x000001DD		/* Generic Packet  uint8_t #30 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE30;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE30_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE30_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE30_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE30_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE30_MASK)
#define SW_WVN_PAGE_1_GEN_BYTE31_ADDR 0xDE		/* Generic Packet  uint8_t #31 Register */
#define CRA_SW_WVN_PAGE_1_GEN_BYTE31_ADDR 0x000001DE		/* Generic Packet  uint8_t #31 Register */
	uint8_t SW_WVN_Page_1_GEN_BYTE31;
	#define SW_WVN_PAGE_1_REG_GEN_BYTE31_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN_BYTE31_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE31_MASK)
	#define SW_WVN_PAGE_1_REG_GEN_BYTE31_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN_BYTE31_MASK)
#define SW_WVN_PAGE_1_CP_BYTE1_ADDR 0xDF		/* CP Packet  uint8_t #1 Register */
#define CRA_SW_WVN_PAGE_1_CP_BYTE1_ADDR 0x000001DF		/* CP Packet  uint8_t #1 Register */
	uint8_t SW_WVN_Page_1_CP_BYTE1;
	#define SW_WVN_PAGE_1_REG_CP_CLR_MUTE_MASK	0x10
	#define SW_WVN_PAGE_1_REG_CP_CLR_MUTE_RD(x)	(((x)&SW_WVN_PAGE_1_REG_CP_CLR_MUTE_MASK)>>4)
	#define SW_WVN_PAGE_1_REG_CP_CLR_MUTE_WR(x)	(((x)<<4)&SW_WVN_PAGE_1_REG_CP_CLR_MUTE_MASK)
	#define SW_WVN_PAGE_1_REG_CP_SET_MUTE_MASK	0x01
	#define SW_WVN_PAGE_1_REG_CP_SET_MUTE_RD(x)	((x)&SW_WVN_PAGE_1_REG_CP_SET_MUTE_MASK)
	#define SW_WVN_PAGE_1_REG_CP_SET_MUTE_WR(x)	((x)&SW_WVN_PAGE_1_REG_CP_SET_MUTE_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE1_ADDR 0xE0		/* Generic #2 Packet uint8_t #1 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE1_ADDR 0x000001E0		/* Generic #2 Packet uint8_t #1 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE1;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE1_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE1_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE1_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE1_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE1_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE2_ADDR 0xE1		/* Generic #2 Packet uint8_t #2 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE2_ADDR 0x000001E1		/* Generic #2 Packet uint8_t #2 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE2;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE2_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE2_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE2_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE2_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE2_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE3_ADDR 0xE2		/* Generic #2 Packet uint8_t #3 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE3_ADDR 0x000001E2		/* Generic #2 Packet uint8_t #3 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE3;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE3_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE3_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE3_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE3_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE3_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE4_ADDR 0xE3		/* Generic #2 Packet uint8_t #4 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE4_ADDR 0x000001E3		/* Generic #2 Packet uint8_t #4 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE4;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE4_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE4_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE4_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE4_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE4_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE5_ADDR 0xE4		/* Generic #2 Packet uint8_t #5 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE5_ADDR 0x000001E4		/* Generic #2 Packet uint8_t #5 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE5;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE5_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE5_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE5_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE5_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE5_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE6_ADDR 0xE5		/* Generic #2 Packet uint8_t #6 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE6_ADDR 0x000001E5		/* Generic #2 Packet uint8_t #6 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE6;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE6_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE6_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE6_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE6_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE6_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE7_ADDR 0xE6		/* Generic #2 Packet uint8_t #7 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE7_ADDR 0x000001E6		/* Generic #2 Packet uint8_t #7 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE7;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE7_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE7_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE7_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE7_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE7_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE8_ADDR 0xE7		/* Generic #2 Packet uint8_t #8 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE8_ADDR 0x000001E7		/* Generic #2 Packet uint8_t #8 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE8;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE8_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE8_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE8_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE8_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE8_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE9_ADDR 0xE8		/* Generic #2 Packet uint8_t #9 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE9_ADDR 0x000001E8		/* Generic #2 Packet uint8_t #9 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE9;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE9_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE9_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE9_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE9_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE9_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE10_ADDR 0xE9		/* Generic #2 Packet uint8_t #10 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE10_ADDR 0x000001E9		/* Generic #2 Packet uint8_t #10 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE10;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE10_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE10_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE10_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE10_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE10_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE11_ADDR 0xEA		/* Generic #2 Packet uint8_t #11 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE11_ADDR 0x000001EA		/* Generic #2 Packet uint8_t #11 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE11;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE11_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE11_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE11_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE11_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE11_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE12_ADDR 0xEB		/* Generic #2 Packet uint8_t #12 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE12_ADDR 0x000001EB		/* Generic #2 Packet uint8_t #12 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE12;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE12_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE12_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE12_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE12_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE12_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE13_ADDR 0xEC		/* Generic #2 Packet uint8_t #13 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE13_ADDR 0x000001EC		/* Generic #2 Packet uint8_t #13 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE13;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE13_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE13_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE13_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE13_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE13_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE14_ADDR 0xED		/* Generic #2 Packet uint8_t #14 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE14_ADDR 0x000001ED		/* Generic #2 Packet uint8_t #14 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE14;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE14_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE14_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE14_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE14_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE14_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE15_ADDR 0xEE		/* Generic #2 Packet uint8_t #15 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE15_ADDR 0x000001EE		/* Generic #2 Packet uint8_t #15 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE15;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE15_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE15_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE15_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE15_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE15_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE16_ADDR 0xEF		/* Generic #2 Packet uint8_t #16 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE16_ADDR 0x000001EF		/* Generic #2 Packet uint8_t #16 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE16;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE16_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE16_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE16_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE16_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE16_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE17_ADDR 0xF0		/* Generic #2 Packet uint8_t #17 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE17_ADDR 0x000001F0		/* Generic #2 Packet uint8_t #17 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE17;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE17_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE17_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE17_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE17_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE17_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE18_ADDR 0xF1		/* Generic #2 Packet uint8_t #18 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE18_ADDR 0x000001F1		/* Generic #2 Packet uint8_t #18 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE18;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE18_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE18_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE18_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE18_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE18_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE19_ADDR 0xF2		/* Generic #2 Packet uint8_t #19 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE19_ADDR 0x000001F2		/* Generic #2 Packet uint8_t #19 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE19;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE19_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE19_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE19_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE19_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE19_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE20_ADDR 0xF3		/* Generic #2 Packet uint8_t #20 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE20_ADDR 0x000001F3		/* Generic #2 Packet uint8_t #20 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE20;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE20_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE20_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE20_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE20_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE20_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE21_ADDR 0xF4		/* Generic #2 Packet uint8_t #21 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE21_ADDR 0x000001F4		/* Generic #2 Packet uint8_t #21 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE21;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE21_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE21_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE21_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE21_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE21_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE22_ADDR 0xF5		/* Generic #2 Packet uint8_t #22 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE22_ADDR 0x000001F5		/* Generic #2 Packet uint8_t #22 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE22;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE22_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE22_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE22_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE22_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE22_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE23_ADDR 0xF6		/* Generic #2 Packet uint8_t #23 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE23_ADDR 0x000001F6		/* Generic #2 Packet uint8_t #23 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE23;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE23_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE23_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE23_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE23_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE23_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE24_ADDR 0xF7		/* Generic #2 Packet  uint8_t #24 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE24_ADDR 0x000001F7		/* Generic #2 Packet  uint8_t #24 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE24;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE24_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE24_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE24_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE24_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE24_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE25_ADDR 0xF8		/* Generic #2 Packet  uint8_t #25 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE25_ADDR 0x000001F8		/* Generic #2 Packet  uint8_t #25 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE25;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE25_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE25_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE25_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE25_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE25_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE26_ADDR 0xF9		/* Generic #2 Packet  uint8_t #26 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE26_ADDR 0x000001F9		/* Generic #2 Packet  uint8_t #26 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE26;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE26_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE26_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE26_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE26_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE26_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE27_ADDR 0xFA		/* Generic #2 Packet  uint8_t #27 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE27_ADDR 0x000001FA		/* Generic #2 Packet  uint8_t #27 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE27;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE27_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE27_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE27_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE27_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE27_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE28_ADDR 0xFB		/* Generic #2 Packet  uint8_t #28 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE28_ADDR 0x000001FB		/* Generic #2 Packet  uint8_t #28 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE28;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE28_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE28_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE28_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE28_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE28_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE29_ADDR 0xFC		/* Generic #2 Packet  uint8_t #29 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE29_ADDR 0x000001FC		/* Generic #2 Packet  uint8_t #29 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE29;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE29_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE29_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE29_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE29_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE29_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE30_ADDR 0xFD		/* Generic #2 Packet  uint8_t #30 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE30_ADDR 0x000001FD		/* Generic #2 Packet  uint8_t #30 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE30;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE30_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE30_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE30_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE30_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE30_MASK)
#define SW_WVN_PAGE_1_GEN2_BYTE31_ADDR 0xFE		/* Generic #2 Packet  uint8_t #31 Register */
#define CRA_SW_WVN_PAGE_1_GEN2_BYTE31_ADDR 0x000001FE		/* Generic #2 Packet  uint8_t #31 Register */
	uint8_t SW_WVN_Page_1_GEN2_BYTE31;
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE31_MASK	0xFF
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE31_RD(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE31_MASK)
	#define SW_WVN_PAGE_1_REG_GEN2_BYTE31_WR(x)	((x)&SW_WVN_PAGE_1_REG_GEN2_BYTE31_MASK)
#define SW_WVN_PAGE_1_UNDEFINED_ADDR_FF 0xFF		/*  */
	uint8_t SW_WVN_Page_1_Undefined_FF;
}SW_WVN_RegsPage_1_t,*PSW_WVN_RegsPage_1_t;

typedef struct _SW_WVN_RegsPage_2_t
{
#define SW_WVN_PAGE_2_TMDS0_CCTRL2_ADDR 0x00		/* TMDS 0 Clock Control Register 2 */
#define CRA_SW_WVN_PAGE_2_TMDS0_CCTRL2_ADDR 0x00000200		/* TMDS 0 Clock Control Register 2 */
	uint8_t SW_WVN_Page_2_TMDS0_CCTRL2;
	#define SW_WVN_PAGE_2_REG_OFFSETCOMP_EN_MASK	0x20
	#define SW_WVN_PAGE_2_REG_OFFSETCOMP_EN_RD(x)	(((x)&SW_WVN_PAGE_2_REG_OFFSETCOMP_EN_MASK)>>5)
	#define SW_WVN_PAGE_2_REG_OFFSETCOMP_EN_WR(x)	(((x)<<5)&SW_WVN_PAGE_2_REG_OFFSETCOMP_EN_MASK)
	#define SW_WVN_PAGE_2_REG_RI_ENABLE_MASK	0x10
	#define SW_WVN_PAGE_2_REG_RI_ENABLE_RD(x)	(((x)&SW_WVN_PAGE_2_REG_RI_ENABLE_MASK)>>4)
	#define SW_WVN_PAGE_2_REG_RI_ENABLE_WR(x)	(((x)<<4)&SW_WVN_PAGE_2_REG_RI_ENABLE_MASK)
	#define SW_WVN_PAGE_2_REG_DC0_CTL_MASK	0x0F
	#define SW_WVN_PAGE_2_REG_DC0_CTL_RD(x)	((x)&SW_WVN_PAGE_2_REG_DC0_CTL_MASK)
	#define SW_WVN_PAGE_2_REG_DC0_CTL_WR(x)	((x)&SW_WVN_PAGE_2_REG_DC0_CTL_MASK)
#define SW_WVN_PAGE_2_TMDS_TERMCTRL0_ADDR 0x01		/* TMDS Termination Control Register 0 */
#define CRA_SW_WVN_PAGE_2_TMDS_TERMCTRL0_ADDR 0x00000201		/* TMDS Termination Control Register 0 */
	uint8_t SW_WVN_Page_2_TMDS_TERMCTRL0;
	#define SW_WVN_PAGE_2_REG_TMDS_TERM_SEL_MASK	0x03
	#define SW_WVN_PAGE_2_REG_TMDS_TERM_SEL_RD(x)	((x)&SW_WVN_PAGE_2_REG_TMDS_TERM_SEL_MASK)
	#define SW_WVN_PAGE_2_REG_TMDS_TERM_SEL_WR(x)	((x)&SW_WVN_PAGE_2_REG_TMDS_TERM_SEL_MASK)
#define SW_WVN_PAGE_2_DVI_CTRL0_ADDR 0x02		/* DVI ctrl #0 Register */
#define CRA_SW_WVN_PAGE_2_DVI_CTRL0_ADDR 0x00000202		/* DVI ctrl #0 Register */
	uint8_t SW_WVN_Page_2_DVI_CTRL0;
	#define SW_WVN_PAGE_2__MASK	0xFF
	#define SW_WVN_PAGE_2__RD(x)	((x)&SW_WVN_PAGE_2__MASK)
	#define SW_WVN_PAGE_2__WR(x)	((x)&SW_WVN_PAGE_2__MASK)
#define SW_WVN_PAGE_2_DVI_CTRL1_ADDR 0x03		/* DVI ctrl #1 Register */
#define CRA_SW_WVN_PAGE_2_DVI_CTRL1_ADDR 0x00000203		/* DVI ctrl #1 Register */
	uint8_t SW_WVN_Page_2_DVI_CTRL1;
	#define SW_WVN_PAGE_2_REG_NO_ZONE2X_MASK	0x40
	#define SW_WVN_PAGE_2_REG_NO_ZONE2X_RD(x)	(((x)&SW_WVN_PAGE_2_REG_NO_ZONE2X_MASK)>>6)
	#define SW_WVN_PAGE_2_REG_NO_ZONE2X_WR(x)	(((x)<<6)&SW_WVN_PAGE_2_REG_NO_ZONE2X_MASK)
	#define SW_WVN_PAGE_2_REG_PSEL_MASK	  0x20
	#define SW_WVN_PAGE_2_REG_PSEL_RD(x)	 (((x)&SW_WVN_PAGE_2_REG_PSEL_MASK)>>5)
	#define SW_WVN_PAGE_2_REG_PSEL_WR(x)	 (((x)<<5)&SW_WVN_PAGE_2_REG_PSEL_MASK)
	#define SW_WVN_PAGE_2_REG_USE_SCDT_MASK	0x10
	#define SW_WVN_PAGE_2_REG_USE_SCDT_RD(x)	(((x)&SW_WVN_PAGE_2_REG_USE_SCDT_MASK)>>4)
	#define SW_WVN_PAGE_2_REG_USE_SCDT_WR(x)	(((x)<<4)&SW_WVN_PAGE_2_REG_USE_SCDT_MASK)
	#define SW_WVN_PAGE_2_REG_ZCTL_RST_DLY__B11_8_MASK	0x0F
	#define SW_WVN_PAGE_2_REG_ZCTL_RST_DLY__B11_8_RD(x)	((x)&SW_WVN_PAGE_2_REG_ZCTL_RST_DLY__B11_8_MASK)
	#define SW_WVN_PAGE_2_REG_ZCTL_RST_DLY__B11_8_WR(x)	((x)&SW_WVN_PAGE_2_REG_ZCTL_RST_DLY__B11_8_MASK)
#define SW_WVN_PAGE_2_DVI_CTRL2_ADDR 0x04		/* DVI ctrl #2 Register */
#define CRA_SW_WVN_PAGE_2_DVI_CTRL2_ADDR 0x00000204		/* DVI ctrl #2 Register */
	uint8_t SW_WVN_Page_2_DVI_CTRL2;
	#define SW_WVN_PAGE_2__1_MASK	0xFF
	#define SW_WVN_PAGE_2__1_RD(x)	((x)&SW_WVN_PAGE_2__1_MASK)
	#define SW_WVN_PAGE_2__1_WR(x)	((x)&SW_WVN_PAGE_2__1_MASK)
#define SW_WVN_PAGE_2_DVI_CTRL3_ADDR 0x05		/* DVI ctrl #3 Register */
#define CRA_SW_WVN_PAGE_2_DVI_CTRL3_ADDR 0x00000205		/* DVI ctrl #3 Register */
	uint8_t SW_WVN_Page_2_DVI_CTRL3;
	#define SW_WVN_PAGE_2__2_MASK	0xFF
	#define SW_WVN_PAGE_2__2_RD(x)	((x)&SW_WVN_PAGE_2__2_MASK)
	#define SW_WVN_PAGE_2__2_WR(x)	((x)&SW_WVN_PAGE_2__2_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_06 0x06		/*  */
	uint8_t SW_WVN_Page_2_Undefined_06;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_07 0x07		/*  */
	uint8_t SW_WVN_Page_2_Undefined_07;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_08 0x08		/*  */
	uint8_t SW_WVN_Page_2_Undefined_08;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_09 0x09		/*  */
	uint8_t SW_WVN_Page_2_Undefined_09;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_0A 0x0A		/*  */
	uint8_t SW_WVN_Page_2_Undefined_0A;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_0B 0x0B		/*  */
	uint8_t SW_WVN_Page_2_Undefined_0B;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_0C 0x0C		/*  */
	uint8_t SW_WVN_Page_2_Undefined_0C;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_0D 0x0D		/*  */
	uint8_t SW_WVN_Page_2_Undefined_0D;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_0E 0x0E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_0E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_0F 0x0F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_0F;
#define SW_WVN_PAGE_2_TMDS0_CCTRL1_ADDR 0x10		/* TMDS 0 Clock Control Register 1 */
#define CRA_SW_WVN_PAGE_2_TMDS0_CCTRL1_ADDR 0x00000210		/* TMDS 0 Clock Control Register 1 */
	uint8_t SW_WVN_Page_2_TMDS0_CCTRL1;
	#define SW_WVN_PAGE_2__3_MASK	0xFF
	#define SW_WVN_PAGE_2__3_RD(x)	((x)&SW_WVN_PAGE_2__3_MASK)
	#define SW_WVN_PAGE_2__3_WR(x)	((x)&SW_WVN_PAGE_2__3_MASK)
#define SW_WVN_PAGE_2_TMDS_CLK_EN_ADDR 0x11		/* TMDS Clock Enable Register */
#define CRA_SW_WVN_PAGE_2_TMDS_CLK_EN_ADDR 0x00000211		/* TMDS Clock Enable Register */
	uint8_t SW_WVN_Page_2_TMDS_CLK_EN;
	#define SW_WVN_PAGE_2__4_MASK	0xFF
	#define SW_WVN_PAGE_2__4_RD(x)	((x)&SW_WVN_PAGE_2__4_MASK)
	#define SW_WVN_PAGE_2__4_WR(x)	((x)&SW_WVN_PAGE_2__4_MASK)
#define SW_WVN_PAGE_2_TMDS_CH_EN_ADDR 0x12		/* TMDS Channel Enable Register */
#define CRA_SW_WVN_PAGE_2_TMDS_CH_EN_ADDR 0x00000212		/* TMDS Channel Enable Register */
	uint8_t SW_WVN_Page_2_TMDS_CH_EN;
	#define SW_WVN_PAGE_2__5_MASK	0xFF
	#define SW_WVN_PAGE_2__5_RD(x)	((x)&SW_WVN_PAGE_2__5_MASK)
	#define SW_WVN_PAGE_2__5_WR(x)	((x)&SW_WVN_PAGE_2__5_MASK)
#define SW_WVN_PAGE_2_TMDS_TERMCTRL1_ADDR 0x13		/* TMDS Termination Control Register 1 */
#define CRA_SW_WVN_PAGE_2_TMDS_TERMCTRL1_ADDR 0x00000213		/* TMDS Termination Control Register 1 */
	uint8_t SW_WVN_Page_2_TMDS_TERMCTRL1;
	#define SW_WVN_PAGE_2__6_MASK	0xFF
	#define SW_WVN_PAGE_2__6_RD(x)	((x)&SW_WVN_PAGE_2__6_MASK)
	#define SW_WVN_PAGE_2__6_WR(x)	((x)&SW_WVN_PAGE_2__6_MASK)
#define SW_WVN_PAGE_2_CLKDETECT_CTL_ADDR 0x14		/* Clock Detect Control Register */
#define CRA_SW_WVN_PAGE_2_CLKDETECT_CTL_ADDR 0x00000214		/* Clock Detect Control Register */
	uint8_t SW_WVN_Page_2_CLKDETECT_CTL;
	#define SW_WVN_PAGE_2__7_MASK	0xFF
	#define SW_WVN_PAGE_2__7_RD(x)	((x)&SW_WVN_PAGE_2__7_MASK)
	#define SW_WVN_PAGE_2__7_WR(x)	((x)&SW_WVN_PAGE_2__7_MASK)
#define SW_WVN_PAGE_2_DN_COMP_ADDR 0x15		/* DN_COMP Register */
#define CRA_SW_WVN_PAGE_2_DN_COMP_ADDR 0x00000215		/* DN_COMP Register */
	uint8_t SW_WVN_Page_2_DN_COMP;
	#define SW_WVN_PAGE_2__8_MASK	0xFF
	#define SW_WVN_PAGE_2__8_RD(x)	((x)&SW_WVN_PAGE_2__8_MASK)
	#define SW_WVN_PAGE_2__8_WR(x)	((x)&SW_WVN_PAGE_2__8_MASK)
#define SW_WVN_PAGE_2_DP_COMP_ADDR 0x16		/* DP_COMP Register */
#define CRA_SW_WVN_PAGE_2_DP_COMP_ADDR 0x00000216		/* DP_COMP Register */
	uint8_t SW_WVN_Page_2_DP_COMP;
	#define SW_WVN_PAGE_2__9_MASK	0xFF
	#define SW_WVN_PAGE_2__9_RD(x)	((x)&SW_WVN_PAGE_2__9_MASK)
	#define SW_WVN_PAGE_2__9_WR(x)	((x)&SW_WVN_PAGE_2__9_MASK)
#define SW_WVN_PAGE_2_PLL_CALREFSEL_ADDR 0x17		/* PLL_CALREFSEL Register */
#define CRA_SW_WVN_PAGE_2_PLL_CALREFSEL_ADDR 0x00000217		/* PLL_CALREFSEL Register */
	uint8_t SW_WVN_Page_2_PLL_CALREFSEL;
	#define SW_WVN_PAGE_2__10_MASK	0xFF
	#define SW_WVN_PAGE_2__10_RD(x)	((x)&SW_WVN_PAGE_2__10_MASK)
	#define SW_WVN_PAGE_2__10_WR(x)	((x)&SW_WVN_PAGE_2__10_MASK)
#define SW_WVN_PAGE_2_PLL_ICPCNT_ADDR 0x18		/* PLL_ICPCNT Register */
#define CRA_SW_WVN_PAGE_2_PLL_ICPCNT_ADDR 0x00000218		/* PLL_ICPCNT Register */
	uint8_t SW_WVN_Page_2_PLL_ICPCNT;
	#define SW_WVN_PAGE_2__11_MASK	0xFF
	#define SW_WVN_PAGE_2__11_RD(x)	((x)&SW_WVN_PAGE_2__11_MASK)
	#define SW_WVN_PAGE_2__11_WR(x)	((x)&SW_WVN_PAGE_2__11_MASK)
#define SW_WVN_PAGE_2_PLL_SPLLBIAS_ADDR 0x19		/* PLL_SPLLBIAS Register */
#define CRA_SW_WVN_PAGE_2_PLL_SPLLBIAS_ADDR 0x00000219		/* PLL_SPLLBIAS Register */
	uint8_t SW_WVN_Page_2_PLL_SPLLBIAS;
	#define SW_WVN_PAGE_2__12_MASK	0xFF
	#define SW_WVN_PAGE_2__12_RD(x)	((x)&SW_WVN_PAGE_2__12_MASK)
	#define SW_WVN_PAGE_2__12_WR(x)	((x)&SW_WVN_PAGE_2__12_MASK)
#define SW_WVN_PAGE_2_PLL_VCOCAL_ADDR 0x1A		/* PLL_VCOCAL Register */
#define CRA_SW_WVN_PAGE_2_PLL_VCOCAL_ADDR 0x0000021A		/* PLL_VCOCAL Register */
	uint8_t SW_WVN_Page_2_PLL_VCOCAL;
	#define SW_WVN_PAGE_2__13_MASK	0xFF
	#define SW_WVN_PAGE_2__13_RD(x)	((x)&SW_WVN_PAGE_2__13_MASK)
	#define SW_WVN_PAGE_2__13_WR(x)	((x)&SW_WVN_PAGE_2__13_MASK)
#define SW_WVN_PAGE_2_EQ2G_ADDR 0x1B		/* EQ2G Register */
#define CRA_SW_WVN_PAGE_2_EQ2G_ADDR 0x0000021B		/* EQ2G Register */
	uint8_t SW_WVN_Page_2_EQ2G;
	#define SW_WVN_PAGE_2__14_MASK	0xFF
	#define SW_WVN_PAGE_2__14_RD(x)	((x)&SW_WVN_PAGE_2__14_MASK)
	#define SW_WVN_PAGE_2__14_WR(x)	((x)&SW_WVN_PAGE_2__14_MASK)
#define SW_WVN_PAGE_2_RX0_OFFSET_ADDR 0x1C		/* RX0 OFFSET Register */
#define CRA_SW_WVN_PAGE_2_RX0_OFFSET_ADDR 0x0000021C		/* RX0 OFFSET Register */
	uint8_t SW_WVN_Page_2_RX0_OFFSET;
	#define SW_WVN_PAGE_2__15_MASK	0xFF
	#define SW_WVN_PAGE_2__15_RD(x)	((x)&SW_WVN_PAGE_2__15_MASK)
	#define SW_WVN_PAGE_2__15_WR(x)	((x)&SW_WVN_PAGE_2__15_MASK)
#define SW_WVN_PAGE_2_RX1_OFFSET_ADDR 0x1D		/* RX1 OFFSET Register */
#define CRA_SW_WVN_PAGE_2_RX1_OFFSET_ADDR 0x0000021D		/* RX1 OFFSET Register */
	uint8_t SW_WVN_Page_2_RX1_OFFSET;
	#define SW_WVN_PAGE_2__16_MASK	0xFF
	#define SW_WVN_PAGE_2__16_RD(x)	((x)&SW_WVN_PAGE_2__16_MASK)
	#define SW_WVN_PAGE_2__16_WR(x)	((x)&SW_WVN_PAGE_2__16_MASK)
#define SW_WVN_PAGE_2_RX2_OFFSET_ADDR 0x1E		/* RX2 OFFSET Register */
#define CRA_SW_WVN_PAGE_2_RX2_OFFSET_ADDR 0x0000021E		/* RX2 OFFSET Register */
	uint8_t SW_WVN_Page_2_RX2_OFFSET;
	#define SW_WVN_PAGE_2__17_MASK	0xFF
	#define SW_WVN_PAGE_2__17_RD(x)	((x)&SW_WVN_PAGE_2__17_MASK)
	#define SW_WVN_PAGE_2__17_WR(x)	((x)&SW_WVN_PAGE_2__17_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_1F 0x1F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_1F;
#define SW_WVN_PAGE_2_ALICE0_EQ_VAL_ADDR 0x20		/* TMDS 0 Digital EQ Value Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_VAL_ADDR 0x00000220		/* TMDS 0 Digital EQ Value Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_val;
	#define SW_WVN_PAGE_2__18_MASK	0xFF
	#define SW_WVN_PAGE_2__18_RD(x)	((x)&SW_WVN_PAGE_2__18_MASK)
	#define SW_WVN_PAGE_2__18_WR(x)	((x)&SW_WVN_PAGE_2__18_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_I2C_ADDR 0x21		/* TMDS 0 Digital I2C EQ Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_I2C_ADDR 0x00000221		/* TMDS 0 Digital I2C EQ Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_i2c;
	#define SW_WVN_PAGE_2__19_MASK	0xFF
	#define SW_WVN_PAGE_2__19_RD(x)	((x)&SW_WVN_PAGE_2__19_MASK)
	#define SW_WVN_PAGE_2__19_WR(x)	((x)&SW_WVN_PAGE_2__19_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA0_ADDR 0x22		/* TMDS 0 Digital EQ_DATA0 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA0_ADDR 0x00000222		/* TMDS 0 Digital EQ_DATA0 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data0;
	#define SW_WVN_PAGE_2__20_MASK	0xFF
	#define SW_WVN_PAGE_2__20_RD(x)	((x)&SW_WVN_PAGE_2__20_MASK)
	#define SW_WVN_PAGE_2__20_WR(x)	((x)&SW_WVN_PAGE_2__20_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA1_ADDR 0x23		/* TMDS 0 Digital EQ_DATA1 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA1_ADDR 0x00000223		/* TMDS 0 Digital EQ_DATA1 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data1;
	#define SW_WVN_PAGE_2__21_MASK	0xFF
	#define SW_WVN_PAGE_2__21_RD(x)	((x)&SW_WVN_PAGE_2__21_MASK)
	#define SW_WVN_PAGE_2__21_WR(x)	((x)&SW_WVN_PAGE_2__21_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA2_ADDR 0x24		/* TMDS 0 Digital EQ_DATA2 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA2_ADDR 0x00000224		/* TMDS 0 Digital EQ_DATA2 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data2;
	#define SW_WVN_PAGE_2__22_MASK	0xFF
	#define SW_WVN_PAGE_2__22_RD(x)	((x)&SW_WVN_PAGE_2__22_MASK)
	#define SW_WVN_PAGE_2__22_WR(x)	((x)&SW_WVN_PAGE_2__22_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA3_ADDR 0x25		/* TMDS 0 Digital EQ_DATA3 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA3_ADDR 0x00000225		/* TMDS 0 Digital EQ_DATA3 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data3;
	#define SW_WVN_PAGE_2__23_MASK	0xFF
	#define SW_WVN_PAGE_2__23_RD(x)	((x)&SW_WVN_PAGE_2__23_MASK)
	#define SW_WVN_PAGE_2__23_WR(x)	((x)&SW_WVN_PAGE_2__23_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA4_ADDR 0x26		/* TMDS 0 Digital EQ_DATA4 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA4_ADDR 0x00000226		/* TMDS 0 Digital EQ_DATA4 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data4;
	#define SW_WVN_PAGE_2__24_MASK	0xFF
	#define SW_WVN_PAGE_2__24_RD(x)	((x)&SW_WVN_PAGE_2__24_MASK)
	#define SW_WVN_PAGE_2__24_WR(x)	((x)&SW_WVN_PAGE_2__24_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA5_ADDR 0x27		/* TMDS 0 Digital EQ_DATA5 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA5_ADDR 0x00000227		/* TMDS 0 Digital EQ_DATA5 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data5;
	#define SW_WVN_PAGE_2__25_MASK	0xFF
	#define SW_WVN_PAGE_2__25_RD(x)	((x)&SW_WVN_PAGE_2__25_MASK)
	#define SW_WVN_PAGE_2__25_WR(x)	((x)&SW_WVN_PAGE_2__25_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA6_ADDR 0x28		/* TMDS 0 Digital EQ_DATA6 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA6_ADDR 0x00000228		/* TMDS 0 Digital EQ_DATA6 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data6;
	#define SW_WVN_PAGE_2__26_MASK	0xFF
	#define SW_WVN_PAGE_2__26_RD(x)	((x)&SW_WVN_PAGE_2__26_MASK)
	#define SW_WVN_PAGE_2__26_WR(x)	((x)&SW_WVN_PAGE_2__26_MASK)
#define SW_WVN_PAGE_2_ALICE0_EQ_DATA7_ADDR 0x29		/* TMDS 0 Digital EQ_DATA7 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_EQ_DATA7_ADDR 0x00000229		/* TMDS 0 Digital EQ_DATA7 Register */
	uint8_t SW_WVN_Page_2_Alice0_eq_data7;
	#define SW_WVN_PAGE_2__27_MASK	0xFF
	#define SW_WVN_PAGE_2__27_RD(x)	((x)&SW_WVN_PAGE_2__27_MASK)
	#define SW_WVN_PAGE_2__27_WR(x)	((x)&SW_WVN_PAGE_2__27_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_2A 0x2A		/*  */
	uint8_t SW_WVN_Page_2_Undefined_2A;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_2B 0x2B		/*  */
	uint8_t SW_WVN_Page_2_Undefined_2B;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_2C 0x2C		/*  */
	uint8_t SW_WVN_Page_2_Undefined_2C;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_2D 0x2D		/*  */
	uint8_t SW_WVN_Page_2_Undefined_2D;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_2E 0x2E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_2E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_2F 0x2F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_2F;
#define SW_WVN_PAGE_2_ALICE0_BW_VAL_ADDR 0x30		/* TMDS 0 Digital BW Value Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_BW_VAL_ADDR 0x00000230		/* TMDS 0 Digital BW Value Register */
	uint8_t SW_WVN_Page_2_Alice0_bw_val;
	#define SW_WVN_PAGE_2__28_MASK	0xFF
	#define SW_WVN_PAGE_2__28_RD(x)	((x)&SW_WVN_PAGE_2__28_MASK)
	#define SW_WVN_PAGE_2__28_WR(x)	((x)&SW_WVN_PAGE_2__28_MASK)
#define SW_WVN_PAGE_2_ALICE0_BW_I2C_ADDR 0x31		/* TMDS 0 Digital I2C BW Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_BW_I2C_ADDR 0x00000231		/* TMDS 0 Digital I2C BW Register */
	uint8_t SW_WVN_Page_2_Alice0_bw_i2c;
	#define SW_WVN_PAGE_2__29_MASK	0xFF
	#define SW_WVN_PAGE_2__29_RD(x)	((x)&SW_WVN_PAGE_2__29_MASK)
	#define SW_WVN_PAGE_2__29_WR(x)	((x)&SW_WVN_PAGE_2__29_MASK)
#define SW_WVN_PAGE_2_ALICE0_BW_DATA0_ADDR 0x32		/* TMDS 0 Digital BW_DATA0 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_BW_DATA0_ADDR 0x00000232		/* TMDS 0 Digital BW_DATA0 Register */
	uint8_t SW_WVN_Page_2_Alice0_bw_data0;
	#define SW_WVN_PAGE_2__30_MASK	0xFF
	#define SW_WVN_PAGE_2__30_RD(x)	((x)&SW_WVN_PAGE_2__30_MASK)
	#define SW_WVN_PAGE_2__30_WR(x)	((x)&SW_WVN_PAGE_2__30_MASK)
#define SW_WVN_PAGE_2_ALICE0_BW_DATA1_ADDR 0x33		/* TMDS 0 Digital BW_DATA1 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_BW_DATA1_ADDR 0x00000233		/* TMDS 0 Digital BW_DATA1 Register */
	uint8_t SW_WVN_Page_2_Alice0_bw_data1;
	#define SW_WVN_PAGE_2__31_MASK	0xFF
	#define SW_WVN_PAGE_2__31_RD(x)	((x)&SW_WVN_PAGE_2__31_MASK)
	#define SW_WVN_PAGE_2__31_WR(x)	((x)&SW_WVN_PAGE_2__31_MASK)
#define SW_WVN_PAGE_2_ALICE0_BW_DATA2_ADDR 0x34		/* TMDS 0 Digital BW_DATA2 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_BW_DATA2_ADDR 0x00000234		/* TMDS 0 Digital BW_DATA2 Register */
	uint8_t SW_WVN_Page_2_Alice0_bw_data2;
	#define SW_WVN_PAGE_2__32_MASK	0xFF
	#define SW_WVN_PAGE_2__32_RD(x)	((x)&SW_WVN_PAGE_2__32_MASK)
	#define SW_WVN_PAGE_2__32_WR(x)	((x)&SW_WVN_PAGE_2__32_MASK)
#define SW_WVN_PAGE_2_ALICE0_BW_DATA3_ADDR 0x35		/* TMDS 0 Digital BW_DATA3 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_BW_DATA3_ADDR 0x00000235		/* TMDS 0 Digital BW_DATA3 Register */
	uint8_t SW_WVN_Page_2_Alice0_bw_data3;
	#define SW_WVN_PAGE_2__33_MASK	0xFF
	#define SW_WVN_PAGE_2__33_RD(x)	((x)&SW_WVN_PAGE_2__33_MASK)
	#define SW_WVN_PAGE_2__33_WR(x)	((x)&SW_WVN_PAGE_2__33_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_36 0x36		/*  */
	uint8_t SW_WVN_Page_2_Undefined_36;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_37 0x37		/*  */
	uint8_t SW_WVN_Page_2_Undefined_37;
#define SW_WVN_PAGE_2_ALICE0_VT_VAL_ADDR 0x38		/* TMDS 0 Digital VT Value Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_VT_VAL_ADDR 0x00000238		/* TMDS 0 Digital VT Value Register */
	uint8_t SW_WVN_Page_2_Alice0_vt_val;
	#define SW_WVN_PAGE_2__34_MASK	0xFF
	#define SW_WVN_PAGE_2__34_RD(x)	((x)&SW_WVN_PAGE_2__34_MASK)
	#define SW_WVN_PAGE_2__34_WR(x)	((x)&SW_WVN_PAGE_2__34_MASK)
#define SW_WVN_PAGE_2_ALICE0_VT_I2C_ADDR 0x39		/* TMDS 0 Digital I2C VT Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_VT_I2C_ADDR 0x00000239		/* TMDS 0 Digital I2C VT Register */
	uint8_t SW_WVN_Page_2_Alice0_vt_i2c;
	#define SW_WVN_PAGE_2__35_MASK	0xFF
	#define SW_WVN_PAGE_2__35_RD(x)	((x)&SW_WVN_PAGE_2__35_MASK)
	#define SW_WVN_PAGE_2__35_WR(x)	((x)&SW_WVN_PAGE_2__35_MASK)
#define SW_WVN_PAGE_2_ALICE0_VT_DATA0_ADDR 0x3A		/* TMDS 0 Digital VT_DATA0 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_VT_DATA0_ADDR 0x0000023A		/* TMDS 0 Digital VT_DATA0 Register */
	uint8_t SW_WVN_Page_2_Alice0_vt_data0;
	#define SW_WVN_PAGE_2__36_MASK	0xFF
	#define SW_WVN_PAGE_2__36_RD(x)	((x)&SW_WVN_PAGE_2__36_MASK)
	#define SW_WVN_PAGE_2__36_WR(x)	((x)&SW_WVN_PAGE_2__36_MASK)
#define SW_WVN_PAGE_2_ALICE0_VT_DATA1_ADDR 0x3B		/* TMDS 0 Digital VT_DATA1 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_VT_DATA1_ADDR 0x0000023B		/* TMDS 0 Digital VT_DATA1 Register */
	uint8_t SW_WVN_Page_2_Alice0_vt_data1;
	#define SW_WVN_PAGE_2__37_MASK	0xFF
	#define SW_WVN_PAGE_2__37_RD(x)	((x)&SW_WVN_PAGE_2__37_MASK)
	#define SW_WVN_PAGE_2__37_WR(x)	((x)&SW_WVN_PAGE_2__37_MASK)
#define SW_WVN_PAGE_2_ALICE0_VT_DATA2_ADDR 0x3C		/* TMDS 0 Digital VT_DATA2 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_VT_DATA2_ADDR 0x0000023C		/* TMDS 0 Digital VT_DATA2 Register */
	uint8_t SW_WVN_Page_2_Alice0_vt_data2;
	#define SW_WVN_PAGE_2__38_MASK	0xFF
	#define SW_WVN_PAGE_2__38_RD(x)	((x)&SW_WVN_PAGE_2__38_MASK)
	#define SW_WVN_PAGE_2__38_WR(x)	((x)&SW_WVN_PAGE_2__38_MASK)
#define SW_WVN_PAGE_2_ALICE0_VT_DATA3_ADDR 0x3D		/* TMDS 0 Digital VT_DATA3 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_VT_DATA3_ADDR 0x0000023D		/* TMDS 0 Digital VT_DATA3 Register */
	uint8_t SW_WVN_Page_2_Alice0_vt_data3;
	#define SW_WVN_PAGE_2__39_MASK	0xFF
	#define SW_WVN_PAGE_2__39_RD(x)	((x)&SW_WVN_PAGE_2__39_MASK)
	#define SW_WVN_PAGE_2__39_WR(x)	((x)&SW_WVN_PAGE_2__39_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_3E 0x3E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_3E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_3F 0x3F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_3F;
#define SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C0_ADDR 0x40		/* TMDS 0 Digital COMP TM0 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C0_ADDR 0x00000240		/* TMDS 0 Digital COMP TM0 Register */
	uint8_t SW_WVN_Page_2_Alice0_comp_tm_i2c0;
	#define SW_WVN_PAGE_2__40_MASK	0xFF
	#define SW_WVN_PAGE_2__40_RD(x)	((x)&SW_WVN_PAGE_2__40_MASK)
	#define SW_WVN_PAGE_2__40_WR(x)	((x)&SW_WVN_PAGE_2__40_MASK)
#define SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C1_ADDR 0x41		/* TMDS 0 Digital COMP TM1 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C1_ADDR 0x00000241		/* TMDS 0 Digital COMP TM1 Register */
	uint8_t SW_WVN_Page_2_Alice0_comp_tm_i2c1;
	#define SW_WVN_PAGE_2__41_MASK	0xFF
	#define SW_WVN_PAGE_2__41_RD(x)	((x)&SW_WVN_PAGE_2__41_MASK)
	#define SW_WVN_PAGE_2__41_WR(x)	((x)&SW_WVN_PAGE_2__41_MASK)
#define SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C2_ADDR 0x42		/* TMDS 0 Digital COMP TM2 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C2_ADDR 0x00000242		/* TMDS 0 Digital COMP TM2 Register */
	uint8_t SW_WVN_Page_2_Alice0_comp_tm_i2c2;
	#define SW_WVN_PAGE_2__42_MASK	0xFF
	#define SW_WVN_PAGE_2__42_RD(x)	((x)&SW_WVN_PAGE_2__42_MASK)
	#define SW_WVN_PAGE_2__42_WR(x)	((x)&SW_WVN_PAGE_2__42_MASK)
#define SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C3_ADDR 0x43		/* TMDS 0 Digital COMP TM3 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_COMP_TM_I2C3_ADDR 0x00000243		/* TMDS 0 Digital COMP TM3 Register */
	uint8_t SW_WVN_Page_2_Alice0_comp_tm_i2c3;
	#define SW_WVN_PAGE_2__43_MASK	0xFF
	#define SW_WVN_PAGE_2__43_RD(x)	((x)&SW_WVN_PAGE_2__43_MASK)
	#define SW_WVN_PAGE_2__43_WR(x)	((x)&SW_WVN_PAGE_2__43_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL0_ADDR 0x44		/* TMDS0 Digital Control 0 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL0_ADDR 0x00000244		/* TMDS0 Digital Control 0 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl0;
	#define SW_WVN_PAGE_2__44_MASK	0xFF
	#define SW_WVN_PAGE_2__44_RD(x)	((x)&SW_WVN_PAGE_2__44_MASK)
	#define SW_WVN_PAGE_2__44_WR(x)	((x)&SW_WVN_PAGE_2__44_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL1_ADDR 0x45		/* TMDS0 Digital Control 1 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL1_ADDR 0x00000245		/* TMDS0 Digital Control 1 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl1;
	#define SW_WVN_PAGE_2__45_MASK	0xFF
	#define SW_WVN_PAGE_2__45_RD(x)	((x)&SW_WVN_PAGE_2__45_MASK)
	#define SW_WVN_PAGE_2__45_WR(x)	((x)&SW_WVN_PAGE_2__45_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL2_ADDR 0x46		/* TMDS 0 Digital CNTL2 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL2_ADDR 0x00000246		/* TMDS 0 Digital CNTL2 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl2;
	#define SW_WVN_PAGE_2__46_MASK	0xFF
	#define SW_WVN_PAGE_2__46_RD(x)	((x)&SW_WVN_PAGE_2__46_MASK)
	#define SW_WVN_PAGE_2__46_WR(x)	((x)&SW_WVN_PAGE_2__46_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL3_ADDR 0x47		/* TMDS 0 Digital CNTL3 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL3_ADDR 0x00000247		/* TMDS 0 Digital CNTL3 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl3;
	#define SW_WVN_PAGE_2__47_MASK	0xFF
	#define SW_WVN_PAGE_2__47_RD(x)	((x)&SW_WVN_PAGE_2__47_MASK)
	#define SW_WVN_PAGE_2__47_WR(x)	((x)&SW_WVN_PAGE_2__47_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL4_ADDR 0x48		/* TMDS 0 Digital CNTL4 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL4_ADDR 0x00000248		/* TMDS 0 Digital CNTL4 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl4;
	#define SW_WVN_PAGE_2__48_MASK	0xFF
	#define SW_WVN_PAGE_2__48_RD(x)	((x)&SW_WVN_PAGE_2__48_MASK)
	#define SW_WVN_PAGE_2__48_WR(x)	((x)&SW_WVN_PAGE_2__48_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL5_ADDR 0x49		/* TMDS 0 Digital CNTL5 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL5_ADDR 0x00000249		/* TMDS 0 Digital CNTL5 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl5;
	#define SW_WVN_PAGE_2__49_MASK	0xFF
	#define SW_WVN_PAGE_2__49_RD(x)	((x)&SW_WVN_PAGE_2__49_MASK)
	#define SW_WVN_PAGE_2__49_WR(x)	((x)&SW_WVN_PAGE_2__49_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL6_ADDR 0x4A		/* TMDS 0 Digital CNTL6 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL6_ADDR 0x0000024A		/* TMDS 0 Digital CNTL6 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl6;
	#define SW_WVN_PAGE_2__50_MASK	0xFF
	#define SW_WVN_PAGE_2__50_RD(x)	((x)&SW_WVN_PAGE_2__50_MASK)
	#define SW_WVN_PAGE_2__50_WR(x)	((x)&SW_WVN_PAGE_2__50_MASK)
#define SW_WVN_PAGE_2_ALICE0_CNTL7_ADDR 0x4B		/* TMDS 0 Digital CNTL7 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_CNTL7_ADDR 0x0000024B		/* TMDS 0 Digital CNTL7 Register */
	uint8_t SW_WVN_Page_2_Alice0_cntl7;
	#define SW_WVN_PAGE_2__51_MASK	0xFF
	#define SW_WVN_PAGE_2__51_RD(x)	((x)&SW_WVN_PAGE_2__51_MASK)
	#define SW_WVN_PAGE_2__51_WR(x)	((x)&SW_WVN_PAGE_2__51_MASK)
#define SW_WVN_PAGE_2_ALICE0_ZONE_CTRL_ADDR 0x4C		/* TMDS 0 Digital Zone Control Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_ZONE_CTRL_ADDR 0x0000024C		/* TMDS 0 Digital Zone Control Register */
	uint8_t SW_WVN_Page_2_Alice0_Zone_Ctrl;
	#define SW_WVN_PAGE_2__52_MASK	0xFF
	#define SW_WVN_PAGE_2__52_RD(x)	((x)&SW_WVN_PAGE_2__52_MASK)
	#define SW_WVN_PAGE_2__52_WR(x)	((x)&SW_WVN_PAGE_2__52_MASK)
#define SW_WVN_PAGE_2_ALICE0_MODE_CTRL_ADDR 0x4D		/* TMDS 0 Digital PLL Mode Control Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_MODE_CTRL_ADDR 0x0000024D		/* TMDS 0 Digital PLL Mode Control Register */
	uint8_t SW_WVN_Page_2_Alice0_Mode_Ctrl;
	#define SW_WVN_PAGE_2__53_MASK	0xFF
	#define SW_WVN_PAGE_2__53_RD(x)	((x)&SW_WVN_PAGE_2__53_MASK)
	#define SW_WVN_PAGE_2__53_WR(x)	((x)&SW_WVN_PAGE_2__53_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_4E 0x4E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_4E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_4F 0x4F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_4F;
#define SW_WVN_PAGE_2_ALICE0_STAT0_ADDR 0x50		/* TMDS 0 Status 0 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_STAT0_ADDR 0x00000250		/* TMDS 0 Status 0 Register */
	uint8_t SW_WVN_Page_2_Alice0_stat0;
	#define SW_WVN_PAGE_2__54_MASK	0xFF
	#define SW_WVN_PAGE_2__54_RD(x)	((x)&SW_WVN_PAGE_2__54_MASK)
	#define SW_WVN_PAGE_2__54_WR(x)	((x)&SW_WVN_PAGE_2__54_MASK)
#define SW_WVN_PAGE_2_ALICE0_STAT1_ADDR 0x51		/* TMDS 0 Status 1 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_STAT1_ADDR 0x00000251		/* TMDS 0 Status 1 Register */
	uint8_t SW_WVN_Page_2_Alice0_stat1;
	#define SW_WVN_PAGE_2__55_MASK	0xFF
	#define SW_WVN_PAGE_2__55_RD(x)	((x)&SW_WVN_PAGE_2__55_MASK)
	#define SW_WVN_PAGE_2__55_WR(x)	((x)&SW_WVN_PAGE_2__55_MASK)
#define SW_WVN_PAGE_2_ALICE0_STAT2_ADDR 0x52		/* TMDS 0 Status 2 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_STAT2_ADDR 0x00000252		/* TMDS 0 Status 2 Register */
	uint8_t SW_WVN_Page_2_Alice0_stat2;
	#define SW_WVN_PAGE_2__56_MASK	0xFF
	#define SW_WVN_PAGE_2__56_RD(x)	((x)&SW_WVN_PAGE_2__56_MASK)
	#define SW_WVN_PAGE_2__56_WR(x)	((x)&SW_WVN_PAGE_2__56_MASK)
#define SW_WVN_PAGE_2_ALICE0_STAT3_ADDR 0x53		/* TMDS 0 Status 3 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_STAT3_ADDR 0x00000253		/* TMDS 0 Status 3 Register */
	uint8_t SW_WVN_Page_2_Alice0_stat3;
	#define SW_WVN_PAGE_2__57_MASK	0xFF
	#define SW_WVN_PAGE_2__57_RD(x)	((x)&SW_WVN_PAGE_2__57_MASK)
	#define SW_WVN_PAGE_2__57_WR(x)	((x)&SW_WVN_PAGE_2__57_MASK)
#define SW_WVN_PAGE_2_ALICE0_STAT4_ADDR 0x54		/* TMDS 0 Status 4 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_STAT4_ADDR 0x00000254		/* TMDS 0 Status 4 Register */
	uint8_t SW_WVN_Page_2_Alice0_stat4;
	#define SW_WVN_PAGE_2__58_MASK	0xFF
	#define SW_WVN_PAGE_2__58_RD(x)	((x)&SW_WVN_PAGE_2__58_MASK)
	#define SW_WVN_PAGE_2__58_WR(x)	((x)&SW_WVN_PAGE_2__58_MASK)
#define SW_WVN_PAGE_2_ALICE0_STAT5_ADDR 0x55		/* TMDS 0 Status 5 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_STAT5_ADDR 0x00000255		/* TMDS 0 Status 5 Register */
	uint8_t SW_WVN_Page_2_Alice0_stat5;
	#define SW_WVN_PAGE_2__59_MASK	0xFF
	#define SW_WVN_PAGE_2__59_RD(x)	((x)&SW_WVN_PAGE_2__59_MASK)
	#define SW_WVN_PAGE_2__59_WR(x)	((x)&SW_WVN_PAGE_2__59_MASK)
#define SW_WVN_PAGE_2_ALICE0_STAT6_ADDR 0x56		/* TMDS 0 Status 6 Register */
#define CRA_SW_WVN_PAGE_2_ALICE0_STAT6_ADDR 0x00000256		/* TMDS 0 Status 6 Register */
	uint8_t SW_WVN_Page_2_Alice0_stat6;
	#define SW_WVN_PAGE_2_TMDS0_SCAN_VAL_B7_0_MASK	0xFF
	#define SW_WVN_PAGE_2_TMDS0_SCAN_VAL_B7_0_RD(x)	((x)&SW_WVN_PAGE_2_TMDS0_SCAN_VAL_B7_0_MASK)
	#define SW_WVN_PAGE_2_TMDS0_SCAN_VAL_B7_0_WR(x)	((x)&SW_WVN_PAGE_2_TMDS0_SCAN_VAL_B7_0_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_57 0x57		/*  */
	uint8_t SW_WVN_Page_2_Undefined_57;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_58 0x58		/*  */
	uint8_t SW_WVN_Page_2_Undefined_58;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_59 0x59		/*  */
	uint8_t SW_WVN_Page_2_Undefined_59;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_5A 0x5A		/*  */
	uint8_t SW_WVN_Page_2_Undefined_5A;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_5B 0x5B		/*  */
	uint8_t SW_WVN_Page_2_Undefined_5B;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_5C 0x5C		/*  */
	uint8_t SW_WVN_Page_2_Undefined_5C;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_5D 0x5D		/*  */
	uint8_t SW_WVN_Page_2_Undefined_5D;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_5E 0x5E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_5E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_5F 0x5F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_5F;
#define SW_WVN_PAGE_2_TMDS0_BIST_CNTL_ADDR 0x60		/* TMDS 0 BIST CNTL Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_CNTL_ADDR 0x00000260		/* TMDS 0 BIST CNTL Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_cntl;
	#define SW_WVN_PAGE_2__60_MASK	0xFF
	#define SW_WVN_PAGE_2__60_RD(x)	((x)&SW_WVN_PAGE_2__60_MASK)
	#define SW_WVN_PAGE_2__60_WR(x)	((x)&SW_WVN_PAGE_2__60_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_DURATION0_ADDR 0x61		/* TMDS 0 BIST DURATION0 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_DURATION0_ADDR 0x00000261		/* TMDS 0 BIST DURATION0 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_duration0;
	#define SW_WVN_PAGE_2__61_MASK	0xFF
	#define SW_WVN_PAGE_2__61_RD(x)	((x)&SW_WVN_PAGE_2__61_MASK)
	#define SW_WVN_PAGE_2__61_WR(x)	((x)&SW_WVN_PAGE_2__61_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_DURATION1_ADDR 0x62		/* TMDS 0 BIST DURATION1 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_DURATION1_ADDR 0x00000262		/* TMDS 0 BIST DURATION1 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_duration1;
	#define SW_WVN_PAGE_2__62_MASK	0xFF
	#define SW_WVN_PAGE_2__62_RD(x)	((x)&SW_WVN_PAGE_2__62_MASK)
	#define SW_WVN_PAGE_2__62_WR(x)	((x)&SW_WVN_PAGE_2__62_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_DURATION2_ADDR 0x63		/* TMDS 0 BIST DURATION2 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_DURATION2_ADDR 0x00000263		/* TMDS 0 BIST DURATION2 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_duration2;
	#define SW_WVN_PAGE_2__63_MASK	0xFF
	#define SW_WVN_PAGE_2__63_RD(x)	((x)&SW_WVN_PAGE_2__63_MASK)
	#define SW_WVN_PAGE_2__63_WR(x)	((x)&SW_WVN_PAGE_2__63_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_TEST_SEL_ADDR 0x64		/* TMDS 0 BIST TEST_SEL Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_TEST_SEL_ADDR 0x00000264		/* TMDS 0 BIST TEST_SEL Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_test_sel;
	#define SW_WVN_PAGE_2__64_MASK	0xFF
	#define SW_WVN_PAGE_2__64_RD(x)	((x)&SW_WVN_PAGE_2__64_MASK)
	#define SW_WVN_PAGE_2__64_WR(x)	((x)&SW_WVN_PAGE_2__64_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_VIDEO_MODE_ADDR 0x65		/* TMDS 0 BIST VIDEO_MODE Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_VIDEO_MODE_ADDR 0x00000265		/* TMDS 0 BIST VIDEO_MODE Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_video_mode;
	#define SW_WVN_PAGE_2__65_MASK	0xFF
	#define SW_WVN_PAGE_2__65_RD(x)	((x)&SW_WVN_PAGE_2__65_MASK)
	#define SW_WVN_PAGE_2__65_WR(x)	((x)&SW_WVN_PAGE_2__65_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_8BIT_PATTERN_ADDR 0x66		/* TMDS 0 BIST 8BIT_PATTERN Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_8BIT_PATTERN_ADDR 0x00000266		/* TMDS 0 BIST 8BIT_PATTERN Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_8bit_pattern;
	#define SW_WVN_PAGE_2__66_MASK	0xFF
	#define SW_WVN_PAGE_2__66_RD(x)	((x)&SW_WVN_PAGE_2__66_MASK)
	#define SW_WVN_PAGE_2__66_WR(x)	((x)&SW_WVN_PAGE_2__66_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_10BIT_PATTERN_L_ADDR 0x67		/* TMDS 0 BIST 10BIT_PATTERN_L Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_10BIT_PATTERN_L_ADDR 0x00000267		/* TMDS 0 BIST 10BIT_PATTERN_L Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_10bit_pattern_l;
	#define SW_WVN_PAGE_2__67_MASK	0xFF
	#define SW_WVN_PAGE_2__67_RD(x)	((x)&SW_WVN_PAGE_2__67_MASK)
	#define SW_WVN_PAGE_2__67_WR(x)	((x)&SW_WVN_PAGE_2__67_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_10BIT_PATTERN_U_ADDR 0x68		/* TMDS 0 BIST 10BIT_PATTERN_U Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_10BIT_PATTERN_U_ADDR 0x00000268		/* TMDS 0 BIST 10BIT_PATTERN_U Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_10bit_pattern_u;
	#define SW_WVN_PAGE_2__68_MASK	0xFF
	#define SW_WVN_PAGE_2__68_RD(x)	((x)&SW_WVN_PAGE_2__68_MASK)
	#define SW_WVN_PAGE_2__68_WR(x)	((x)&SW_WVN_PAGE_2__68_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_STATUS_ADDR 0x69		/* TMDS 0 BIST STATUS Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_STATUS_ADDR 0x00000269		/* TMDS 0 BIST STATUS Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_status;
	#define SW_WVN_PAGE_2__69_MASK	0xFF
	#define SW_WVN_PAGE_2__69_RD(x)	((x)&SW_WVN_PAGE_2__69_MASK)
	#define SW_WVN_PAGE_2__69_WR(x)	((x)&SW_WVN_PAGE_2__69_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_RESULT_ADDR 0x6A		/* TMDS 0 BIST RESULT Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_RESULT_ADDR 0x0000026A		/* TMDS 0 BIST RESULT Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_result;
	#define SW_WVN_PAGE_2__70_MASK	0xFF
	#define SW_WVN_PAGE_2__70_RD(x)	((x)&SW_WVN_PAGE_2__70_MASK)
	#define SW_WVN_PAGE_2__70_WR(x)	((x)&SW_WVN_PAGE_2__70_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_P_ERROR_COUNT_0_ADDR 0x6B		/* TMDS 0 BIST P_ERROR_COUNT_0 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_P_ERROR_COUNT_0_ADDR 0x0000026B		/* TMDS 0 BIST P_ERROR_COUNT_0 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_p_error_count_0;
	#define SW_WVN_PAGE_2__71_MASK	0xFF
	#define SW_WVN_PAGE_2__71_RD(x)	((x)&SW_WVN_PAGE_2__71_MASK)
	#define SW_WVN_PAGE_2__71_WR(x)	((x)&SW_WVN_PAGE_2__71_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_P_ERROR_COUNT_1_ADDR 0x6C		/* TMDS 0 BIST P_ERROR_COUNT_1 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_P_ERROR_COUNT_1_ADDR 0x0000026C		/* TMDS 0 BIST P_ERROR_COUNT_1 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_p_error_count_1;
	#define SW_WVN_PAGE_2__72_MASK	0xFF
	#define SW_WVN_PAGE_2__72_RD(x)	((x)&SW_WVN_PAGE_2__72_MASK)
	#define SW_WVN_PAGE_2__72_WR(x)	((x)&SW_WVN_PAGE_2__72_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_R_ERROR_COUNT_0_ADDR 0x6D		/* TMDS 0 BIST R_ERROR_COUNT_0 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_R_ERROR_COUNT_0_ADDR 0x0000026D		/* TMDS 0 BIST R_ERROR_COUNT_0 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_r_error_count_0;
	#define SW_WVN_PAGE_2__73_MASK	0xFF
	#define SW_WVN_PAGE_2__73_RD(x)	((x)&SW_WVN_PAGE_2__73_MASK)
	#define SW_WVN_PAGE_2__73_WR(x)	((x)&SW_WVN_PAGE_2__73_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_R_ERROR_COUNT_1_ADDR 0x6E		/* TMDS 0 BIST R_ERROR_COUNT_1 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_R_ERROR_COUNT_1_ADDR 0x0000026E		/* TMDS 0 BIST R_ERROR_COUNT_1 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_r_error_count_1;
	#define SW_WVN_PAGE_2__74_MASK	0xFF
	#define SW_WVN_PAGE_2__74_RD(x)	((x)&SW_WVN_PAGE_2__74_MASK)
	#define SW_WVN_PAGE_2__74_WR(x)	((x)&SW_WVN_PAGE_2__74_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_G_ERROR_COUNT_0_ADDR 0x6F		/* TMDS 0 BIST G_ERROR_COUNT_0 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_G_ERROR_COUNT_0_ADDR 0x0000026F		/* TMDS 0 BIST G_ERROR_COUNT_0 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_g_error_count_0;
	#define SW_WVN_PAGE_2__75_MASK	0xFF
	#define SW_WVN_PAGE_2__75_RD(x)	((x)&SW_WVN_PAGE_2__75_MASK)
	#define SW_WVN_PAGE_2__75_WR(x)	((x)&SW_WVN_PAGE_2__75_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_G_ERROR_COUNT_1_ADDR 0x70		/* TMDS 0 BIST G_ERROR_COUNT_1 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_G_ERROR_COUNT_1_ADDR 0x00000270		/* TMDS 0 BIST G_ERROR_COUNT_1 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_g_error_count_1;
	#define SW_WVN_PAGE_2__76_MASK	0xFF
	#define SW_WVN_PAGE_2__76_RD(x)	((x)&SW_WVN_PAGE_2__76_MASK)
	#define SW_WVN_PAGE_2__76_WR(x)	((x)&SW_WVN_PAGE_2__76_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_B_ERROR_COUNT_0_ADDR 0x71		/* TMDS 0 BIST B_ERROR_COUNT_0 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_B_ERROR_COUNT_0_ADDR 0x00000271		/* TMDS 0 BIST B_ERROR_COUNT_0 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_b_error_count_0;
	#define SW_WVN_PAGE_2__77_MASK	0xFF
	#define SW_WVN_PAGE_2__77_RD(x)	((x)&SW_WVN_PAGE_2__77_MASK)
	#define SW_WVN_PAGE_2__77_WR(x)	((x)&SW_WVN_PAGE_2__77_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_B_ERROR_COUNT_1_ADDR 0x72		/* TMDS 0 BIST B_ERROR_COUNT_1 Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_B_ERROR_COUNT_1_ADDR 0x00000272		/* TMDS 0 BIST B_ERROR_COUNT_1 Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_b_error_count_1;
	#define SW_WVN_PAGE_2__78_MASK	0xFF
	#define SW_WVN_PAGE_2__78_RD(x)	((x)&SW_WVN_PAGE_2__78_MASK)
	#define SW_WVN_PAGE_2__78_WR(x)	((x)&SW_WVN_PAGE_2__78_MASK)
#define SW_WVN_PAGE_2_TMDS0_BIST_CNTL_ERROR_COUNT_ADDR 0x73		/* TMDS 0 BIST CNTL_ERROR_COUNT Register */
#define CRA_SW_WVN_PAGE_2_TMDS0_BIST_CNTL_ERROR_COUNT_ADDR 0x00000273		/* TMDS 0 BIST CNTL_ERROR_COUNT Register */
	uint8_t SW_WVN_Page_2_tmds0_bist_cntl_error_count;
	#define SW_WVN_PAGE_2__79_MASK	0xFF
	#define SW_WVN_PAGE_2__79_RD(x)	((x)&SW_WVN_PAGE_2__79_MASK)
	#define SW_WVN_PAGE_2__79_WR(x)	((x)&SW_WVN_PAGE_2__79_MASK)
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_74 0x74		/*  */
	uint8_t SW_WVN_Page_2_Undefined_74;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_75 0x75		/*  */
	uint8_t SW_WVN_Page_2_Undefined_75;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_76 0x76		/*  */
	uint8_t SW_WVN_Page_2_Undefined_76;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_77 0x77		/*  */
	uint8_t SW_WVN_Page_2_Undefined_77;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_78 0x78		/*  */
	uint8_t SW_WVN_Page_2_Undefined_78;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_79 0x79		/*  */
	uint8_t SW_WVN_Page_2_Undefined_79;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_7A 0x7A		/*  */
	uint8_t SW_WVN_Page_2_Undefined_7A;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_7B 0x7B		/*  */
	uint8_t SW_WVN_Page_2_Undefined_7B;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_7C 0x7C		/*  */
	uint8_t SW_WVN_Page_2_Undefined_7C;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_7D 0x7D		/*  */
	uint8_t SW_WVN_Page_2_Undefined_7D;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_7E 0x7E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_7E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_7F 0x7F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_7F;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_80 0x80		/*  */
	uint8_t SW_WVN_Page_2_Undefined_80;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_81 0x81		/*  */
	uint8_t SW_WVN_Page_2_Undefined_81;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_82 0x82		/*  */
	uint8_t SW_WVN_Page_2_Undefined_82;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_83 0x83		/*  */
	uint8_t SW_WVN_Page_2_Undefined_83;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_84 0x84		/*  */
	uint8_t SW_WVN_Page_2_Undefined_84;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_85 0x85		/*  */
	uint8_t SW_WVN_Page_2_Undefined_85;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_86 0x86		/*  */
	uint8_t SW_WVN_Page_2_Undefined_86;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_87 0x87		/*  */
	uint8_t SW_WVN_Page_2_Undefined_87;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_88 0x88		/*  */
	uint8_t SW_WVN_Page_2_Undefined_88;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_89 0x89		/*  */
	uint8_t SW_WVN_Page_2_Undefined_89;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_8A 0x8A		/*  */
	uint8_t SW_WVN_Page_2_Undefined_8A;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_8B 0x8B		/*  */
	uint8_t SW_WVN_Page_2_Undefined_8B;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_8C 0x8C		/*  */
	uint8_t SW_WVN_Page_2_Undefined_8C;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_8D 0x8D		/*  */
	uint8_t SW_WVN_Page_2_Undefined_8D;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_8E 0x8E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_8E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_8F 0x8F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_8F;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_90 0x90		/*  */
	uint8_t SW_WVN_Page_2_Undefined_90;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_91 0x91		/*  */
	uint8_t SW_WVN_Page_2_Undefined_91;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_92 0x92		/*  */
	uint8_t SW_WVN_Page_2_Undefined_92;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_93 0x93		/*  */
	uint8_t SW_WVN_Page_2_Undefined_93;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_94 0x94		/*  */
	uint8_t SW_WVN_Page_2_Undefined_94;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_95 0x95		/*  */
	uint8_t SW_WVN_Page_2_Undefined_95;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_96 0x96		/*  */
	uint8_t SW_WVN_Page_2_Undefined_96;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_97 0x97		/*  */
	uint8_t SW_WVN_Page_2_Undefined_97;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_98 0x98		/*  */
	uint8_t SW_WVN_Page_2_Undefined_98;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_99 0x99		/*  */
	uint8_t SW_WVN_Page_2_Undefined_99;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_9A 0x9A		/*  */
	uint8_t SW_WVN_Page_2_Undefined_9A;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_9B 0x9B		/*  */
	uint8_t SW_WVN_Page_2_Undefined_9B;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_9C 0x9C		/*  */
	uint8_t SW_WVN_Page_2_Undefined_9C;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_9D 0x9D		/*  */
	uint8_t SW_WVN_Page_2_Undefined_9D;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_9E 0x9E		/*  */
	uint8_t SW_WVN_Page_2_Undefined_9E;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_9F 0x9F		/*  */
	uint8_t SW_WVN_Page_2_Undefined_9F;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A0 0xA0		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A0;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A1 0xA1		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A1;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A2 0xA2		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A2;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A3 0xA3		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A3;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A4 0xA4		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A4;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A5 0xA5		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A5;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A6 0xA6		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A6;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A7 0xA7		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A7;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A8 0xA8		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A8;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_A9 0xA9		/*  */
	uint8_t SW_WVN_Page_2_Undefined_A9;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_AA 0xAA		/*  */
	uint8_t SW_WVN_Page_2_Undefined_AA;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_AB 0xAB		/*  */
	uint8_t SW_WVN_Page_2_Undefined_AB;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_AC 0xAC		/*  */
	uint8_t SW_WVN_Page_2_Undefined_AC;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_AD 0xAD		/*  */
	uint8_t SW_WVN_Page_2_Undefined_AD;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_AE 0xAE		/*  */
	uint8_t SW_WVN_Page_2_Undefined_AE;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_AF 0xAF		/*  */
	uint8_t SW_WVN_Page_2_Undefined_AF;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B0 0xB0		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B0;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B1 0xB1		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B1;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B2 0xB2		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B2;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B3 0xB3		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B3;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B4 0xB4		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B4;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B5 0xB5		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B5;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B6 0xB6		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B6;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B7 0xB7		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B7;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B8 0xB8		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B8;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_B9 0xB9		/*  */
	uint8_t SW_WVN_Page_2_Undefined_B9;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_BA 0xBA		/*  */
	uint8_t SW_WVN_Page_2_Undefined_BA;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_BB 0xBB		/*  */
	uint8_t SW_WVN_Page_2_Undefined_BB;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_BC 0xBC		/*  */
	uint8_t SW_WVN_Page_2_Undefined_BC;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_BD 0xBD		/*  */
	uint8_t SW_WVN_Page_2_Undefined_BD;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_BE 0xBE		/*  */
	uint8_t SW_WVN_Page_2_Undefined_BE;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_BF 0xBF		/*  */
	uint8_t SW_WVN_Page_2_Undefined_BF;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C0 0xC0		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C0;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C1 0xC1		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C1;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C2 0xC2		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C2;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C3 0xC3		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C3;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C4 0xC4		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C4;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C5 0xC5		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C5;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C6 0xC6		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C6;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C7 0xC7		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C7;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C8 0xC8		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C8;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_C9 0xC9		/*  */
	uint8_t SW_WVN_Page_2_Undefined_C9;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_CA 0xCA		/*  */
	uint8_t SW_WVN_Page_2_Undefined_CA;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_CB 0xCB		/*  */
	uint8_t SW_WVN_Page_2_Undefined_CB;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_CC 0xCC		/*  */
	uint8_t SW_WVN_Page_2_Undefined_CC;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_CD 0xCD		/*  */
	uint8_t SW_WVN_Page_2_Undefined_CD;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_CE 0xCE		/*  */
	uint8_t SW_WVN_Page_2_Undefined_CE;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_CF 0xCF		/*  */
	uint8_t SW_WVN_Page_2_Undefined_CF;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D0 0xD0		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D0;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D1 0xD1		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D1;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D2 0xD2		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D2;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D3 0xD3		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D3;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D4 0xD4		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D4;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D5 0xD5		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D5;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D6 0xD6		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D6;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D7 0xD7		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D7;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D8 0xD8		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D8;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_D9 0xD9		/*  */
	uint8_t SW_WVN_Page_2_Undefined_D9;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_DA 0xDA		/*  */
	uint8_t SW_WVN_Page_2_Undefined_DA;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_DB 0xDB		/*  */
	uint8_t SW_WVN_Page_2_Undefined_DB;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_DC 0xDC		/*  */
	uint8_t SW_WVN_Page_2_Undefined_DC;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_DD 0xDD		/*  */
	uint8_t SW_WVN_Page_2_Undefined_DD;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_DE 0xDE		/*  */
	uint8_t SW_WVN_Page_2_Undefined_DE;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_DF 0xDF		/*  */
	uint8_t SW_WVN_Page_2_Undefined_DF;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E0 0xE0		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E0;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E1 0xE1		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E1;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E2 0xE2		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E2;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E3 0xE3		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E3;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E4 0xE4		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E4;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E5 0xE5		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E5;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E6 0xE6		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E6;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E7 0xE7		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E7;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E8 0xE8		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E8;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_E9 0xE9		/*  */
	uint8_t SW_WVN_Page_2_Undefined_E9;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_EA 0xEA		/*  */
	uint8_t SW_WVN_Page_2_Undefined_EA;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_EB 0xEB		/*  */
	uint8_t SW_WVN_Page_2_Undefined_EB;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_EC 0xEC		/*  */
	uint8_t SW_WVN_Page_2_Undefined_EC;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_ED 0xED		/*  */
	uint8_t SW_WVN_Page_2_Undefined_ED;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_EE 0xEE		/*  */
	uint8_t SW_WVN_Page_2_Undefined_EE;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_EF 0xEF		/*  */
	uint8_t SW_WVN_Page_2_Undefined_EF;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F0 0xF0		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F0;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F1 0xF1		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F1;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F2 0xF2		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F2;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F3 0xF3		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F3;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F4 0xF4		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F4;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F5 0xF5		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F5;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F6 0xF6		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F6;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F7 0xF7		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F7;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F8 0xF8		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F8;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_F9 0xF9		/*  */
	uint8_t SW_WVN_Page_2_Undefined_F9;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_FA 0xFA		/*  */
	uint8_t SW_WVN_Page_2_Undefined_FA;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_FB 0xFB		/*  */
	uint8_t SW_WVN_Page_2_Undefined_FB;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_FC 0xFC		/*  */
	uint8_t SW_WVN_Page_2_Undefined_FC;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_FD 0xFD		/*  */
	uint8_t SW_WVN_Page_2_Undefined_FD;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_FE 0xFE		/*  */
	uint8_t SW_WVN_Page_2_Undefined_FE;
#define SW_WVN_PAGE_2_UNDEFINED_ADDR_FF 0xFF		/*  */
	uint8_t SW_WVN_Page_2_Undefined_FF;
}SW_WVN_RegsPage_2_t,*PSW_WVN_RegsPage_2_t;

