// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the RZN1D-DB Board
 *
 * Copyright (C) 2018 Renesas Electronics Europe Limited
 *
 */

/dts-v1/;

#include "r9a06g032.dtsi"
#include "r9a06g032-db-pinmux.dtsi"

/ {
	model = "RZN1D-DB Board";
	compatible = "renesas,rzn1d400-db", "renesas,r9a06g032";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	aliases {
		serial0 = &uart0;
		spi0 = &qspi0;
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		status = "okay";
		brightness-levels = <0 50 100 150 200 255>;
		default-brightness-level = <5>;
		pwms = <&drm0 0 34000000>;
		power-supply = <&reg_3v3>;
	};

	panel-rgb {
		compatible = "newhaven,nhd-5.0-800480tf-atxl";
		status = "okay";
		no-hpd;
		power-supply = <&reg_3v3>;

		port {
			display_in: endpoint {
				remote-endpoint = <&drm_point>;
			};
		};
	};

	reg_3v3: regulator-reg-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};
};

&can0 {
	pinctrl-0 = <&pins_can0>;
	pinctrl-names = "default";
	/* Ext Board */
	status = "okay";
};

&can1 {
	pinctrl-0 = <&pins_can1>;
	pinctrl-names = "default";
	/* Ext Board */
	status = "okay";
};

&ddrctrl {
	status = "okay";
};

&drm0 {
	status = "okay";
	pinctrl-names = "default";
	backlight-pwm-clock = <300>;
	pinctrl-0 = <&pins_lcd>;
	bus-width = <24>;
	bits-per-pixel = <16>;

	port {
		drm_point: endpoint {
			remote-endpoint = <&display_in>;
		};
	};
};

&gmac0 {
	/* Only accessible from the Ext Board */
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pins_mdio0>, <&pins_eth0>;

	/*
	 * Do not use GPIO 94 to reset the PHY. This signal is used to reset all
	 * PHYs on the board, but the other PHYs are controlled by firmware on the
	 * Cortex M3 and we do not want to disturb them. We rely on U-Boot to toggle
	 * this reset pin.
	 */

	phy-handle = <&phy_mii0>;
	phy-mode = "rgmii-id";

	mdio0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "snps,dwmac-mdio";

		phy_mii0: ethernet-phy@8 {
			/* Ext Board: Marvell 88E1512 PHY on J22 */
			compatible = "ethernet-phy-id0141.0dd4",
				     "ethernet-phy-ieee802.3-c22";
			device_type = "ethernet-phy";
			reg = <8>;
			/* Set LED0 as active low link status, LED2 as interrupt */
			marvell,reg-init = <3 16 0 0x1010 3 18 0 0x4980>;
			interrupt-parent = <&gpio2a>;
			interrupts = <24 IRQ_TYPE_LEVEL_LOW>;
		};
	};
};

&gpio1 {
	pinctrl-0 = <&pins_gpio1>;
	pinctrl-names = "default";
	status = "okay";
};

&gpio2 {
	pinctrl-0 = <&pins_gpio2>;
	pinctrl-names = "default";
	status = "okay";
};

/* Calculated gpio irq numbers: gpioXa Y = 32*X + Y */
#define GPIOA_IRQ(gpioa_block, nr)	(32 * (gpioa_block) + (nr))

&gpioirqmux {
	status = "okay";
	interrupt-map = <GPIOA_IRQ(2, 24) &gic GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>, /* pin 146: ETH Port 1 IRQ */
			<GPIOA_IRQ(2,  4) &gic GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>, /* pin 126: ETH Port 2 IRQ */
			<GPIOA_IRQ(1, 28) &gic GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>, /* pin 118: ETH Port 3 IRQ */
			<GPIOA_IRQ(2, 25) &gic GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>, /* pin 147: ETH Port 4 IRQ */
			<GPIOA_IRQ(2, 27) &gic GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>, /* pin 149: ETH Port 5 IRQ */
			<GPIOA_IRQ(2, 26) &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>; /* pin 148: TouchSCRN_IRQ */
};

&qspi0 {
	pinctrl-0 = <&pins_qspi0>;
	pinctrl-names = "default";
	status = "okay";

	flash: mx25l25635@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "macronix,mx25l25635e", "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <62500000>;
		spi-cpha;
		spi-cpol;
		spi-rx-bus-width = <4>;
		renesas,rzn1-read-cmd = <0xeb 6 1>;
		renesas,rzn1-readcap-delay = <1>;
		/* The properties below are used by U-Boot */
		tshsl-ns = <30>;
		tsd2d-ns = <3>;
		tchsh-ns = <3>;
		tslch-ns = <3>;
		memory-map = <0x10000000 0x10000000>;
		memory-map-write = <1>;

		partition@0 {
			/* 64KB */
			label = "qspi0:spl";
			reg = <0x0000000 0x00010000>;
		};
		partition@1 {
			/* 64KB */
			label = "qspi0:pkgt";
			reg = <0x0010000 0x00010000>;
		};
		partition@2 {
			/* 512KB */
			label = "qspi0:u-boot";
			reg = <0x0020000 0x00080000>;
		};
		partition@3 {
			/* 64KB */
			label = "qspi0:env";
			reg = <0x00a0000 0x00010000>;
		};
		partition@4 {
			/* 128KB */
			label = "qspi0:dtb";
			reg = <0x00b0000 0x00020000>;
		};
		partition@5 {
			/* 1MB */
			label = "qspi0:cm3";
			reg = <0x00d0000 0x00100000>;
		};
		partition@6 {
			/* 6MB */
			label = "qspi0:kernel";
			reg = <0x01d0000 0x00600000>;
		};
		partition@7 {
			/* Remaining */
			label = "qspi0:data";
			reg = <0x07d0000 0>;
		};
	};
};

&rtc0 {
	status = "okay";
};

&sdio0 {
	pinctrl-0 = <&pins_sdio0>;
	pinctrl-names = "default";
	/* Ext Board */
	status = "okay";
};

&spi0 {
	pinctrl-0 = <&pins_spi0>;
	pinctrl-names = "default";
	status = "okay";

	dmas =  <&dmamux 8 0 0 0 8 1>, <&dmamux 9 0 0 0 9 1>;
	dma-names = "rx", "tx";

	cs-gpios = <&gpio2a 31 GPIO_ACTIVE_LOW>;

	/* Ext Board: Serial (SPI) F-RAM device (FM25V10-G) */
	fram: fm25@0 {
		compatible = "atmel,at25";
		reg = <0>;
		/* Max freq supported by RZ/N1 */
		spi-max-frequency = <12500000>;
		size = <131072>;
		address-width = <24>;
		pagesize = <4096>;
	};
};

/* Note, timer0 may be used by the Cortex M3 software */
&timer1 {
	status = "okay";
	/* Enable the /25 prescaler only on the 16-bit timers */
	renesas,clk-prescaler = <1 1 1 1 1 1 0 0>;
	renesas,timer-rating = <150 150 150 150 150 150 460 460>;
};

&uart0 {
	status = "okay";
};

&usbf {
	status = "okay";
};

&usbh_pci {
	status = "okay";
};

&wdt0 {
	status = "okay";
};
