m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS
Eadder
Z0 w1608070365
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 126
Z5 d/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux
Z6 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/adder.vhd
Z7 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/adder.vhd
l0
L5 1
VQh2:HJ`:GN_fMP[[FC11A2
!s100 7YT:af3:Q=iQPOiHC4Ia51
Z8 OV;C;2020.1;71
33
Z9 !s110 1608070531
!i10b 1
Z10 !s108 1608070531.000000
Z11 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/adder.vhd|
Z12 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/adder.vhd|
!i113 1
Z13 o-work work -2008 -explicit
Z14 tExplicit 1 CvgOpt 0
Aadder32
R1
R2
R3
R4
Z15 DEx4 work 5 adder 0 22 Qh2:HJ`:GN_fMP[[FC11A2
!i122 126
l14
L13 4
ViP>T<8P?PkMaDa1Z4eie12
!s100 X]hbMibkSdcjRN@iUgLDI0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealu
R0
Z16 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R3
R4
!i122 127
R5
Z17 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/alu.vhd
Z18 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/alu.vhd
l0
L5 1
VhEa3?iz3h4>z`2Uj3n4kh2
!s100 jo7M?j4M@][`M4z;6IQAl2
R8
33
R9
!i10b 1
R10
Z19 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/alu.vhd|
Z20 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/alu.vhd|
!i113 1
R13
R14
Aarch_alu
R16
R3
R4
Z21 DEx4 work 3 alu 0 22 hEa3?iz3h4>z`2Uj3n4kh2
!i122 127
l20
L16 114
V255fCC@3^NkC]2GDB7Q^`3
!s100 hI;HH0W5UId<5aj;VF;4[0
R8
33
R9
!i10b 1
R10
R19
R20
!i113 1
R13
R14
Econtroller
R0
R16
R3
R4
!i122 128
R5
Z22 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/controller.vhd
Z23 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/controller.vhd
l0
L9 1
V>mLIdjL:jYH5:DK`Pkb]G2
!s100 dLchVIKY<bl42]SBWkl3L2
R8
33
R9
!i10b 1
R10
Z24 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/controller.vhd|
Z25 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/controller.vhd|
!i113 1
R13
R14
Abehavioral
R16
R3
R4
Z26 DEx4 work 10 controller 0 22 >mLIdjL:jYH5:DK`Pkb]G2
!i122 128
l60
L31 497
VM>jgbQ[@jGE8G=@kbTo`Q2
!s100 VglAWS_G@Wo0gSo8Eh7:@2
R8
33
R9
!i10b 1
R10
R24
R25
!i113 1
R13
R14
Edatamem
R0
R1
R2
R3
R4
!i122 129
R5
Z27 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem.vhd
Z28 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem.vhd
l0
L5 1
VKD2VfazEoE[2:d2H4?8kH2
!s100 gOn@ZXk=idN[8<CVAmTZM0
R8
33
R9
!i10b 1
R10
Z29 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem.vhd|
Z30 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R3
R4
Z31 DEx4 work 7 datamem 0 22 KD2VfazEoE[2:d2H4?8kH2
!i122 129
l17
L14 12
V`R6l8hg3@g50FMkQX98n@0
!s100 1eclea2@5bh29ngLB;P8c0
R8
33
R9
!i10b 1
R10
R29
R30
!i113 1
R13
R14
Edatamem_interface
R0
R16
R3
R4
!i122 130
R5
Z32 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem_interface.vhd
Z33 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem_interface.vhd
l0
L6 1
VlG8i72=LzJ[`zj4Oe8Sh60
!s100 9c3QWBMia?>6SKXL6PMbW2
R8
33
Z34 !s110 1608070532
!i10b 1
R10
Z35 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem_interface.vhd|
Z36 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datamem_interface.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R31
R16
R3
R4
Z37 DEx4 work 17 datamem_interface 0 22 lG8i72=LzJ[`zj4Oe8Sh60
!i122 130
l33
L16 210
Vkz^Ka1SaR^d[An55Wn4GE3
!s100 ?PANC>_h>[Fo?_c_m@]`o1
R8
33
R34
!i10b 1
R10
R35
R36
!i113 1
R13
R14
Edatapath
R0
R16
R3
R4
!i122 131
R5
Z38 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datapath.vhd
Z39 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datapath.vhd
l0
L6 1
V;d6CBZTLT0:7O2K;WFXV=0
!s100 Q<593X2<AO8zl808GBbk62
R8
33
R34
!i10b 1
Z40 !s108 1608070532.000000
Z41 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datapath.vhd|
Z42 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/datapath.vhd|
!i113 1
R13
R14
Aarch_datapath
Z43 DEx4 work 14 memwb_pipeline 0 22 Vk@Eg_6B:V3kA7AXoh0QG1
R37
Z44 DEx4 work 19 hazard_control_unit 0 22 nO5c0llXZL@5Fnln<OR_J0
Z45 DEx4 work 14 exmem_pipeline 0 22 ?D7<0MmG[a[;6DW6ZF^d10
Z46 DEx4 work 16 jump_target_unit 0 22 8F2n[MOmn`d1mM^?zbaIF3
R21
Z47 DEx4 work 6 mux5_1 0 22 ^;lSL7Ra?SoklGBN;3TlG2
Z48 DEx4 work 15 forwarding_unit 0 22 nGCLRmTGFD5RljK9C;PIa2
Z49 DEx4 work 13 idex_register 0 22 GfQZ4=[T?P:gMI]DjZ78d3
Z50 DEx4 work 13 register_bank 0 22 Pod]VU6zjS43MV5?b9bl90
Z51 DEx4 work 6 mux3_1 0 22 O9FMLSIY2Kj1f[1;4FRPR0
Z52 DEx4 work 13 ifid_register 0 22 7zfhzk<g0R[^MjgK7b03>3
Z53 DEx4 work 4 mux2 0 22 E]P6[hV6JC8gj>m2`oWWg1
R1
R2
R15
Z54 DEx4 work 7 instmem 0 22 B7T@CGeTJ6HV1J_]]OnUh0
Z55 DEx4 work 2 pc 0 22 TVlVXQC8:?MBQ;_XWiQkD0
R16
R3
R4
Z56 DEx4 work 8 datapath 0 22 ;d6CBZTLT0:7O2K;WFXV=0
!i122 131
l135
L51 145
V_hlD4a^QOCIU[oFhVZiZk2
!s100 3FliX;NMiNCDX285:NlPb3
R8
33
R34
!i10b 1
R40
R41
R42
!i113 1
R13
R14
Eexmem_pipeline
R0
R3
R4
!i122 132
R5
Z57 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/exmem_pipeline.vhd
Z58 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/exmem_pipeline.vhd
l0
L5 1
V?D7<0MmG[a[;6DW6ZF^d10
!s100 PYz9cRgCjY<^cQK[4@>PH2
R8
33
R34
!i10b 1
R40
Z59 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/exmem_pipeline.vhd|
Z60 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/exmem_pipeline.vhd|
!i113 1
R13
R14
Aarch_exmem
Z61 DEx4 work 10 register5b 0 22 QUhgKm8MHMg3@<9UhnlDC0
Z62 DEx4 work 10 register2b 0 22 7noj<1BaGeDGDmeFYKCT72
Z63 DEx4 work 10 register1b 0 22 gz?kZ579LDOIehJ__JTeA0
Z64 DEx4 work 10 register3b 0 22 @jUWeR@eS6dCFMOda56;e0
Z65 DEx4 work 11 register32b 0 22 ACE[e386mS?6@fEB9JTfX2
R3
R4
R45
!i122 132
l98
L55 109
VOPmn`m7KR7daemO<PRfzb2
!s100 4IWkcTb;dI<GH6;]Cg;CE0
R8
33
R34
!i10b 1
R40
R59
R60
!i113 1
R13
R14
Eforwarding_unit
R0
R3
R4
!i122 133
R5
Z66 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/forwarding_unit.vhd
Z67 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/forwarding_unit.vhd
l0
L5 1
VnGCLRmTGFD5RljK9C;PIa2
!s100 OKidCWWE1dK]X1M5SWTQM3
R8
33
R34
!i10b 1
R40
Z68 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/forwarding_unit.vhd|
Z69 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/forwarding_unit.vhd|
!i113 1
R13
R14
Aarch_forwarding
R3
R4
R48
!i122 133
l28
L23 51
V`Y_5QNo6N6YJfKoMVTH;L1
!s100 C]HM3lYgzVQ8PS947k>Cf3
R8
33
R34
!i10b 1
R40
R68
R69
!i113 1
R13
R14
Efpga_riscv32_minimal
R0
R3
R4
!i122 134
R5
Z70 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/fpga_riscv32_minimal.vhd
Z71 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/fpga_riscv32_minimal.vhd
l0
L6 1
VRz6`3gJeAYTgaLVdC_MWg1
!s100 U:ENodHWcdzEkLC3WHmeX3
R8
33
R34
!i10b 1
R40
Z72 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/fpga_riscv32_minimal.vhd|
Z73 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/fpga_riscv32_minimal.vhd|
!i113 1
R13
R14
Aarch_minimal_riscv32
R56
R16
R26
R3
R4
DEx4 work 20 fpga_riscv32_minimal 0 22 Rz6`3gJeAYTgaLVdC_MWg1
!i122 134
l84
L65 33
V1KG=Pdbdn6FLKV>`^Uad@0
!s100 PcWMg_an:657P;Jgmf^1l3
R8
33
R34
!i10b 1
R40
R72
R73
!i113 1
R13
R14
Ehazard_control_unit
R0
R3
R4
!i122 135
R5
Z74 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/hazard_control_unit.vhd
Z75 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/hazard_control_unit.vhd
l0
L5 1
VnO5c0llXZL@5Fnln<OR_J0
!s100 e?EF=hKQ036^aaFg3B9dD3
R8
33
R34
!i10b 1
R40
Z76 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/hazard_control_unit.vhd|
Z77 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/hazard_control_unit.vhd|
!i113 1
R13
R14
Aarch_hazard_unit
R3
R4
R44
!i122 135
l17
L13 26
V<dbhmO`jKNPec]TJ=I@^40
!s100 :_;TM>F_jb2T5>z7h@N9O1
R8
33
R34
!i10b 1
R40
R76
R77
!i113 1
R13
R14
Eidex_register
R0
R3
R4
!i122 136
R5
Z78 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/idex_register.vhd
Z79 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/idex_register.vhd
l0
L8 1
VGfQZ4=[T?P:gMI]DjZ78d3
!s100 linP<@=`L@Tg]6k_ihM1E0
R8
33
R34
!i10b 1
R40
Z80 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/idex_register.vhd|
Z81 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/idex_register.vhd|
!i113 1
R13
R14
Aarch_idex_register
R61
R62
R64
R63
Z82 DEx4 work 10 register4b 0 22 NQDCG?:;[oiBPOIRYDhgl1
R65
R3
R4
R49
!i122 136
l141
L79 160
Vk2NDZ@0`i2V@f95JiBdeX3
!s100 e7nYRZNL?8:nn@VLR>Z@I0
R8
33
R34
!i10b 1
R40
R80
R81
!i113 1
R13
R14
Eifid_register
R0
R3
R4
!i122 137
R5
Z83 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/ifid_register.vhd
Z84 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/ifid_register.vhd
l0
L6 1
V7zfhzk<g0R[^MjgK7b03>3
!s100 Wc]SZ2]8;7>fUciaZ6RZF0
R8
33
R34
!i10b 1
R40
Z85 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/ifid_register.vhd|
Z86 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/ifid_register.vhd|
!i113 1
R13
R14
Abehavioral
R65
R3
R4
R52
!i122 137
l20
L16 18
VXW:Zd2hkhn@JGIzdEU1SK3
!s100 j4N0W:W[nhig:QUzJ0Yai0
R8
33
R34
!i10b 1
R40
R85
R86
!i113 1
R13
R14
Einstmem
R0
R3
R4
!i122 138
R5
Z87 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/instmem.vhd
Z88 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/instmem.vhd
l0
L5 1
VB7T@CGeTJ6HV1J_]]OnUh0
!s100 >HQLGE76?B8IgbLSOWa052
R8
33
R34
!i10b 1
R40
Z89 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/instmem.vhd|
Z90 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/instmem.vhd|
!i113 1
R13
R14
Adescription
R3
R4
R54
!i122 138
l16
L14 29
V0=WFN8@zA>k5IeofZigzK2
!s100 KInYjEN<z0NTMc^JJl8d<3
R8
33
R34
!i10b 1
R40
R89
R90
!i113 1
R13
R14
Ejump_target_unit
R0
R16
R3
R4
!i122 139
R5
Z91 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/jump_target_unit.vhd
Z92 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/jump_target_unit.vhd
l0
L6 1
V8F2n[MOmn`d1mM^?zbaIF3
!s100 gIU^V`V^2LVQ^LnCK:mW@2
R8
33
R34
!i10b 1
R40
Z93 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/jump_target_unit.vhd|
Z94 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/jump_target_unit.vhd|
!i113 1
R13
R14
Aarch_jump_unit
R1
R2
R15
R53
R16
R3
R4
R46
!i122 139
l18
L16 6
VAT92[6[8k4IZX=2:kVH6<3
!s100 R1Ne9>YJzA12kJDlQ]=nn3
R8
33
R34
!i10b 1
R40
R93
R94
!i113 1
R13
R14
Ememwb_pipeline
R0
R3
R4
!i122 140
R5
Z95 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/memwb_pipeline.vhd
Z96 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/memwb_pipeline.vhd
l0
L5 1
VVk@Eg_6B:V3kA7AXoh0QG1
!s100 EXLVzoW<WOz=a_0PXTJ@C3
R8
33
Z97 !s110 1608070533
!i10b 1
R40
Z98 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/memwb_pipeline.vhd|
Z99 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/memwb_pipeline.vhd|
!i113 1
R13
R14
Aarch_memwb_register
R65
R61
R63
R62
R3
R4
R43
!i122 140
l60
L36 63
VcmO=LMm??ABU0i`^S3Dja0
!s100 O2:7V_^B_FO;G5:^QlUQD3
R8
33
R97
!i10b 1
R40
R98
R99
!i113 1
R13
R14
Emux2
R0
R3
R4
!i122 141
R5
Z100 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux2.vhd
Z101 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux2.vhd
l0
L5 1
VE]P6[hV6JC8gj>m2`oWWg1
!s100 1zCX@b`ib^^ROF<S9jY;13
R8
33
R97
!i10b 1
Z102 !s108 1608070533.000000
Z103 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux2.vhd|
Z104 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux2.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
R53
!i122 141
l15
L13 13
VQhm9NBnL;e<MeNf8gj[Gf0
!s100 5Lj]495Y6A;JWQWYN_CFA1
R8
33
R97
!i10b 1
R102
R103
R104
!i113 1
R13
R14
Emux32_1
R0
R3
R4
!i122 144
R5
Z105 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux32_1.vhd
Z106 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux32_1.vhd
l0
L4 1
V:?SOn;T>gM6I]TdS8W]kl3
!s100 `9kQ4BknWlCkT5kJic>aP0
R8
33
R97
!i10b 1
R102
Z107 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux32_1.vhd|
Z108 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux32_1.vhd|
!i113 1
R13
R14
Aarch_mux32_1
R3
R4
Z109 DEx4 work 7 mux32_1 0 22 :?SOn;T>gM6I]TdS8W]kl3
!i122 144
l14
L13 39
V>VXFnn<ha:zl8^U5:cfNz3
!s100 kIeMfHE7G^o6B=]4X_oi73
R8
33
R97
!i10b 1
R102
R107
R108
!i113 1
R13
R14
Emux3_1
R0
R3
R4
!i122 142
R5
Z110 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux3_1.vhd
Z111 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux3_1.vhd
l0
L4 1
VO9FMLSIY2Kj1f[1;4FRPR0
!s100 <2EGj0^40lhN?lHK4f3R>2
R8
33
R97
!i10b 1
R102
Z112 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux3_1.vhd|
Z113 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux3_1.vhd|
!i113 1
R13
R14
Aarch_mux3_1
R3
R4
R51
!i122 142
l13
L12 9
VdCkYKSfh>P=L^l]bkThPO1
!s100 _KdjO3b<hSiB80Hm1:zaA2
R8
33
R97
!i10b 1
R102
R112
R113
!i113 1
R13
R14
Emux5_1
R0
R3
R4
!i122 143
R5
Z114 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux5_1.vhd
Z115 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux5_1.vhd
l0
L4 1
V^;lSL7Ra?SoklGBN;3TlG2
!s100 6X>AUidin69K``W3_d4M^1
R8
33
R97
!i10b 1
R102
Z116 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux5_1.vhd|
Z117 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/mux5_1.vhd|
!i113 1
R13
R14
Aarch_mux5_1
R3
R4
R47
!i122 143
l13
L12 11
V=8Q^9nfkQ=fY`[P@`<:c92
!s100 ?LhhI;RDZjUCLmToTb`U?3
R8
33
R97
!i10b 1
R102
R116
R117
!i113 1
R13
R14
Epc
R0
R16
R3
R4
!i122 145
R5
Z118 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/pc.vhd
Z119 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/pc.vhd
l0
L6 1
VTVlVXQC8:?MBQ;_XWiQkD0
!s100 XLX<iJ[mlETImfO`GH=mR0
R8
33
R97
!i10b 1
R102
Z120 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/pc.vhd|
Z121 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/pc.vhd|
!i113 1
R13
R14
Abehavioral
R65
R16
R3
R4
R55
!i122 145
l19
L15 10
VC745XeNK^_[fY5TOh]^FU1
!s100 Q^jDRm[Xz_Ga7>L1IV;bd3
R8
33
R97
!i10b 1
R102
R120
R121
!i113 1
R13
R14
Eregister1b
R0
R3
R4
!i122 146
R5
Z122 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register1b.vhd
Z123 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register1b.vhd
l0
L7 1
Vgz?kZ579LDOIehJ__JTeA0
!s100 :[=f65zzIiWB>`P1Z?_9E0
R8
33
R97
!i10b 1
R102
Z124 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register1b.vhd|
Z125 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register1b.vhd|
!i113 1
R13
R14
Aarch_register1b
R3
R4
R63
!i122 146
l17
Z126 L15 17
VTRmek4En0^X6Sk7>An^fo1
!s100 >:5H;^EVGdZ7F`_>LGPWY3
R8
33
R97
!i10b 1
R102
R124
R125
!i113 1
R13
R14
Eregister2b
R0
R3
R4
!i122 147
R5
Z127 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register2b.vhd
Z128 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register2b.vhd
l0
L7 1
V7noj<1BaGeDGDmeFYKCT72
!s100 7H@a7A>]K:OmE3<b9kbD_3
R8
33
R97
!i10b 1
R102
Z129 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register2b.vhd|
Z130 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register2b.vhd|
!i113 1
R13
R14
Aarch_register2b
R3
R4
R62
!i122 147
l17
R126
V[gZPMad4Oik:lHQ:mjH8H2
!s100 c>AmeOh3Z74fSnPVcQIo13
R8
33
R97
!i10b 1
R102
R129
R130
!i113 1
R13
R14
Eregister32b
R0
R3
R4
!i122 151
R5
Z131 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b.vhd
Z132 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b.vhd
l0
L5 1
VACE[e386mS?6@fEB9JTfX2
!s100 7:Uj[@IlIFSS2ibA[elRK2
R8
33
Z133 !s110 1608070534
!i10b 1
Z134 !s108 1608070534.000000
Z135 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b.vhd|
Z136 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b.vhd|
!i113 1
R13
R14
Aarch_register32b
R3
R4
R65
!i122 151
l15
Z137 L13 17
Vf=`X3_ek8SoB=b=M`e2hV3
!s100 H?Y08V_[cJ3?846RJg9J70
R8
33
R133
!i10b 1
R134
R135
R136
!i113 1
R13
R14
Eregister32b_falling
R0
R3
R4
!i122 152
R5
Z138 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b_falling.vhd
Z139 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b_falling.vhd
l0
L5 1
VVj?2zQV@IEGl4cb5obW<P2
!s100 gNjTdgWXH0;Vi^Ec>2[W62
R8
33
R133
!i10b 1
R134
Z140 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b_falling.vhd|
Z141 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register32b_falling.vhd|
!i113 1
R13
R14
Aarch_register32b_falling
R3
R4
Z142 DEx4 work 19 register32b_falling 0 22 Vj?2zQV@IEGl4cb5obW<P2
!i122 152
l15
R137
V4Y]S?288oZLdGI5:D[Ja70
!s100 UAz[oVz7_`9a0^da>TLG>0
R8
33
R133
!i10b 1
R134
R140
R141
!i113 1
R13
R14
Eregister3b
R0
R3
R4
!i122 148
R5
Z143 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register3b.vhd
Z144 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register3b.vhd
l0
L7 1
V@jUWeR@eS6dCFMOda56;e0
!s100 >l9kYO99Mb]blG6W5C6JV0
R8
33
R97
!i10b 1
R102
Z145 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register3b.vhd|
Z146 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register3b.vhd|
!i113 1
R13
R14
Aarch_register3b
R3
R4
R64
!i122 148
l17
R126
VkMh4R=zlBJYjXcTbXZA;]2
!s100 d9;SFfPYb]@iKeeP?]XbN1
R8
33
R97
!i10b 1
R102
R145
R146
!i113 1
R13
R14
Eregister4b
R0
R3
R4
!i122 149
R5
Z147 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register4b.vhd
Z148 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register4b.vhd
l0
L4 1
VNQDCG?:;[oiBPOIRYDhgl1
!s100 GgBn:E8?W446Jb4Sz>:PR0
R8
33
R97
!i10b 1
R102
Z149 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register4b.vhd|
Z150 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register4b.vhd|
!i113 1
R13
R14
Aarch_register4b
R3
R4
R82
!i122 149
l14
Z151 L12 17
V@VNcQMO9k]:EOeRQfna`S3
!s100 gf9SVm=5_bcRL08ezV0953
R8
33
R97
!i10b 1
R102
R149
R150
!i113 1
R13
R14
Eregister5b
R0
R3
R4
!i122 150
R5
Z152 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register5b.vhd
Z153 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register5b.vhd
l0
L4 1
VQUhgKm8MHMg3@<9UhnlDC0
!s100 oQPTKcE8d_6bJ>3[gDJoi1
R8
33
R133
!i10b 1
R102
Z154 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register5b.vhd|
Z155 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register5b.vhd|
!i113 1
R13
R14
Aarch_register5b
R3
R4
R61
!i122 150
l14
R151
VIQ^ll6C683gzY^76:L]UD3
!s100 ^ZdJ8LCFAL[AIRR:Z>m_F1
R8
33
R133
!i10b 1
R102
R154
R155
!i113 1
R13
R14
Eregister_bank
R0
R3
R4
!i122 153
R5
Z156 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register_bank.vhd
Z157 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register_bank.vhd
l0
L9 1
VPod]VU6zjS43MV5?b9bl90
!s100 aIJniH?kW<igz3WEE=PjU1
R8
33
R133
!i10b 1
R134
Z158 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register_bank.vhd|
Z159 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/register_bank.vhd|
!i113 1
R13
R14
Aarch_register_bank
R109
R142
R3
R4
R50
!i122 153
l54
L18 159
VHGMa>`:Hn`z;ga>cd`m?40
!s100 fk5@<1MP^@Aj>CHR;7P=N0
R8
33
R133
!i10b 1
R134
R158
R159
!i113 1
R13
R14
Etb
Z160 w1607813043
R1
R2
Z161 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R4
!i122 28
Z162 dF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/datahazard
Z163 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/datahazard/tb.vhd
Z164 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/datahazard/tb.vhd
l0
L9 1
VcKSh9fLM@gQD;DXz6?R6N2
!s100 ];BzKfgP_XP3];6OR8Q:m2
R8
33
Z165 !s110 1607972150
!i10b 1
Z166 !s108 1607972150.000000
Z167 !s90 -reportprogress|300|-work|work|-2008|-explicit|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/datahazard/tb.vhd|
Z168 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/datahazard/tb.vhd|
!i113 1
R13
R14
Atb_arch
R1
R2
R161
R3
R4
DEx4 work 2 tb 0 22 cKSh9fLM@gQD;DXz6?R6N2
!i122 28
l68
Z169 L12 122
V`Oh^J`d7UEHGoaoAbV;>J1
!s100 W7D97g1W:V;57^o4D=S581
R8
33
R165
!i10b 1
R166
R167
R168
!i113 1
R13
R14
Etballinst
R0
R1
R2
R161
R3
R4
!i122 154
R5
Z170 8/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/tballinst.vhd
Z171 F/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/tballinst.vhd
l0
L9 1
VCmJS>^a=fcJ?LmLMKg^g`3
!s100 Eg0ZB`PIK8eGMQL[JMAmd3
R8
33
R133
!i10b 1
R134
Z172 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|/home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/tballinst.vhd|
Z173 !s107 /home/edilcn/Documents/fpga-riscv32-minimal/simulation/modelsim/datahazard/linux/tballinst.vhd|
!i113 1
R13
R14
Atballinst_arch
R1
R2
R161
R3
R4
Z174 DEx4 work 9 tballinst 0 22 CmJS>^a=fcJ?LmLMKg^g`3
!i122 154
l68
R169
Z175 V:j0gFgR=BNhnAM8Pmn@9F1
Z176 !s100 3d]bdeO4VKOLH1mBInTH>1
R8
33
R133
!i10b 1
R134
R172
R173
!i113 1
R13
R14
