â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    TPU PROJECT STRUCTURE                         â•‘
â•‘                  Organized and Ready to Use                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

TPUverilog/
â”‚
â”œâ”€â”€ ğŸ“„ README.md                    # Main project documentation
â”‚
â”œâ”€â”€ ï¿½ï¿½ drivers/                     # Software Drivers
â”‚   â”œâ”€â”€ ğŸ“„ README.md                # Driver documentation
â”‚   â”œâ”€â”€ ğŸ tpu_driver.py    (12KB)  # Python driver
â”‚   â”œâ”€â”€ âš¡ tpu_driver.c     (14KB)  # C driver
â”‚   â”œâ”€â”€ ğŸš€ tpu_driver.cpp   (17KB)  # C++ driver
â”‚   â”œâ”€â”€ ğŸ”§ Makefile         (2KB)   # Build automation
â”‚   â”œâ”€â”€ ğŸ”§ build.sh         (6KB)   # Build script
â”‚   â”œâ”€â”€ ğŸ“„ requirements.txt (271B)  # Python deps
â”‚   â”œâ”€â”€ ğŸ’» tpu_driver       (35KB)  # C executable (compiled)
â”‚   â””â”€â”€ ğŸ’» tpu_driver_cpp   (40KB)  # C++ executable (compiled)
â”‚
â”œâ”€â”€ ğŸ“ hardware/                    # FPGA Hardware Design
â”‚   â”œâ”€â”€ ğŸ“„ README.md                # Hardware documentation
â”‚   â”‚
â”‚   â”œâ”€â”€ ğŸ“ verilog/                 # Verilog source files
â”‚   â”‚   â”œâ”€â”€ ğŸ”· Core TPU
â”‚   â”‚   â”‚   â”œâ”€â”€ tpu_top_with_io.v              # Top-level with I/O
â”‚   â”‚   â”‚   â”œâ”€â”€ fp16_approx_systolic_array.v   # 8x8 array (64 MACs)
â”‚   â”‚   â”‚   â”œâ”€â”€ fp16_approx_mac_unit.v         # FP16 MAC unit
â”‚   â”‚   â”‚   â”œâ”€â”€ fp16_approximate_multiplier.v  # Approximate multiplier
â”‚   â”‚   â”‚   â”œâ”€â”€ memory_controller.v            # Memory management
â”‚   â”‚   â”‚   â””â”€â”€ tpu_controller.v               # Control FSM
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ ğŸ”· Neural Network
â”‚   â”‚   â”‚   â””â”€â”€ activation_functions.v         # 7 activations
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ ğŸ”· I/O Interfaces
â”‚   â”‚   â”‚   â”œâ”€â”€ uart_interface.v               # UART (115200 baud)
â”‚   â”‚   â”‚   â””â”€â”€ io_interfaces.v                # SPI + Buttons
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ ğŸ”· Legacy/Alternative
â”‚   â”‚   â”‚   â”œâ”€â”€ tpu_top.v                      # INT8 top-level
â”‚   â”‚   â”‚   â”œâ”€â”€ systolic_array.v               # 4x4 INT8 array
â”‚   â”‚   â”‚   â”œâ”€â”€ mac_unit.v                     # INT8 MAC
â”‚   â”‚   â”‚   â””â”€â”€ tpu_simple.v                   # Simple TPU
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ ğŸ”· Testbenches
â”‚   â”‚       â”œâ”€â”€ fp16_approx_tpu_testbench.v
â”‚   â”‚       â”œâ”€â”€ tpu_testbench.v
â”‚   â”‚       â”œâ”€â”€ tpu_simple_testbench.v
â”‚   â”‚       â””â”€â”€ activation_test.v
â”‚   â”‚
â”‚   â””â”€â”€ ğŸ“ constraints/             # XDC constraint files
â”‚       â”œâ”€â”€ basys3_io_constraints.xdc   # Complete I/O pins
â”‚       â””â”€â”€ basys3_constraints.xdc      # Original constraints
â”‚
â””â”€â”€ ğŸ“ docs/                        # Documentation
    â”œâ”€â”€ ï¿½ï¿½ README.md                # Documentation index
    â”‚
    â”œâ”€â”€ ğŸ“˜ Driver Documentation
    â”‚   â”œâ”€â”€ DRIVERS_README.md       (18KB) # Complete overview
    â”‚   â”œâ”€â”€ DRIVER_GUIDE.md         (12KB) # Detailed guide
    â”‚   â”œâ”€â”€ DRIVER_SUMMARY.md       (8KB)  # Quick reference
    â”‚   â””â”€â”€ DRIVER_FILES.txt        (12KB) # File summary
    â”‚
    â”œâ”€â”€ ğŸ“— Hardware Documentation
    â”‚   â”œâ”€â”€ IO_INTERFACE_GUIDE.md   (11KB) # I/O interfaces
    â”‚   â”œâ”€â”€ FP16_APPROXIMATE.md     (12KB) # Approximate computing
    â”‚   â”œâ”€â”€ ACTIVATION_FUNCTIONS.md (15KB) # NN activations
    â”‚   â””â”€â”€ COMPARISON.md           (10KB) # INT8 vs FP16
    â”‚
    â””â”€â”€ ğŸ“™ Testing Documentation
        â””â”€â”€ TEST_RESULTS.md         (5KB)  # Test results

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                         FILE STATISTICS                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“Š Summary by Category:

Drivers (3 languages):
  - Python:     1 file   (12 KB)
  - C:          1 file   (14 KB)  â†’ 35 KB executable
  - C++:        1 file   (17 KB)  â†’ 40 KB executable
  - Build:      2 files  (8 KB)
  - Total:      7 files  (51 KB source + 75 KB binaries)

Hardware (Verilog):
  - Core TPU:   6 files  (~800 lines)
  - I/O:        2 files  (~600 lines)
  - Legacy:     4 files  (~500 lines)
  - Testbench:  4 files  (~400 lines)
  - Constraints: 2 files (XDC)
  - Total:      18 files (~2,300 lines)

Documentation:
  - Markdown:   13 files (~110 KB)
  - Text:       1 file   (12 KB)
  - Total:      14 files (~122 KB)

Overall Total:
  - Source files:     28 files
  - Documentation:    14 files
  - Executables:      2 files (compiled)
  - Total Size:       ~250 KB (source + docs)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                      QUICK NAVIGATION                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ¯ Want to...

Build drivers?
  â†’ cd drivers && ./build.sh all

Run Python driver?
  â†’ cd drivers && python3 tpu_driver.py

Simulate hardware?
  â†’ cd hardware/verilog && iverilog -g2012 ...

Read documentation?
  â†’ cd docs && cat README.md

Synthesize for FPGA?
  â†’ Open Vivado, add hardware/verilog/*.v

Learn about I/O?
  â†’ cat docs/IO_INTERFACE_GUIDE.md

Understand approximate computing?
  â†’ cat docs/FP16_APPROXIMATE.md

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    DIRECTORY PURPOSES                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“ drivers/
   PURPOSE: Software drivers for communicating with TPU
   USERS:   Software developers, Python/C/C++ programmers
   OUTPUTS: Executables that run on PC to control FPGA

ï¿½ï¿½ hardware/
   PURPOSE: FPGA hardware design files
   USERS:   Hardware engineers, FPGA developers
   OUTPUTS: Bitstream files to program Basys3 FPGA
   
   ğŸ“ hardware/verilog/
      PURPOSE: RTL source code
      FORMAT:  Verilog/SystemVerilog
      TOOLS:   Vivado, Icarus Verilog
   
   ğŸ“ hardware/constraints/
      PURPOSE: Pin mappings and timing
      FORMAT:  XDC (Xilinx Design Constraints)
      TOOLS:   Vivado

ğŸ“ docs/
   PURPOSE: All project documentation
   USERS:   Everyone (beginners to experts)
   FORMAT:  Markdown (.md), Text (.txt)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                       KEY FEATURES                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

âœ… ORGANIZED STRUCTURE
   - Separated drivers, hardware, and docs
   - Each directory has README.md
   - Clear file naming conventions

âœ… MULTIPLE LANGUAGES
   - Python (easy, NumPy)
   - C (fast, no deps)
   - C++ (modern, safe)

âœ… COMPLETE HARDWARE
   - INT8 and FP16 implementations
   - 3 I/O interfaces (UART/SPI/Buttons)
   - 7 activation functions
   - Testbenches included

âœ… COMPREHENSIVE DOCS
   - Getting started guides
   - API references
   - Troubleshooting
   - Thai and English

âœ… BUILD AUTOMATION
   - Makefile for C/C++
   - Build script for all
   - Requirements.txt for Python

âœ… TESTED AND WORKING
   - All simulations pass
   - Drivers compile successfully
   - Ready for Basys3 deployment

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                      GETTING STARTED                             â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Step 1: Read the main README
   $ cat README.md

Step 2: Choose your path

   ğŸ SOFTWARE DEVELOPER PATH:
      $ cd drivers
      $ cat README.md
      $ ./build.sh all
      $ python3 tpu_driver.py

   ğŸ”§ HARDWARE DEVELOPER PATH:
      $ cd hardware
      $ cat README.md
      $ cd verilog
      $ iverilog -g2012 -o sim *.v
      $ vvp sim

   ğŸ“š LEARN FIRST PATH:
      $ cd docs
      $ cat README.md
      $ cat DRIVERS_README.md
      $ cat FP16_APPROXIMATE.md

Step 3: Connect Basys3 and test!

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Project is organized and ready! Choose your path and start! ğŸš€  â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Generated: November 15, 2025
Project: TPU on Basys3 FPGA
Version: 1.0 (Organized Structure)
