/* Lab Exercise 2a
	Simplify the following functions using K-map and implement the circuit using logic gates.
		a) f(A,B,C,D) = ‚àèM(0,1,4,6,8,9,12,14)
*/

`timescale 1ns/1ns
`include "exercise2a.v"

module exercise2a_tb();

reg a, b, c, d;
wire f;

exercise2a test(f, a, b, c, d);
initial begin
        $dumpfile("exercise2a.vcd");
        $dumpvars(0, exercise2a_tb);
        
        a = 0; b = 0; c = 0; d = 0; #10;
        a = 0; b = 0; c = 0; d = 1; #10;
        a = 0; b = 0; c = 1; d = 0; #10;
        a = 0; b = 0; c = 1; d = 1; #10;
        a = 0; b = 1; c = 0; d = 0; #10;
        a = 0; b = 1; c = 0; d = 1; #10;
        a = 0; b = 1; c = 1; d = 0; #10;
        a = 0; b = 1; c = 1; d = 1; #10;
        a = 1; b = 0; c = 0; d = 0; #10;
        a = 1; b = 0; c = 0; d = 1; #10;
        a = 1; b = 0; c = 1; d = 0; #10;
        a = 1; b = 0; c = 1; d = 1; #10;
        a = 1; b = 1; c = 0; d = 0; #10;
        a = 1; b = 1; c = 0; d = 1; #10;
        a = 1; b = 1; c = 1; d = 0; #10;
        a = 1; b = 1; c = 1; d = 1; #10;
        
        $display("Test Complete");
end
endmodule
