<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="add_sub_16bit" module="add_sub_16bit" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 05 08 11:42:44.587" version="3.1" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="add_sub_16bit.lpc" type="lpc" modified="2012 05 08 11:42:43.000"/>
		<File name="add_sub_16bit.v" type="top_level_verilog" modified="2012 05 08 11:42:43.000"/>
		<File name="add_sub_16bit_tmpl.v" type="template_verilog" modified="2012 05 08 11:42:43.000"/>
		<File name="tb_add_sub_16bit_tmpl.v" type="testbench_verilog" modified="2012 05 08 11:42:43.000"/>
  </Package>
</DiamondModule>
