<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4850" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4850{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4850{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4850{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4850{left:69px;bottom:408px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t5_4850{left:69px;bottom:391px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_4850{left:158px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t7_4850{left:244px;bottom:1068px;letter-spacing:0.13px;}
#t8_4850{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t9_4850{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#ta_4850{left:230px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tb_4850{left:467px;bottom:1028px;letter-spacing:-0.15px;}
#tc_4850{left:647px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#td_4850{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#te_4850{left:143px;bottom:1004px;letter-spacing:-0.14px;}
#tf_4850{left:81px;bottom:979px;letter-spacing:-0.19px;}
#tg_4850{left:95px;bottom:962px;}
#th_4850{left:81px;bottom:946px;letter-spacing:-0.16px;}
#ti_4850{left:138px;bottom:979px;letter-spacing:-0.15px;}
#tj_4850{left:152px;bottom:962px;}
#tk_4850{left:138px;bottom:946px;letter-spacing:-0.15px;}
#tl_4850{left:189px;bottom:979px;letter-spacing:-0.14px;}
#tm_4850{left:445px;bottom:979px;letter-spacing:-0.16px;}
#tn_4850{left:539px;bottom:979px;letter-spacing:-0.14px;}
#to_4850{left:539px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#tp_4850{left:823px;bottom:956px;}
#tq_4850{left:835px;bottom:958px;letter-spacing:-0.07px;}
#tr_4850{left:539px;bottom:936px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_4850{left:539px;bottom:920px;letter-spacing:-0.11px;}
#tt_4850{left:539px;bottom:903px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tu_4850{left:539px;bottom:886px;letter-spacing:-0.11px;}
#tv_4850{left:189px;bottom:862px;letter-spacing:-0.14px;}
#tw_4850{left:539px;bottom:862px;letter-spacing:-0.16px;}
#tx_4850{left:539px;bottom:840px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#ty_4850{left:539px;bottom:823px;letter-spacing:-0.11px;}
#tz_4850{left:539px;bottom:807px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_4850{left:539px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t11_4850{left:539px;bottom:773px;letter-spacing:-0.09px;}
#t12_4850{left:539px;bottom:752px;letter-spacing:-0.11px;}
#t13_4850{left:539px;bottom:735px;letter-spacing:-0.11px;}
#t14_4850{left:539px;bottom:718px;letter-spacing:-0.13px;}
#t15_4850{left:189px;bottom:694px;letter-spacing:-0.14px;}
#t16_4850{left:539px;bottom:694px;letter-spacing:-0.14px;}
#t17_4850{left:77px;bottom:669px;letter-spacing:-0.15px;}
#t18_4850{left:95px;bottom:652px;}
#t19_4850{left:77px;bottom:635px;letter-spacing:-0.17px;}
#t1a_4850{left:138px;bottom:669px;letter-spacing:-0.15px;}
#t1b_4850{left:152px;bottom:652px;}
#t1c_4850{left:138px;bottom:635px;letter-spacing:-0.15px;}
#t1d_4850{left:189px;bottom:669px;letter-spacing:-0.15px;}
#t1e_4850{left:539px;bottom:669px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1f_4850{left:189px;bottom:645px;letter-spacing:-0.15px;}
#t1g_4850{left:539px;bottom:645px;letter-spacing:-0.12px;}
#t1h_4850{left:539px;bottom:628px;letter-spacing:-0.12px;}
#t1i_4850{left:539px;bottom:611px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_4850{left:539px;bottom:594px;letter-spacing:-0.12px;}
#t1k_4850{left:189px;bottom:570px;letter-spacing:-0.14px;}
#t1l_4850{left:539px;bottom:570px;letter-spacing:-0.14px;}
#t1m_4850{left:77px;bottom:545px;letter-spacing:-0.15px;}
#t1n_4850{left:95px;bottom:529px;}
#t1o_4850{left:77px;bottom:512px;letter-spacing:-0.15px;}
#t1p_4850{left:138px;bottom:545px;letter-spacing:-0.12px;}
#t1q_4850{left:152px;bottom:529px;}
#t1r_4850{left:138px;bottom:512px;letter-spacing:-0.15px;}
#t1s_4850{left:189px;bottom:545px;letter-spacing:-0.16px;}
#t1t_4850{left:445px;bottom:545px;letter-spacing:-0.1px;}
#t1u_4850{left:539px;bottom:545px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1v_4850{left:189px;bottom:521px;letter-spacing:-0.13px;}
#t1w_4850{left:539px;bottom:521px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1x_4850{left:539px;bottom:504px;letter-spacing:-0.12px;}
#t1y_4850{left:539px;bottom:487px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_4850{left:539px;bottom:470px;letter-spacing:-0.12px;}
#t20_4850{left:189px;bottom:446px;letter-spacing:-0.14px;}
#t21_4850{left:539px;bottom:446px;letter-spacing:-0.14px;}
#t22_4850{left:134px;bottom:347px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t23_4850{left:219px;bottom:347px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t24_4850{left:100px;bottom:324px;letter-spacing:-0.12px;}
#t25_4850{left:101px;bottom:307px;letter-spacing:-0.14px;}
#t26_4850{left:228px;bottom:307px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t27_4850{left:462px;bottom:307px;letter-spacing:-0.14px;}
#t28_4850{left:644px;bottom:307px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t29_4850{left:87px;bottom:283px;letter-spacing:-0.18px;}
#t2a_4850{left:143px;bottom:283px;letter-spacing:-0.14px;}
#t2b_4850{left:81px;bottom:258px;letter-spacing:-0.17px;}
#t2c_4850{left:142px;bottom:258px;letter-spacing:-0.17px;}
#t2d_4850{left:189px;bottom:258px;letter-spacing:-0.15px;}
#t2e_4850{left:440px;bottom:258px;letter-spacing:-0.13px;}
#t2f_4850{left:534px;bottom:258px;letter-spacing:-0.12px;}
#t2g_4850{left:189px;bottom:234px;letter-spacing:-0.1px;}
#t2h_4850{left:534px;bottom:234px;letter-spacing:-0.11px;}
#t2i_4850{left:534px;bottom:217px;letter-spacing:-0.12px;}
#t2j_4850{left:534px;bottom:200px;letter-spacing:-0.11px;}
#t2k_4850{left:189px;bottom:176px;letter-spacing:-0.13px;}
#t2l_4850{left:534px;bottom:176px;letter-spacing:-0.14px;}
#t2m_4850{left:77px;bottom:151px;letter-spacing:-0.16px;}
#t2n_4850{left:138px;bottom:151px;letter-spacing:-0.17px;}
#t2o_4850{left:188px;bottom:151px;letter-spacing:-0.15px;}
#t2p_4850{left:440px;bottom:151px;letter-spacing:-0.13px;}
#t2q_4850{left:534px;bottom:151px;letter-spacing:-0.12px;}
#t2r_4850{left:77px;bottom:127px;letter-spacing:-0.16px;}
#t2s_4850{left:138px;bottom:127px;letter-spacing:-0.17px;}
#t2t_4850{left:188px;bottom:127px;letter-spacing:-0.15px;}
#t2u_4850{left:440px;bottom:127px;letter-spacing:-0.13px;}
#t2v_4850{left:534px;bottom:127px;letter-spacing:-0.12px;}

.s1_4850{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4850{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4850{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4850{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4850{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4850{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4850{font-size:18px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4850" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4850Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4850" style="-webkit-user-select: none;"><object width="935" height="1210" data="4850/4850.svg" type="image/svg+xml" id="pdf4850" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4850" class="t s1_4850">2-328 </span><span id="t2_4850" class="t s1_4850">Vol. 4 </span>
<span id="t3_4850" class="t s2_4850">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4850" class="t s3_4850">Table 2-49 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t5_4850" class="t s3_4850">value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH. </span>
<span id="t6_4850" class="t s4_4850">Table 2-48. </span><span id="t7_4850" class="t s4_4850">MSRs Supported by 12th and 13th Generation Intel® Core™ Processor E-core </span>
<span id="t8_4850" class="t s5_4850">Register </span>
<span id="t9_4850" class="t s5_4850">Address </span><span id="ta_4850" class="t s5_4850">Register Name / Bit Fields </span><span id="tb_4850" class="t s5_4850">Scope </span><span id="tc_4850" class="t s5_4850">Bit Description </span>
<span id="td_4850" class="t s5_4850">Hex </span><span id="te_4850" class="t s5_4850">Dec </span>
<span id="tf_4850" class="t s6_4850">D10H </span>
<span id="tg_4850" class="t s6_4850">- </span>
<span id="th_4850" class="t s6_4850">D1FH </span>
<span id="ti_4850" class="t s6_4850">3220 </span>
<span id="tj_4850" class="t s6_4850">- </span>
<span id="tk_4850" class="t s6_4850">3359 </span>
<span id="tl_4850" class="t s6_4850">IA32_L2_QOS_MASK_[0-15] </span><span id="tm_4850" class="t s6_4850">Module </span><span id="tn_4850" class="t s6_4850">IA32_CR_L2_QOS_MASK_[0-15] </span>
<span id="to_4850" class="t s6_4850">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] </span><span id="tp_4850" class="t s7_4850">≥ </span><span id="tq_4850" class="t s6_4850">0. </span>
<span id="tr_4850" class="t s6_4850">Controls MLC (L2) Intel RDT allocation. For more </span>
<span id="ts_4850" class="t s6_4850">details on CAT/RDT, see Chapter 18, “Debug, Branch </span>
<span id="tt_4850" class="t s6_4850">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="tu_4850" class="t s6_4850">(Intel® RDT) Features.” </span>
<span id="tv_4850" class="t s6_4850">19:0 </span><span id="tw_4850" class="t s6_4850">WAYS_MASK </span>
<span id="tx_4850" class="t s6_4850">Setting a 1 in this bit X allows threads with CLOS &lt;n&gt; </span>
<span id="ty_4850" class="t s6_4850">(where N is [0-7]) to allocate to way X in the MLC. </span>
<span id="tz_4850" class="t s6_4850">Ones are only allowed to be written to ways that </span>
<span id="t10_4850" class="t s6_4850">physically exist in the MLC (CPUID.4.2:EBX[31:22] will </span>
<span id="t11_4850" class="t s6_4850">indicate this). </span>
<span id="t12_4850" class="t s6_4850">Writing a 1 to a value beyond the highest way or a </span>
<span id="t13_4850" class="t s6_4850">non-contiguous set of 1s will cause a #GP on the </span>
<span id="t14_4850" class="t s6_4850">WRMSR to this MSR. </span>
<span id="t15_4850" class="t s6_4850">31:20 </span><span id="t16_4850" class="t s6_4850">Reserved </span>
<span id="t17_4850" class="t s6_4850">1309H </span>
<span id="t18_4850" class="t s6_4850">- </span>
<span id="t19_4850" class="t s6_4850">130BH </span>
<span id="t1a_4850" class="t s6_4850">4873 </span>
<span id="t1b_4850" class="t s6_4850">- </span>
<span id="t1c_4850" class="t s6_4850">4875 </span>
<span id="t1d_4850" class="t s6_4850">MSR_RELOAD_FIXED_CTRx </span><span id="t1e_4850" class="t s6_4850">Reload value for IA32_FIXED_CTRx (R/W) </span>
<span id="t1f_4850" class="t s6_4850">47:0 </span><span id="t1g_4850" class="t s6_4850">Value loaded into IA32_FIXED_CTRx when a PEBS </span>
<span id="t1h_4850" class="t s6_4850">record is generated while PEBS_EN_FIXEDx = 1 and </span>
<span id="t1i_4850" class="t s6_4850">PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and </span>
<span id="t1j_4850" class="t s6_4850">FIXED_CTRx is overflowed. </span>
<span id="t1k_4850" class="t s6_4850">63:48 </span><span id="t1l_4850" class="t s6_4850">Reserved </span>
<span id="t1m_4850" class="t s6_4850">14C1H </span>
<span id="t1n_4850" class="t s6_4850">- </span>
<span id="t1o_4850" class="t s6_4850">14C6H </span>
<span id="t1p_4850" class="t s6_4850">5313 </span>
<span id="t1q_4850" class="t s6_4850">- </span>
<span id="t1r_4850" class="t s6_4850">5318 </span>
<span id="t1s_4850" class="t s6_4850">MSR_RELOAD_PMCx </span><span id="t1t_4850" class="t s6_4850">Core </span><span id="t1u_4850" class="t s6_4850">Reload value for IA32_PMCx (R/W) </span>
<span id="t1v_4850" class="t s6_4850">47:0 </span><span id="t1w_4850" class="t s6_4850">Value loaded into IA32_PMCx when a PEBS record is </span>
<span id="t1x_4850" class="t s6_4850">generated while PEBS_EN_PMCx = 1 and </span>
<span id="t1y_4850" class="t s6_4850">PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and </span>
<span id="t1z_4850" class="t s6_4850">PMCx is overflowed. </span>
<span id="t20_4850" class="t s6_4850">63:48 </span><span id="t21_4850" class="t s6_4850">Reserved </span>
<span id="t22_4850" class="t s4_4850">Table 2-49. </span><span id="t23_4850" class="t s4_4850">Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors </span>
<span id="t24_4850" class="t s5_4850">Register </span>
<span id="t25_4850" class="t s5_4850">Address </span><span id="t26_4850" class="t s5_4850">Register Name / Bit Fields </span><span id="t27_4850" class="t s5_4850">Scope </span><span id="t28_4850" class="t s5_4850">Bit Description </span>
<span id="t29_4850" class="t s5_4850">Hex </span><span id="t2a_4850" class="t s5_4850">Dec </span>
<span id="t2b_4850" class="t s6_4850">396H </span><span id="t2c_4850" class="t s6_4850">918 </span><span id="t2d_4850" class="t s6_4850">MSR_UNC_CBO_CONFIG </span><span id="t2e_4850" class="t s6_4850">Package </span><span id="t2f_4850" class="t s6_4850">Uncore C-Box Configuration Information (R/O) </span>
<span id="t2g_4850" class="t s6_4850">3:0 </span><span id="t2h_4850" class="t s6_4850">Specifies the number of C-Box units with </span>
<span id="t2i_4850" class="t s6_4850">programmable counters (including processor cores </span>
<span id="t2j_4850" class="t s6_4850">and processor graphics). </span>
<span id="t2k_4850" class="t s6_4850">63:4 </span><span id="t2l_4850" class="t s6_4850">Reserved </span>
<span id="t2m_4850" class="t s6_4850">2000H </span><span id="t2n_4850" class="t s6_4850">8192 </span><span id="t2o_4850" class="t s6_4850">MSR_UNC_CBO_0_PERFEVTSEL0 </span><span id="t2p_4850" class="t s6_4850">Package </span><span id="t2q_4850" class="t s6_4850">Uncore C-Box 0, Counter 0 Event Select MSR </span>
<span id="t2r_4850" class="t s6_4850">2001H </span><span id="t2s_4850" class="t s6_4850">8193 </span><span id="t2t_4850" class="t s6_4850">MSR_UNC_CBO_0_PERFEVTSEL1 </span><span id="t2u_4850" class="t s6_4850">Package </span><span id="t2v_4850" class="t s6_4850">Uncore C-Box 0, Counter 1 Event Select MSR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
