Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:28:50 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.48
  Critical Path Slack:          -0.48
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -13.36
  No. of Violating Paths:       30.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                345
  Buf/Inv Cell Count:              58
  Buf Cell Count:                   8
  Inv Cell Count:                  50
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       345
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      331.169999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             33.250000
  Total Buffer Area:             6.38
  Total Inverter Area:          26.87
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               331.169999
  Design Area:             331.169999


  Design Rules
  -----------------------------------
  Total Number of Nets:           394
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                  2.13
  Mapping Optimization:                4.60
  -----------------------------------------
  Overall Compile Time:                8.84
  Overall Compile Wall Clock Time:     9.13

  --------------------------------------------------------------------

  Design  WNS: 0.48  TNS: 13.36  Number of Violating Paths: 30


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
