Source Block: hdl/library/util_do_ram/util_do_ram.v@85:95@HdlIdDef
//

localparam RAM_LATENCY = 2;

localparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);
localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);

localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;

wire  wr_enable;

Diff Content:
- 90 localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);

Clone Blocks:
Clone Blocks 1:
hdl/library/util_do_ram/util_do_ram.v@84:94
//   dst = m_axis_* = rd
//

localparam RAM_LATENCY = 2;

localparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);
localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);

localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;


