
*** Running vivado
    with args -log u96_v2_pop_ropuf_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96_v2_pop_ropuf_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96_v2_pop_ropuf_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top u96_v2_pop_ropuf_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.035 ; gain = 30.902 ; free physical = 133 ; free virtual = 15867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_wrapper' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/hdl/u96_v2_pop_ropuf_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:8037' bound to instance 'u96_v2_pop_ropuf_i' of component 'u96_v2_pop_ropuf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/hdl/u96_v2_pop_ropuf_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:8069]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_stub.vhdl:5' bound to instance 'POP_ro_puf_AXI4L_0' of component 'u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9056]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_PWM_w_Int_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_PWM_w_Int_0_0_stub.vhdl:5' bound to instance 'PWM_w_Int_0' of component 'u96_v2_pop_ropuf_PWM_w_Int_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9081]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_PWM_w_Int_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_PWM_w_Int_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_PWM_w_Int_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_PWM_w_Int_1_0_stub.vhdl:5' bound to instance 'PWM_w_Int_1' of component 'u96_v2_pop_ropuf_PWM_w_Int_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9109]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_PWM_w_Int_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_PWM_w_Int_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_axi_bram_ctrl_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'u96_v2_pop_ropuf_axi_bram_ctrl_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9137]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_axi_bram_ctrl_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_bram_ctrl_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9191]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_axi_gpio_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'u96_v2_pop_ropuf_axi_gpio_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9212]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_axi_gpio_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_axi_gpio_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'u96_v2_pop_ropuf_axi_gpio_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9236]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_axi_gpio_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_axi_gpio_2_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'u96_v2_pop_ropuf_axi_gpio_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9259]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_axi_gpio_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_axi_uart16550_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'u96_v2_pop_ropuf_axi_uart16550_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9283]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_axi_uart16550_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_axi_uart16550_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_uart16550_1_0_stub.vhdl:5' bound to instance 'axi_uart16550_1' of component 'u96_v2_pop_ropuf_axi_uart16550_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9321]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_axi_uart16550_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_axi_uart16550_1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_clk_wiz_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'u96_v2_pop_ropuf_clk_wiz_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9359]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_clk_wiz_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_clk_wiz_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_proc_sys_reset_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'u96_v2_pop_ropuf_proc_sys_reset_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9372]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_proc_sys_reset_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_proc_sys_reset_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'u96_v2_pop_ropuf_proc_sys_reset_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9385]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_proc_sys_reset_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_proc_sys_reset_2_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'u96_v2_pop_ropuf_proc_sys_reset_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9398]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_proc_sys_reset_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_proc_sys_reset_3_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_3_0_stub.vhdl:5' bound to instance 'proc_sys_reset_3' of component 'u96_v2_pop_ropuf_proc_sys_reset_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9411]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_proc_sys_reset_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_3_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_proc_sys_reset_4_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_4_0_stub.vhdl:5' bound to instance 'proc_sys_reset_4' of component 'u96_v2_pop_ropuf_proc_sys_reset_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9424]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_proc_sys_reset_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_4_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_proc_sys_reset_5_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_5_0_stub.vhdl:5' bound to instance 'proc_sys_reset_5' of component 'u96_v2_pop_ropuf_proc_sys_reset_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9437]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_proc_sys_reset_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_5_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_proc_sys_reset_6_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_6_0_stub.vhdl:5' bound to instance 'proc_sys_reset_6' of component 'u96_v2_pop_ropuf_proc_sys_reset_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9450]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_proc_sys_reset_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_proc_sys_reset_6_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_ps8_0_axi_periph_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:5223]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_E17ZAY' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_E17ZAY' (1#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1N8Z6Y5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:270]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:565]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:644]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1N8Z6Y5' (2#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:270]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_B282DX' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:773]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_1' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_1' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_B282DX' (3#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:773]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1HHGVWI' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1276]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_2' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_2' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1HHGVWI' (4#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1276]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_6NRELG' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1779]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_3' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2074]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_3' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2153]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_6NRELG' (5#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:1779]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1YS9ULV' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2282]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_4' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_4' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2656]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1YS9ULV' (6#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2282]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_3ORIKR' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2787]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_5' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3084]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_5' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3163]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_3ORIKR' (7#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:2787]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1T0RIVW' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3294]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_6' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_6_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3591]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_6_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_6' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_6_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1T0RIVW' (8#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_SS88UE' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3801]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_ds_7' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_7_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96_v2_pop_ropuf_auto_ds_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4098]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_ds_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_ds_7_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_auto_pc_7' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96_v2_pop_ropuf_auto_pc_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4177]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_auto_pc_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_auto_pc_7_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_SS88UE' (9#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:3801]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_ZOTW7L' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4332]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_ZOTW7L' (10#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4332]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_PJWV23' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4553]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_PJWV23' (11#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4553]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_9E2MFG' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4770]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_9E2MFG' (12#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:4770]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xbar_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'u96_v2_pop_ropuf_xbar_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:7235]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_xbar_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'u96_v2_pop_ropuf_ps8_0_axi_periph_0' (13#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:5223]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_rst_ps8_0_100M_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'u96_v2_pop_ropuf_rst_ps8_0_100M_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9790]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_rst_ps8_0_100M_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlconcat_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlconcat_0_0/synth/u96_v2_pop_ropuf_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'u96_v2_pop_ropuf_xlconcat_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9803]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlconcat_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlconcat_0_0/synth/u96_v2_pop_ropuf_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 2 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (14#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlconcat_0_0' (15#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlconcat_0_0/synth/u96_v2_pop_ropuf_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_0_0/synth/u96_v2_pop_ropuf_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'u96_v2_pop_ropuf_xlslice_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9812]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_0_0/synth/u96_v2_pop_ropuf_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (16#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_0_0' (17#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_0_0/synth/u96_v2_pop_ropuf_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_1_0/synth/u96_v2_pop_ropuf_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'u96_v2_pop_ropuf_xlslice_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9817]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_1_0/synth/u96_v2_pop_ropuf_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (17#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_1_0' (18#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_1_0/synth/u96_v2_pop_ropuf_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_2_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_2_0/synth/u96_v2_pop_ropuf_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'u96_v2_pop_ropuf_xlslice_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9822]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_2_0/synth/u96_v2_pop_ropuf_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (18#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_2_0' (19#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_2_0/synth/u96_v2_pop_ropuf_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_3_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_3_0/synth/u96_v2_pop_ropuf_xlslice_3_0.v:57' bound to instance 'xlslice_3' of component 'u96_v2_pop_ropuf_xlslice_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9827]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_3_0/synth/u96_v2_pop_ropuf_xlslice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (19#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_3_0' (20#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_3_0/synth/u96_v2_pop_ropuf_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_4_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_4_0/synth/u96_v2_pop_ropuf_xlslice_4_0.v:57' bound to instance 'xlslice_4' of component 'u96_v2_pop_ropuf_xlslice_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9832]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_4_0/synth/u96_v2_pop_ropuf_xlslice_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (20#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_4_0' (21#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_4_0/synth/u96_v2_pop_ropuf_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_5_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_5_0/synth/u96_v2_pop_ropuf_xlslice_5_0.v:57' bound to instance 'xlslice_5' of component 'u96_v2_pop_ropuf_xlslice_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9837]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_5_0/synth/u96_v2_pop_ropuf_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (21#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_5_0' (22#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_5_0/synth/u96_v2_pop_ropuf_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_6_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_6_0/synth/u96_v2_pop_ropuf_xlslice_6_0.v:57' bound to instance 'xlslice_6' of component 'u96_v2_pop_ropuf_xlslice_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9842]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_6_0/synth/u96_v2_pop_ropuf_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (22#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_6_0' (23#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_6_0/synth/u96_v2_pop_ropuf_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_7_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_7_0/synth/u96_v2_pop_ropuf_xlslice_7_0.v:57' bound to instance 'xlslice_7' of component 'u96_v2_pop_ropuf_xlslice_7_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9847]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_7_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_7_0/synth/u96_v2_pop_ropuf_xlslice_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (23#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_7_0' (24#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_7_0/synth/u96_v2_pop_ropuf_xlslice_7_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_8_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_8_0/synth/u96_v2_pop_ropuf_xlslice_8_0.v:57' bound to instance 'xlslice_8' of component 'u96_v2_pop_ropuf_xlslice_8_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9852]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_8_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_8_0/synth/u96_v2_pop_ropuf_xlslice_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (24#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_8_0' (25#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_8_0/synth/u96_v2_pop_ropuf_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_xlslice_9_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_9_0/synth/u96_v2_pop_ropuf_xlslice_9_0.v:57' bound to instance 'xlslice_9' of component 'u96_v2_pop_ropuf_xlslice_9_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9857]
INFO: [Synth 8-6157] synthesizing module 'u96_v2_pop_ropuf_xlslice_9_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_9_0/synth/u96_v2_pop_ropuf_xlslice_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (25#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96_v2_pop_ropuf_xlslice_9_0' (26#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xlslice_9_0/synth/u96_v2_pop_ropuf_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:9862]
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/.Xil/Vivado-19415-puftester-Latitude-E7240/realtime/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_stub.vhdl:64]
INFO: [Synth 8-256] done synthesizing module 'u96_v2_pop_ropuf' (27#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/synth/u96_v2_pop_ropuf.vhd:8069]
INFO: [Synth 8-256] done synthesizing module 'u96_v2_pop_ropuf_wrapper' (28#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/hdl/u96_v2_pop_ropuf_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2703.941 ; gain = 100.809 ; free physical = 683 ; free virtual = 15771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2718.785 ; gain = 115.652 ; free physical = 690 ; free virtual = 16009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2718.785 ; gain = 115.652 ; free physical = 690 ; free virtual = 16009
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2718.785 ; gain = 0.000 ; free physical = 600 ; free virtual = 15980
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2773.613 ; gain = 0.000 ; free physical = 430 ; free virtual = 16234
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0/u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xbar_0/u96_v2_pop_ropuf_xbar_0/u96_v2_pop_ropuf_xbar_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_xbar_0/u96_v2_pop_ropuf_xbar_0/u96_v2_pop_ropuf_xbar_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_0/u96_v2_pop_ropuf_auto_ds_0/u96_v2_pop_ropuf_auto_ds_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_0/u96_v2_pop_ropuf_auto_ds_0/u96_v2_pop_ropuf_auto_ds_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_0/u96_v2_pop_ropuf_auto_pc_0/u96_v2_pop_ropuf_auto_pc_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_0/u96_v2_pop_ropuf_auto_pc_0/u96_v2_pop_ropuf_auto_pc_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_1/u96_v2_pop_ropuf_auto_ds_1/u96_v2_pop_ropuf_auto_ds_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_1/u96_v2_pop_ropuf_auto_ds_1/u96_v2_pop_ropuf_auto_ds_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_1/u96_v2_pop_ropuf_auto_pc_1/u96_v2_pop_ropuf_auto_pc_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_1/u96_v2_pop_ropuf_auto_pc_1/u96_v2_pop_ropuf_auto_pc_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_2/u96_v2_pop_ropuf_auto_ds_2/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_2/u96_v2_pop_ropuf_auto_ds_2/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_2/u96_v2_pop_ropuf_auto_pc_2/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_2/u96_v2_pop_ropuf_auto_pc_2/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_3/u96_v2_pop_ropuf_auto_ds_3/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_3/u96_v2_pop_ropuf_auto_ds_3/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_3/u96_v2_pop_ropuf_auto_pc_3/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_3/u96_v2_pop_ropuf_auto_pc_3/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_4/u96_v2_pop_ropuf_auto_ds_4/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_4/u96_v2_pop_ropuf_auto_ds_4/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_4/u96_v2_pop_ropuf_auto_pc_4/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_4/u96_v2_pop_ropuf_auto_pc_4/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_5/u96_v2_pop_ropuf_auto_ds_5/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_5/u96_v2_pop_ropuf_auto_ds_5/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_5/u96_v2_pop_ropuf_auto_pc_5/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_5/u96_v2_pop_ropuf_auto_pc_5/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_6/u96_v2_pop_ropuf_auto_ds_6/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_6/u96_v2_pop_ropuf_auto_ds_6/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_6/u96_v2_pop_ropuf_auto_pc_6/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_6/u96_v2_pop_ropuf_auto_pc_6/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_7/u96_v2_pop_ropuf_auto_ds_7/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_ds_7/u96_v2_pop_ropuf_auto_ds_7/u96_v2_pop_ropuf_auto_ds_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_7/u96_v2_pop_ropuf_auto_pc_7/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_auto_pc_7/u96_v2_pop_ropuf_auto_pc_7/u96_v2_pop_ropuf_auto_pc_2_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_rst_ps8_0_100M_0/u96_v2_pop_ropuf_rst_ps8_0_100M_0/u96_v2_pop_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_rst_ps8_0_100M_0/u96_v2_pop_ropuf_rst_ps8_0_100M_0/u96_v2_pop_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/rst_ps8_0_100M'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_bram_ctrl_0_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_bram_ctrl_0_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_bram_ctrl_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0/u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_uart16550_0_0/u96_v2_pop_ropuf_axi_uart16550_0_0/u96_v2_pop_ropuf_axi_uart16550_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_uart16550_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_uart16550_0_0/u96_v2_pop_ropuf_axi_uart16550_0_0/u96_v2_pop_ropuf_axi_uart16550_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_uart16550_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_uart16550_1_0/u96_v2_pop_ropuf_axi_uart16550_1_0/u96_v2_pop_ropuf_axi_uart16550_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_uart16550_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_uart16550_1_0/u96_v2_pop_ropuf_axi_uart16550_1_0/u96_v2_pop_ropuf_axi_uart16550_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_uart16550_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_gpio_0_0/u96_v2_pop_ropuf_axi_gpio_0_0/u96_v2_pop_ropuf_axi_gpio_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_gpio_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_gpio_0_0/u96_v2_pop_ropuf_axi_gpio_0_0/u96_v2_pop_ropuf_axi_gpio_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_gpio_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_gpio_1_0/u96_v2_pop_ropuf_axi_gpio_1_0/u96_v2_pop_ropuf_axi_gpio_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_gpio_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_gpio_1_0/u96_v2_pop_ropuf_axi_gpio_1_0/u96_v2_pop_ropuf_axi_gpio_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_gpio_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_gpio_2_0/u96_v2_pop_ropuf_axi_gpio_2_0/u96_v2_pop_ropuf_axi_gpio_2_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_gpio_2'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_axi_gpio_2_0/u96_v2_pop_ropuf_axi_gpio_2_0/u96_v2_pop_ropuf_axi_gpio_2_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/axi_gpio_2'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_PWM_w_Int_0_0/u96_v2_pop_ropuf_PWM_w_Int_0_0/u96_v2_pop_ropuf_PWM_w_Int_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/PWM_w_Int_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_PWM_w_Int_0_0/u96_v2_pop_ropuf_PWM_w_Int_0_0/u96_v2_pop_ropuf_PWM_w_Int_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/PWM_w_Int_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_PWM_w_Int_1_0/u96_v2_pop_ropuf_PWM_w_Int_1_0/u96_v2_pop_ropuf_PWM_w_Int_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/PWM_w_Int_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_PWM_w_Int_1_0/u96_v2_pop_ropuf_PWM_w_Int_1_0/u96_v2_pop_ropuf_PWM_w_Int_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/PWM_w_Int_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_clk_wiz_0_0/u96_v2_pop_ropuf_clk_wiz_0_0/u96_v2_pop_ropuf_clk_wiz_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/clk_wiz_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_clk_wiz_0_0/u96_v2_pop_ropuf_clk_wiz_0_0/u96_v2_pop_ropuf_clk_wiz_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/clk_wiz_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_0_0/u96_v2_pop_ropuf_proc_sys_reset_0_0/u96_v2_pop_ropuf_proc_sys_reset_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_0_0/u96_v2_pop_ropuf_proc_sys_reset_0_0/u96_v2_pop_ropuf_proc_sys_reset_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_1_0/u96_v2_pop_ropuf_proc_sys_reset_1_0/u96_v2_pop_ropuf_proc_sys_reset_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_1_0/u96_v2_pop_ropuf_proc_sys_reset_1_0/u96_v2_pop_ropuf_proc_sys_reset_1_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_2_0/u96_v2_pop_ropuf_proc_sys_reset_2_0/u96_v2_pop_ropuf_proc_sys_reset_2_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_2_0/u96_v2_pop_ropuf_proc_sys_reset_2_0/u96_v2_pop_ropuf_proc_sys_reset_2_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_2'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_3_0/u96_v2_pop_ropuf_proc_sys_reset_3_0/u96_v2_pop_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_3_0/u96_v2_pop_ropuf_proc_sys_reset_3_0/u96_v2_pop_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_3'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_4_0/u96_v2_pop_ropuf_proc_sys_reset_4_0/u96_v2_pop_ropuf_proc_sys_reset_4_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_4'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_4_0/u96_v2_pop_ropuf_proc_sys_reset_4_0/u96_v2_pop_ropuf_proc_sys_reset_4_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_4'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_5_0/u96_v2_pop_ropuf_proc_sys_reset_5_0/u96_v2_pop_ropuf_proc_sys_reset_5_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_5'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_5_0/u96_v2_pop_ropuf_proc_sys_reset_5_0/u96_v2_pop_ropuf_proc_sys_reset_5_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_5'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_6_0/u96_v2_pop_ropuf_proc_sys_reset_6_0/u96_v2_pop_ropuf_proc_sys_reset_6_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_6'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_proc_sys_reset_6_0/u96_v2_pop_ropuf_proc_sys_reset_6_0/u96_v2_pop_ropuf_proc_sys_reset_6_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/proc_sys_reset_6'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_in_context.xdc] for cell 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/data_out_s_i_2_n_0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:23]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:33]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:35]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:37]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:39]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:41]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:85]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:87]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:89]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:91]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:97]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:101]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:113]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:121]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:123]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:125]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:127]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:129]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:135]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:137]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:139]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:141]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:143]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:145]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:147]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:151]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:153]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:161]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:163]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:167]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:173]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:177]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:183]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:185]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:187]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:189]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:191]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:193]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:195]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:197]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:199]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:201]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:203]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:205]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:207]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:209]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:211]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:213]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:215]
WARNING: [Vivado 12-507] No nets matched 'u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/I0'. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:217]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:217]
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/u96_v2_pop_ropuf_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u96_v2_pop_ropuf_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u96_v2_pop_ropuf_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.613 ; gain = 0.000 ; free physical = 328 ; free virtual = 16201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2773.613 ; gain = 0.000 ; free physical = 327 ; free virtual = 16202
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.582 ; gain = 173.449 ; free physical = 400 ; free virtual = 16285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.582 ; gain = 173.449 ; free physical = 399 ; free virtual = 16285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/axi_uart16550_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/axi_uart16550_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/PWM_w_Int_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/PWM_w_Int_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/xlslice_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/proc_sys_reset_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/proc_sys_reset_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/proc_sys_reset_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.582 ; gain = 173.449 ; free physical = 399 ; free virtual = 16286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2776.582 ; gain = 173.449 ; free physical = 399 ; free virtual = 16286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2776.582 ; gain = 173.449 ; free physical = 386 ; free virtual = 16282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 3233.035 ; gain = 629.902 ; free physical = 127 ; free virtual = 15398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 3235.035 ; gain = 631.902 ; free physical = 124 ; free virtual = 15396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 3255.074 ; gain = 651.941 ; free physical = 126 ; free virtual = 15394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.012 ; gain = 657.879 ; free physical = 116 ; free virtual = 15304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.012 ; gain = 657.879 ; free physical = 132 ; free virtual = 15300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.012 ; gain = 657.879 ; free physical = 127 ; free virtual = 15300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.012 ; gain = 657.879 ; free physical = 124 ; free virtual = 15300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.012 ; gain = 657.879 ; free physical = 118 ; free virtual = 15298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.012 ; gain = 657.879 ; free physical = 124 ; free virtual = 15294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |u96_v2_pop_ropuf_xbar_0                 |         1|
|2     |u96_v2_pop_ropuf_auto_ds_0              |         1|
|3     |u96_v2_pop_ropuf_auto_pc_0              |         1|
|4     |u96_v2_pop_ropuf_auto_ds_1              |         1|
|5     |u96_v2_pop_ropuf_auto_pc_1              |         1|
|6     |u96_v2_pop_ropuf_auto_ds_2              |         1|
|7     |u96_v2_pop_ropuf_auto_pc_2              |         1|
|8     |u96_v2_pop_ropuf_auto_ds_3              |         1|
|9     |u96_v2_pop_ropuf_auto_pc_3              |         1|
|10    |u96_v2_pop_ropuf_auto_ds_4              |         1|
|11    |u96_v2_pop_ropuf_auto_pc_4              |         1|
|12    |u96_v2_pop_ropuf_auto_ds_5              |         1|
|13    |u96_v2_pop_ropuf_auto_pc_5              |         1|
|14    |u96_v2_pop_ropuf_auto_ds_6              |         1|
|15    |u96_v2_pop_ropuf_auto_pc_6              |         1|
|16    |u96_v2_pop_ropuf_auto_ds_7              |         1|
|17    |u96_v2_pop_ropuf_auto_pc_7              |         1|
|18    |u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0   |         1|
|19    |u96_v2_pop_ropuf_PWM_w_Int_0_0          |         1|
|20    |u96_v2_pop_ropuf_PWM_w_Int_1_0          |         1|
|21    |u96_v2_pop_ropuf_axi_bram_ctrl_0_0      |         1|
|22    |u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0 |         1|
|23    |u96_v2_pop_ropuf_axi_gpio_0_0           |         1|
|24    |u96_v2_pop_ropuf_axi_gpio_1_0           |         1|
|25    |u96_v2_pop_ropuf_axi_gpio_2_0           |         1|
|26    |u96_v2_pop_ropuf_axi_uart16550_0_0      |         1|
|27    |u96_v2_pop_ropuf_axi_uart16550_1_0      |         1|
|28    |u96_v2_pop_ropuf_clk_wiz_0_0            |         1|
|29    |u96_v2_pop_ropuf_proc_sys_reset_0_0     |         1|
|30    |u96_v2_pop_ropuf_proc_sys_reset_1_0     |         1|
|31    |u96_v2_pop_ropuf_proc_sys_reset_2_0     |         1|
|32    |u96_v2_pop_ropuf_proc_sys_reset_3_0     |         1|
|33    |u96_v2_pop_ropuf_proc_sys_reset_4_0     |         1|
|34    |u96_v2_pop_ropuf_proc_sys_reset_5_0     |         1|
|35    |u96_v2_pop_ropuf_proc_sys_reset_6_0     |         1|
|36    |u96_v2_pop_ropuf_rst_ps8_0_100M_0       |         1|
|37    |u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0    |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_bbox   |     1|
|2     |u96_v2_pop_ropuf_PWM_w_Int_0_0_bbox          |     1|
|3     |u96_v2_pop_ropuf_PWM_w_Int_1_0_bbox          |     1|
|4     |u96_v2_pop_ropuf_auto_ds_0_bbox              |     1|
|5     |u96_v2_pop_ropuf_auto_ds_1_bbox              |     1|
|6     |u96_v2_pop_ropuf_auto_ds_2_bbox              |     1|
|7     |u96_v2_pop_ropuf_auto_ds_3_bbox              |     1|
|8     |u96_v2_pop_ropuf_auto_ds_4_bbox              |     1|
|9     |u96_v2_pop_ropuf_auto_ds_5_bbox              |     1|
|10    |u96_v2_pop_ropuf_auto_ds_6_bbox              |     1|
|11    |u96_v2_pop_ropuf_auto_ds_7_bbox              |     1|
|12    |u96_v2_pop_ropuf_auto_pc_0_bbox              |     1|
|13    |u96_v2_pop_ropuf_auto_pc_1_bbox              |     1|
|14    |u96_v2_pop_ropuf_auto_pc_2_bbox              |     1|
|15    |u96_v2_pop_ropuf_auto_pc_3_bbox              |     1|
|16    |u96_v2_pop_ropuf_auto_pc_4_bbox              |     1|
|17    |u96_v2_pop_ropuf_auto_pc_5_bbox              |     1|
|18    |u96_v2_pop_ropuf_auto_pc_6_bbox              |     1|
|19    |u96_v2_pop_ropuf_auto_pc_7_bbox              |     1|
|20    |u96_v2_pop_ropuf_axi_bram_ctrl_0_0_bbox      |     1|
|21    |u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0_bbox |     1|
|22    |u96_v2_pop_ropuf_axi_gpio_0_0_bbox           |     1|
|23    |u96_v2_pop_ropuf_axi_gpio_1_0_bbox           |     1|
|24    |u96_v2_pop_ropuf_axi_gpio_2_0_bbox           |     1|
|25    |u96_v2_pop_ropuf_axi_uart16550_0_0_bbox      |     1|
|26    |u96_v2_pop_ropuf_axi_uart16550_1_0_bbox      |     1|
|27    |u96_v2_pop_ropuf_clk_wiz_0_0_bbox            |     1|
|28    |u96_v2_pop_ropuf_proc_sys_reset_0_0_bbox     |     1|
|29    |u96_v2_pop_ropuf_proc_sys_reset_1_0_bbox     |     1|
|30    |u96_v2_pop_ropuf_proc_sys_reset_2_0_bbox     |     1|
|31    |u96_v2_pop_ropuf_proc_sys_reset_3_0_bbox     |     1|
|32    |u96_v2_pop_ropuf_proc_sys_reset_4_0_bbox     |     1|
|33    |u96_v2_pop_ropuf_proc_sys_reset_5_0_bbox     |     1|
|34    |u96_v2_pop_ropuf_proc_sys_reset_6_0_bbox     |     1|
|35    |u96_v2_pop_ropuf_rst_ps8_0_100M_0_bbox       |     1|
|36    |u96_v2_pop_ropuf_xbar_0_bbox                 |     1|
|37    |u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_bbox    |     1|
|38    |IBUF                                         |     5|
|39    |OBUF                                         |    40|
+------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.012 ; gain = 657.879 ; free physical = 123 ; free virtual = 15295
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 3261.012 ; gain = 600.082 ; free physical = 147 ; free virtual = 15322
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3261.020 ; gain = 657.879 ; free physical = 139 ; free virtual = 15321
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 175 ; free virtual = 15340
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.824 ; gain = 0.000 ; free physical = 125 ; free virtual = 15324
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 3290.824 ; gain = 1051.094 ; free physical = 258 ; free virtual = 15461
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/synth_1/u96_v2_pop_ropuf_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file u96_v2_pop_ropuf_wrapper_utilization_synth.rpt -pb u96_v2_pop_ropuf_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 15:53:32 2024...
