Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 04 18:13:06 2025
| Host         : Chiaro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |            9 |
| Yes          | No                    | No                     |              59 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             179 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|          Clock Signal         |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  game/VGA_Disp/clk_25M        | game/VGA_Disp/oHSync_1                  | game/VGA_Disp/oHSync_i_1_n_0            |                1 |              1 |
|  game/VGA_Disp/clk_50M        |                                         |                                         |                1 |              1 |
|  game/VGA_Disp/pe             |                                         |                                         |                1 |              1 |
|  IntClkDiv                    | vs1003b_top_u0/IntCurMusic              |                                         |                1 |              1 |
|  IntClkDiv                    | vs1003b_top_u0/PortSI_i_1_n_0           | vs1003b_top_u0/IntCurMusic              |                1 |              1 |
|  IntClkDiv                    | vs1003b_top_u0/PortXCS_i_1_n_0          | vs1003b_top_u0/IntCurMusic              |                1 |              1 |
|  IntClkDiv                    | vs1003b_top_u0/PortXDCS_i_1_n_0         | vs1003b_top_u0/IntCurMusic              |                1 |              1 |
|  IntClkDiv                    | vs1003b_top_u0/PortXRESET_i_1_n_0       | vs1003b_top_u0/IntCurMusic              |                1 |              1 |
|  iPause_IBUF_BUFG             |                                         |                                         |                1 |              1 |
|  display/count_reg[3]_i_2_n_0 |                                         | display/count0_inferred__1_n_0          |                1 |              4 |
|  IntClkDiv                    |                                         |                                         |                1 |              4 |
|  iClk_IBUF_BUFG               | bluetooth/bit_cnt[3]_i_1_n_0            |                                         |                2 |              4 |
|  game/VGA_Disp/clk_25M        | game/VGA_Disp/oRed[2]_i_1_n_0           |                                         |                5 |              8 |
|  iClk_IBUF_BUFG               | bluetooth/data_out[7]_i_1_n_0           |                                         |                3 |              8 |
|  iClk_IBUF_BUFG               | bluetooth/rx_data[7]_i_1_n_0            |                                         |                2 |              8 |
|  game/VGA_Disp/clk_25M        | game/VGA_Disp/Vcnt[9]_i_1_n_0           |                                         |                5 |             10 |
|  game/VGA_Disp/clk_25M        |                                         |                                         |                6 |             11 |
|  IntClkDiv                    | vs1003b_top_u0/IntCmdSci[25]_i_1_n_0    | vs1003b_top_u0/IntCmdSci[31]_i_1_n_0    |                4 |             12 |
|  IntClkDiv                    | vs1003b_top_u0/IntMusicRomAddr          | vs1003b_top_u0/IntCurMusic              |                4 |             13 |
|  oVSync_OBUF_BUFG             | game/VGA_Disp/pau_i_1_n_0               | game/VGA_Disp/lose                      |                5 |             17 |
|  IntClkDiv                    | vs1003b_top_u0/IntCmdSci[25]_i_1_n_0    |                                         |                7 |             20 |
|  oVSync_OBUF_BUFG             | game/VGA_Disp/right_pos[9]_i_1_n_0      | game/VGA_Disp/lose                      |                6 |             20 |
| ~oVSync_OBUF_BUFG             |                                         |                                         |               16 |             23 |
|  iClk_IBUF_BUFG               |                                         |                                         |               13 |             26 |
|  IntClkDiv                    | vs1003b_top_u0/IntCmdCnt[31]_i_2_n_0    | vs1003b_top_u0/IntCmdCnt[31]_i_1_n_0    |                9 |             32 |
|  IntClkDiv                    | vs1003b_top_u0/IntDelayCnt              | vs1003b_top_u0/IntCurMusic              |                9 |             32 |
|  iClk_IBUF_BUFG               |                                         | vs1003b_top_u0/div/clear                |                8 |             32 |
|  IntClkDiv                    | vs1003b_top_u0/IntDataTxCnt[31]_i_2_n_0 | vs1003b_top_u0/IntDataTxCnt[31]_i_1_n_0 |               17 |             48 |
+-------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


