# Design-Verification

This directory contains all my finished and ongoing Design Verification Projects

Languages used for Design Verification
  - SystemVerilog (SV)
  - Universal Verification Methodology (UVM)

Tools used for Design Verification
  - Synopsys VCS + Verdi Waveform Viewer
  - Intel Questa (previously Intel ModelSim)
