// Seed: 2552996371
module module_0 (
    output tri0 id_0
    , id_13,
    output wor id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wire id_8,
    output wor id_9,
    output supply0 id_10,
    input supply0 id_11
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_10 = 32'd99,
    parameter id_5  = 32'd72
) (
    input  tri0  id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  tri   id_3,
    output tri0  id_4
    , id_12,
    output wand  _id_5,
    output tri1  id_6,
    input  tri0  id_7,
    output wor   id_8,
    input  uwire id_9,
    output wand  _id_10
);
  final $unsigned(79);
  ;
  assign id_6 = id_12;
  initial begin : LABEL_0
    id_12 <= -1;
    id_12 <= -1;
  end
  module_0 modCall_1 (
      id_1,
      id_6,
      id_3,
      id_1,
      id_4,
      id_0,
      id_7,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2
  );
  logic [id_5  ==  (  -1  ) : id_10] id_13 = -1'd0;
  wire id_14;
  tri0 id_15;
  assign id_15 = 1;
endmodule
