
---------- Begin Simulation Statistics ----------
final_tick                               2481293096000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194153                       # Simulator instruction rate (inst/s)
host_mem_usage                                4542648                       # Number of bytes of host memory used
host_op_rate                                   353731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6695.75                       # Real time elapsed on the host
host_tick_rate                              138252477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2368493426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.925705                       # Number of seconds simulated
sim_ticks                                925704655500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15186187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30372133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17468500                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    233111545                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     64751774                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124482457                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59730683                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     249860171                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       9999338                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8187789                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       507139065                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      317125762                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17468507                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048692                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21094484                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    758608179                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832217                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1729411861                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.253747                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.124696                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1600012759     92.52%     92.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44650176      2.58%     95.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12757130      0.74%     95.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27428129      1.59%     97.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7263537      0.42%     97.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9672960      0.56%     98.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5520228      0.32%     98.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1012458      0.06%     98.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21094484      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1729411861                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388438                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417765                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818557      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029507     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658152     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312826      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832217                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970978                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.405637                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.405637                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1558655300                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1436639786                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79200925                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       150969387                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17517443                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45066250                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         176582928                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20772429                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35374851                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              317216                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         249860171                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       103109677                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1719609126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2883583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            983452971                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35034886                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.134957                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    114282592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     74751112                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.531192                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1851409311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.943498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.426343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1577459956     85.20%     85.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11394893      0.62%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18020187      0.97%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13338801      0.72%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19932380      1.08%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24636140      1.33%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6891865      0.37%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22792544      1.23%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      156942545      8.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1851409311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24452293                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      115510892                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.545276                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          287306455                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35374851                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     974472367                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    225602828                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1543392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59769542                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1196215984                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    251931604                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35254601                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1009528630                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8561613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    112332606                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17517443                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    127003616                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11020688                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4068632                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43252                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        59846                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    133944674                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     42456715                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        59846                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21518256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2934037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       982310779                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           898417190                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663569                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       651830837                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.485261                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            905917004                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1301014737                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     742205299                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.135032                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.135032                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6974103      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    740719066     70.90%     71.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22782      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    258386128     24.73%     96.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38681158      3.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1044783237                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28458549                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027239                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11717867     41.18%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     41.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     15983162     56.16%     97.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       757520      2.66%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1066267683                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3987295662                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    898417190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1953651506                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1196215984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1044783237                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    757383750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     17861334                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1039606652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1851409311                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.564318                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.479264                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1521285354     82.17%     82.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     95021403      5.13%     87.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     58336492      3.15%     90.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47041990      2.54%     92.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42517107      2.30%     95.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     33951871      1.83%     97.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30164681      1.63%     98.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13576293      0.73%     99.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9514120      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1851409311                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.564318                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         103109730                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  55                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21629790                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22057867                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    225602828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59769542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     568682845                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1851409311                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1340090252                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    103861801                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99643074                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    133877186                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      9969613                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3460408884                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1341147492                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1579679142                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       166391640                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12027412                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17517443                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    227766897                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1048354327                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1858618860                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       238712536                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2905757773                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2518064265                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31216044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57176493                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11668                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26356974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       542974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48927909                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         542974                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           14964254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3912794                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11273389                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            221692                       # Transaction distribution
system.membus.trans_dist::ReadExResp           221692                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14964254                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     45558079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     45558079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45558079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1222319360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1222319360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1222319360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15185950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15185950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15185950                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50106354000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        82777113000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2481293096000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2481293096000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24982445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10326570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20269856                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5255595                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5255594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           978004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          978004                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24982445                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88392530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88392536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060412352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060412608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4635979                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261956736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35852023                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000325                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35840355     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11668      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35852023                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34821744500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41568467500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      3389514                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3389514                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      3389514                       # number of overall hits
system.l2.overall_hits::total                 3389514                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22570933                       # number of demand (read+write) misses
system.l2.demand_misses::total               22570935                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22570933                       # number of overall misses
system.l2.overall_misses::total              22570935                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       189500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1963412083500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1963412273000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       189500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1963412083500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1963412273000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25960447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25960449                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25960447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25960449                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869435                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869435                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        94750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86988.521188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86988.521876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        94750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86988.521188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86988.521876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093006                       # number of writebacks
system.l2.writebacks::total                   4093006                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22570933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22570935                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22570933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22570935                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1737702753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1737702923000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1737702753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1737702923000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76988.521188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76988.521876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76988.521188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76988.521876                       # average overall mshr miss latency
system.l2.replacements                        4093008                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233496                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233496                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18478055                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18478055                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469683                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469683                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785912                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5255595                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5255595                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785912                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785912                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62514417000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62514417000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720358                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720358                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16512.379844                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16512.379844                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670726                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307278                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  24771503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24771503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       978004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            978004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80615.934105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80615.934105                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307278                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307278                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21698723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21698723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70615.934105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70615.934105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2718788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2718788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22263655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22263657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       189500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 1938640580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1938640770000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24982443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24982445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        94750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87076.474213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87076.474903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22263655                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22263657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1716004030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1716004200000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77076.474213                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77076.474903                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.409801                       # Cycle average of tags in use
system.l2.tags.total_refs                    12347100                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237513                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979491                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.409801                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990090                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463645442                       # Number of tag accesses
system.l2.tags.data_accesses                463645442                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      7384989                       # number of demand (read+write) hits
system.l3.demand_hits::total                  7384989                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      7384989                       # number of overall hits
system.l3.overall_hits::total                 7384989                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     15185944                       # number of demand (read+write) misses
system.l3.demand_misses::total               15185946                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     15185944                       # number of overall misses
system.l3.overall_misses::total              15185946                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       157500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1509309083000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1509309240500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       157500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1509309083000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1509309240500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22570933                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22570935                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22570933                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22570935                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.672810                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.672810                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.672810                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.672810                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        78750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 99388.558459                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99388.555741                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        78750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 99388.558459                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99388.555741                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3912794                       # number of writebacks
system.l3.writebacks::total                   3912794                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     15185944                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          15185946                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     15185944                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         15185946                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1327077755000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1327077888500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1327077755000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1327077888500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.672810                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.672810                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.672810                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.672810                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87388.558459                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 87388.555741                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87388.558459                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 87388.555741                       # average overall mshr miss latency
system.l3.replacements                       15727135                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093006                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093006                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093006                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093006                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1954                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1954                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3785907                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3785907                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            4                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785911                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785911                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000001                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000001                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            4                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000001                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18750                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        85586                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 85586                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       221692                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              221692                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  18782893000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18782893000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307278                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307278                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.721470                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.721470                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84725.172762                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84725.172762                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       221692                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         221692                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16122589000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  16122589000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.721470                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.721470                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72725.172762                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72725.172762                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      7299403                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            7299403                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     14964252                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         14964254                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       157500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1490526190000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1490526347500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22263655                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22263657                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.672138                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.672138                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        78750                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 99605.793193                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 99605.790406                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     14964252                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     14964254                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1310955166000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1310955299500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.672138                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.672138                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 87605.793193                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 87605.790406                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    49125534                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  15759903                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.117122                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     562.945250                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         0.756386                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    65.049278                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.002117                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32139.246969                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.017180                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001985                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.980812                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1479                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13864                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        17157                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 798573679                       # Number of tag accesses
system.l3.tags.data_accesses                798573679                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22263657                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      8005800                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        30292398                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785911                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785911                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307278                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307278                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22263657                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75284755                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706492224                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        15727135                       # Total snoops (count)
system.tol3bus.snoopTraffic                 250418816                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         42083981                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.012902                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.112853                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               41541007     98.71%     98.71% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 542974      1.29%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           42083981                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28556960500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35749358000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    971900416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          971900544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    250418816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       250418816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     15185944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15185946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3912794                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3912794                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1049903347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1049903485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      270516967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            270516967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      270516967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1049903347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1320420452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3912794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  15183397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000331124250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       242804                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       242804                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31985359                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3677974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15185946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3912794                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15185946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3912794                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            951836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            947355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            944509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            957256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            958547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            962431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            948956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            947164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            947175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            960971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           948769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           948868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           941577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           939790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           943434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           934761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            248848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            243668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            248480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            250829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            242108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            241869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            242045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            241194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            240955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           243729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           243684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           246686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           243651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           247458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           241908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 412955618750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75916995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            697644350000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27197.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45947.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5701775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  378731                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15185946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3912794                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6773977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5517075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2484005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  408342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 178995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 233494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 243185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 245548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 247034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 246825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 246600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 247726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 248089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 249003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 258831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 253873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 248832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 243251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13015653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.898769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.247272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   114.656968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10623851     81.62%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1961245     15.07%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       140402      1.08%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50532      0.39%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42024      0.32%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34601      0.27%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29941      0.23%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25134      0.19%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       107923      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13015653                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       242804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.533504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.337364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          15872      6.54%      6.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        168546     69.42%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         31713     13.06%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         9814      4.04%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4612      1.90%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3338      1.37%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2632      1.08%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1994      0.82%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1437      0.59%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1012      0.42%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          715      0.29%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          434      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          281      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          172      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           97      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           62      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           29      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        242804                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       242804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.114945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.501802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           229296     94.44%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2356      0.97%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8403      3.46%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2309      0.95%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              387      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        242804                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              971737536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  163008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               250417472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               971900544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            250418816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1049.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       270.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1049.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    270.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  925725379000                       # Total gap between requests
system.mem_ctrls.avgGap                      48470.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    971737408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    250417472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 138.273043394022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1049727256.124834299088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 270515515.409979462624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     15185944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3912794                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 697644298750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22813674936500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45940.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5830533.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    31.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46492559820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24711358815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         54016563300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10198481040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73073934960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     390121587660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26947145280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       625561630875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.768051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65966221750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30911140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 828827293750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          46439295420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          24683044320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54392905560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10226194020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73073934960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     391246560750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25999799520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       626061734550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        676.308292                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63525539500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30911140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 831267976000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    103109673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1463769873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625094                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    103109673                       # number of overall hits
system.cpu.icache.overall_hits::total      1463769873                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total          1089                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       298000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       298000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       298000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       298000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    103109677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1463770962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    103109677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1463770962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        74500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   273.645546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        74500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   273.645546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          578                       # number of writebacks
system.cpu.icache.writebacks::total               578                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       192500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       192500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        96250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        96250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        96250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        96250                       # average overall mshr miss latency
system.cpu.icache.replacements                    578                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    103109673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1463769873                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1089                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    103109677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1463770962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        74500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   273.645546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       192500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       192500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        96250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        96250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.566634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1463770960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1087                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1346615.418583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.820489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.746145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001457                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5855084935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5855084935                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317873775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    108763468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        442231269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317873775                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594026                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    108763468                       # number of overall hits
system.cpu.dcache.overall_hits::total       442231269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65295422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     70885414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142318962                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65295422                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138126                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     70885414                       # number of overall misses
system.cpu.dcache.overall_misses::total     142318962                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 407697854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 4964228648886                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5371926502886                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 407697854000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 4964228648886                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5371926502886                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    179648882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    584550231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    179648882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    584550231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.394578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.394578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66420.574293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70031.736697                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37745.683550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66420.574293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70031.736697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37745.683550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    447332020                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1253568                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11823203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           10834                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.835096                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.706849                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19925797                       # number of writebacks
system.cpu.dcache.writebacks::total          19925797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39671102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39671102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39671102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39671102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31214312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37352438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31214312                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37352438                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 401559728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2156821423386                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2558381151386                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 401559728000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2156821423386                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2558381151386                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.173752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063899                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.173752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65420.574293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69097.195651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68493.016477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65420.574293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69097.195651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68493.016477                       # average overall mshr miss latency
system.cpu.dcache.replacements               85904291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97684241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       343068347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64651815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122392979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 376775801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4808031460500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5184807261500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    162336056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465461326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.398259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76924.858084                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74368.081708                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42361.966380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39666793                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39666793                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24985022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29882994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 371877829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2006890922500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2378768751500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.153909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75924.858084                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80323.760471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79602.758395                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99162922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19925983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30922053000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 156197188386                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 187119241386                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24934.042869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25057.304518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9390.715699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29681899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 149930500886                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 179612399886                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23934.042869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24068.633967                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24046.287767                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997017                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           546811593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85904803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.365320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   220.844314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   100.141141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   191.011562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.431337                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.195588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.373069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2424105727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2424105727                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2481293096000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1411045250500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
