#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 31 16:55:06 2025
# Process ID: 5608
# Current directory: C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.runs/synth_1
# Command line: vivado.exe -log uart_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_controller.tcl
# Log file: C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.runs/synth_1/uart_controller.vds
# Journal file: C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_controller.tcl -notrace
Command: synth_design -top uart_controller -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/debouncer.v:3]
	Parameter DELAY_COUNT bound to: 500000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 19 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter COUNTING bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/debouncer.v:39]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.v:3]
	Parameter BAUD_RATE bound to: 868 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.v:77]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register dataIndex_reg in module uart_tx. [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.v:61]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_rx.v:3]
	Parameter BAUD_RATE_X16 bound to: 54 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (5#1) [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_controller.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.922 ; gain = 4.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.922 ; gain = 4.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.922 ; gain = 4.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1040.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/constrs_1/new/XDC_UART.xdc]
Finished Parsing XDC File [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/constrs_1/new/XDC_UART.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.srcs/constrs_1/new/XDC_UART.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1154.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1154.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1154.062 ; gain = 117.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1154.062 ; gain = 117.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1154.062 ; gain = 117.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rxState_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                    DATA |                             0100 |                               10
                    STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxState_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1154.062 ; gain = 117.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1154.062 ; gain = 117.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1154.062 ; gain = 117.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.453 ; gain = 120.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1157.730 ; gain = 121.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |    27|
|5     |LUT3   |    10|
|6     |LUT4   |    13|
|7     |LUT5   |    21|
|8     |LUT6   |    29|
|9     |FDCE   |    58|
|10    |FDPE   |    14|
|11    |FDRE   |    16|
|12    |IBUF   |    12|
|13    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1163.520 ; gain = 14.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.520 ; gain = 127.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1175.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1177.555 ; gain = 141.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/osher/Verilog_Projects/UART_Protocol/UART_Protocol.runs/synth_1/uart_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_controller_utilization_synth.rpt -pb uart_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 31 16:55:46 2025...
