// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sun Feb 19 11:56:54 2023
// Host        : tsharpe-5950x running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top registerfile_vio -prefix
//               registerfile_vio_ registerfile_vio_stub.v
// Design      : registerfile_vio
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2022.2" *)
module registerfile_vio(clk, probe_in0, probe_in1, probe_in2, probe_in3, 
  probe_in4, probe_in5, probe_in6, probe_in7, probe_in8, probe_in9, probe_in10, probe_in11, 
  probe_in12, probe_in13, probe_in14, probe_in15, probe_in16, probe_in17, probe_in18, probe_in19, 
  probe_in20, probe_in21, probe_in22, probe_in23, probe_in24, probe_in25, probe_in26, probe_in27, 
  probe_in28, probe_in29, probe_in30, probe_in31)
/* synthesis syn_black_box black_box_pad_pin="clk,probe_in0[31:0],probe_in1[31:0],probe_in2[31:0],probe_in3[31:0],probe_in4[31:0],probe_in5[31:0],probe_in6[31:0],probe_in7[31:0],probe_in8[31:0],probe_in9[31:0],probe_in10[31:0],probe_in11[31:0],probe_in12[31:0],probe_in13[31:0],probe_in14[31:0],probe_in15[31:0],probe_in16[31:0],probe_in17[31:0],probe_in18[31:0],probe_in19[31:0],probe_in20[31:0],probe_in21[31:0],probe_in22[31:0],probe_in23[31:0],probe_in24[31:0],probe_in25[31:0],probe_in26[31:0],probe_in27[31:0],probe_in28[31:0],probe_in29[31:0],probe_in30[31:0],probe_in31[31:0]" */;
  input clk;
  input [31:0]probe_in0;
  input [31:0]probe_in1;
  input [31:0]probe_in2;
  input [31:0]probe_in3;
  input [31:0]probe_in4;
  input [31:0]probe_in5;
  input [31:0]probe_in6;
  input [31:0]probe_in7;
  input [31:0]probe_in8;
  input [31:0]probe_in9;
  input [31:0]probe_in10;
  input [31:0]probe_in11;
  input [31:0]probe_in12;
  input [31:0]probe_in13;
  input [31:0]probe_in14;
  input [31:0]probe_in15;
  input [31:0]probe_in16;
  input [31:0]probe_in17;
  input [31:0]probe_in18;
  input [31:0]probe_in19;
  input [31:0]probe_in20;
  input [31:0]probe_in21;
  input [31:0]probe_in22;
  input [31:0]probe_in23;
  input [31:0]probe_in24;
  input [31:0]probe_in25;
  input [31:0]probe_in26;
  input [31:0]probe_in27;
  input [31:0]probe_in28;
  input [31:0]probe_in29;
  input [31:0]probe_in30;
  input [31:0]probe_in31;
endmodule
