-- VHDL for IBM SMS ALD page 14.18.05.1
-- Title: ZONE ADDR 16K-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/26/2020 3:47:16 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_05_1_ZONE_ADDR_16K_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ADDER_CARRY:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS:	 in STD_LOGIC;
		PS_GATE_ADD_CAR_TO_ZONE_ADDER:	 in STD_LOGIC;
		PS_ADDER_NO_CARRY:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_CARRY_FOR_ZONE_ADDER:	 out STD_LOGIC;
		PS_NO_CARRY_FOR_ZONE_ADDER:	 out STD_LOGIC;
		MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY:	 out STD_LOGIC);
end ALD_14_18_05_1_ZONE_ADDR_16K_ACC;

architecture behavioral of ALD_14_18_05_1_ZONE_ADDR_16K_ACC is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_3A_F: STD_LOGIC;
	signal OUT_5B_R: STD_LOGIC;
	signal OUT_3C_F: STD_LOGIC;
	signal OUT_5E_B: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_5F_K: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_3G_B: STD_LOGIC;
	signal OUT_3H_R: STD_LOGIC;
	signal OUT_5I_C: STD_LOGIC;
	signal OUT_4I_F: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_5E: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_ADDER_CARRY );
	OUT_3A_F <= NOT OUT_DOT_5A;
	OUT_5B_R <= NOT PS_GATE_ADD_CAR_TO_ZONE_ADDER;
	OUT_3C_F <= NOT MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS;
	OUT_5E_B <= NOT PS_ADDER_NO_CARRY;
	OUT_3E_D <= NOT OUT_DOT_5E;
	OUT_5F_K <= NOT(PS_GATE_ADD_CAR_TO_ZONE_ADDER );
	OUT_4G_K <= NOT(PS_1401_STORE_AR_OP_CODES AND PS_A_CYCLE );
	OUT_3G_B <= NOT OUT_4G_K;
	OUT_3H_R <= NOT MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS;
	OUT_5I_C <= NOT(PS_I_CYCLE_1 AND PS_I_RING_5_OR_10_TIME AND PS_1401_MODE );
	OUT_4I_F <= NOT OUT_5I_C;
	OUT_DOT_1A <= OUT_3A_F OR OUT_3C_F;
	OUT_DOT_5A <= OUT_5A_C OR OUT_5B_R;
	OUT_DOT_5E <= OUT_5E_B OR OUT_5F_K;
	OUT_DOT_3E <= OUT_3E_D OR OUT_3G_B OR OUT_3H_R OR OUT_4I_F;

	MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY <= OUT_5I_C;
	PS_CARRY_FOR_ZONE_ADDER <= OUT_DOT_1A;
	PS_NO_CARRY_FOR_ZONE_ADDER <= OUT_DOT_3E;


end;
