$date
	Mon Sep 30 19:33:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux2_1 $end
$var wire 32 ! data_out [31:0] $end
$var reg 32 " in_1 [31:0] $end
$var reg 32 # in_2 [31:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 32 % in_1 [31:0] $end
$var wire 32 & in_2 [31:0] $end
$var wire 1 $ sel $end
$var reg 32 ' data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100101101001011010010110100101 '
b1011010010110100101101001011010 &
b10100101101001011010010110100101 %
0$
b1011010010110100101101001011010 #
b10100101101001011010010110100101 "
b10100101101001011010010110100101 !
$end
#10000
b1011010010110100101101001011010 !
b1011010010110100101101001011010 '
1$
#20000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
0$
b0 #
b0 &
b11111111111111111111111111111111 "
b11111111111111111111111111111111 %
#30000
b0 !
b0 '
1$
#40000
b10010001101000101011001111000 !
b10010001101000101011001111000 '
0$
b10000111011001010100001100100001 #
b10000111011001010100001100100001 &
b10010001101000101011001111000 "
b10010001101000101011001111000 %
#50000
b10000111011001010100001100100001 !
b10000111011001010100001100100001 '
1$
#60000
b0 !
b0 '
0$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 &
b0 "
b0 %
#70000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
1$
#80000
