// Seed: 4170514436
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output logic id_2
);
  assign module_1.id_14 = 0;
  bit id_4;
  initial begin : LABEL_0
    id_2 <= id_1;
    id_4 = id_4;
  end
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output logic id_2,
    input wor id_3,
    input wor id_4,
    output wand id_5,
    input wire id_6,
    output wand id_7,
    output wand id_8,
    output uwire id_9,
    input tri id_10,
    output tri0 id_11,
    input uwire id_12,
    inout tri1 id_13,
    input tri id_14,
    input uwire id_15,
    output tri0 id_16
);
  always @(id_4 or posedge id_13) begin : LABEL_0
    #1 if (1) id_2 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_14,
      id_2
  );
endmodule
