-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition"

-- DATE "11/03/2015 16:47:16"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	risc IS
    PORT (
	rg0 : OUT std_logic_vector(15 DOWNTO 0);
	rg1 : OUT std_logic_vector(15 DOWNTO 0);
	rg2 : OUT std_logic_vector(15 DOWNTO 0);
	rg3 : OUT std_logic_vector(15 DOWNTO 0);
	rg4 : OUT std_logic_vector(15 DOWNTO 0);
	rg5 : OUT std_logic_vector(15 DOWNTO 0);
	rg6 : OUT std_logic_vector(15 DOWNTO 0);
	rg7 : OUT std_logic_vector(15 DOWNTO 0);
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_50 : IN std_logic;
	reset : IN std_logic;
	clk : IN std_logic
	);
END risc;

-- Design Ports Information
-- clk_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[1]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[3]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[6]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[8]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[9]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[11]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[12]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[14]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg0[15]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[0]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[2]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[6]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[7]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[8]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[9]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[10]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[11]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[12]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[13]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[14]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg1[15]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[4]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[5]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[8]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[9]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[10]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[11]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[12]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[13]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[14]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg2[15]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[6]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[7]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[8]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[9]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[10]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[11]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[12]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[13]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[14]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg3[15]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[1]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[2]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[3]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[4]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[6]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[7]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[9]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[10]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[11]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[12]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[13]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[14]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg4[15]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[1]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[2]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[5]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[8]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[9]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[10]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[11]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[12]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[14]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg5[15]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[1]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[2]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[3]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[5]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[8]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[9]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[10]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[11]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[12]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[13]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[14]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg6[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[8]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[10]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[14]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rg7[15]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF risc IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rg0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rg1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rg2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rg3 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rg4 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rg5 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rg6 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rg7 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|regA|out[6]~6_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~80_combout\ : std_logic;
SIGNAL \dp|regA|out[7]~7_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~86_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~89_combout\ : std_logic;
SIGNAL \dp|regA|out[12]~12_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~102\ : std_logic;
SIGNAL \dp|regA|out[14]~14_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~105\ : std_logic;
SIGNAL \dp|alu1|Add0~104_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~107_combout\ : std_logic;
SIGNAL \mem|mem~608_q\ : std_logic;
SIGNAL \con|WideOr14~1_combout\ : std_logic;
SIGNAL \con|state.br_yes~q\ : std_logic;
SIGNAL \con|WideOr19~0_combout\ : std_logic;
SIGNAL \dp|encoder|dout[0]~3_combout\ : std_logic;
SIGNAL \dp|encoder|dout[0]~6_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux14~3_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~53_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[1]~2_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[1]~3_combout\ : std_logic;
SIGNAL \con|WideOr16~0_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux15~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[0]~6_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[0]~7_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[0]~1_combout\ : std_logic;
SIGNAL \mem|mem~576_q\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[2]~2_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~67_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux13~1_combout\ : std_logic;
SIGNAL \mem|mem~672_q\ : std_logic;
SIGNAL \mem|mem~640_q\ : std_logic;
SIGNAL \mem|mem~1026_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[3]~14_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[3]~15_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[3]~14_combout\ : std_logic;
SIGNAL \mem|mem~528_q\ : std_logic;
SIGNAL \mem|mem~544_q\ : std_logic;
SIGNAL \mem|mem~512_q\ : std_logic;
SIGNAL \mem|mem~1028_combout\ : std_logic;
SIGNAL \mem|mem~560_q\ : std_logic;
SIGNAL \mem|mem~1029_combout\ : std_logic;
SIGNAL \mem|mem~736_q\ : std_logic;
SIGNAL \mem|mem~720_q\ : std_logic;
SIGNAL \mem|mem~704_q\ : std_logic;
SIGNAL \mem|mem~1031_combout\ : std_logic;
SIGNAL \mem|mem~752_q\ : std_logic;
SIGNAL \mem|mem~1032_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux10~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~71_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[4]~20_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[4]~22_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[4]~23_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[4]~5_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~76_combout\ : std_logic;
SIGNAL \mem|mem~176_q\ : std_logic;
SIGNAL \mem|mem~64_q\ : std_logic;
SIGNAL \mem|mem~112_q\ : std_logic;
SIGNAL \mem|mem~208_q\ : std_logic;
SIGNAL \mem|mem~224_q\ : std_logic;
SIGNAL \mem|mem~192_q\ : std_logic;
SIGNAL \mem|mem~1041_combout\ : std_logic;
SIGNAL \mem|mem~240_q\ : std_logic;
SIGNAL \mem|mem~1042_combout\ : std_logic;
SIGNAL \mem|mem~416_q\ : std_logic;
SIGNAL \mem|mem~288_q\ : std_logic;
SIGNAL \mem|mem~1046_combout\ : std_logic;
SIGNAL \mem|mem~480_q\ : std_logic;
SIGNAL \mem|mem~352_q\ : std_logic;
SIGNAL \mem|mem~1047_combout\ : std_logic;
SIGNAL \mem|mem~368_q\ : std_logic;
SIGNAL \mem|mem~304_q\ : std_logic;
SIGNAL \mem|mem~1048_combout\ : std_logic;
SIGNAL \mem|mem~272_q\ : std_logic;
SIGNAL \mem|mem~336_q\ : std_logic;
SIGNAL \mem|mem~848_q\ : std_logic;
SIGNAL \mem|mem~912_q\ : std_logic;
SIGNAL \mem|mem~784_q\ : std_logic;
SIGNAL \mem|mem~1055_combout\ : std_logic;
SIGNAL \mem|mem~976_q\ : std_logic;
SIGNAL \mem|mem~1056_combout\ : std_logic;
SIGNAL \mem|mem~928_q\ : std_logic;
SIGNAL \mem|mem~864_q\ : std_logic;
SIGNAL \mem|mem~800_q\ : std_logic;
SIGNAL \mem|mem~1057_combout\ : std_logic;
SIGNAL \mem|mem~992_q\ : std_logic;
SIGNAL \mem|mem~1058_combout\ : std_logic;
SIGNAL \mem|mem~896_q\ : std_logic;
SIGNAL \mem|mem~832_q\ : std_logic;
SIGNAL \mem|mem~768_q\ : std_logic;
SIGNAL \mem|mem~1059_combout\ : std_logic;
SIGNAL \mem|mem~960_q\ : std_logic;
SIGNAL \mem|mem~1060_combout\ : std_logic;
SIGNAL \mem|mem~1061_combout\ : std_logic;
SIGNAL \mem|mem~880_q\ : std_logic;
SIGNAL \mem|mem~944_q\ : std_logic;
SIGNAL \mem|mem~816_q\ : std_logic;
SIGNAL \mem|mem~1062_combout\ : std_logic;
SIGNAL \mem|mem~1008_q\ : std_logic;
SIGNAL \mem|mem~1063_combout\ : std_logic;
SIGNAL \mem|mem~1064_combout\ : std_logic;
SIGNAL \con|WideOr12~combout\ : std_logic;
SIGNAL \dp|mux_after_ir|Mux0~0_combout\ : std_logic;
SIGNAL \con|Selector4~1_combout\ : std_logic;
SIGNAL \mem|mem~353_q\ : std_logic;
SIGNAL \mem|mem~417_q\ : std_logic;
SIGNAL \mem|mem~289_q\ : std_logic;
SIGNAL \mem|mem~1066_combout\ : std_logic;
SIGNAL \mem|mem~481_q\ : std_logic;
SIGNAL \mem|mem~1067_combout\ : std_logic;
SIGNAL \mem|mem~401_q\ : std_logic;
SIGNAL \mem|mem~273_q\ : std_logic;
SIGNAL \mem|mem~465_q\ : std_logic;
SIGNAL \mem|mem~337_q\ : std_logic;
SIGNAL \mem|mem~1068_combout\ : std_logic;
SIGNAL \mem|mem~1069_combout\ : std_logic;
SIGNAL \mem|mem~449_q\ : std_logic;
SIGNAL \mem|mem~497_q\ : std_logic;
SIGNAL \mem|mem~609_q\ : std_logic;
SIGNAL \mem|mem~593_q\ : std_logic;
SIGNAL \mem|mem~577_q\ : std_logic;
SIGNAL \mem|mem~1076_combout\ : std_logic;
SIGNAL \mem|mem~625_q\ : std_logic;
SIGNAL \mem|mem~1077_combout\ : std_logic;
SIGNAL \mem|mem~657_q\ : std_logic;
SIGNAL \mem|mem~673_q\ : std_logic;
SIGNAL \mem|mem~641_q\ : std_logic;
SIGNAL \mem|mem~1078_combout\ : std_logic;
SIGNAL \mem|mem~689_q\ : std_logic;
SIGNAL \mem|mem~1079_combout\ : std_logic;
SIGNAL \mem|mem~529_q\ : std_logic;
SIGNAL \mem|mem~545_q\ : std_logic;
SIGNAL \mem|mem~513_q\ : std_logic;
SIGNAL \mem|mem~1080_combout\ : std_logic;
SIGNAL \mem|mem~561_q\ : std_logic;
SIGNAL \mem|mem~1081_combout\ : std_logic;
SIGNAL \mem|mem~1082_combout\ : std_logic;
SIGNAL \mem|mem~737_q\ : std_logic;
SIGNAL \mem|mem~721_q\ : std_logic;
SIGNAL \mem|mem~705_q\ : std_logic;
SIGNAL \mem|mem~1083_combout\ : std_logic;
SIGNAL \mem|mem~753_q\ : std_logic;
SIGNAL \mem|mem~1084_combout\ : std_logic;
SIGNAL \mem|mem~1085_combout\ : std_logic;
SIGNAL \mem|mem~161_q\ : std_logic;
SIGNAL \mem|mem~145_q\ : std_logic;
SIGNAL \mem|mem~129_q\ : std_logic;
SIGNAL \mem|mem~1086_combout\ : std_logic;
SIGNAL \mem|mem~177_q\ : std_logic;
SIGNAL \mem|mem~1087_combout\ : std_logic;
SIGNAL \mem|mem~81_q\ : std_logic;
SIGNAL \mem|mem~97_q\ : std_logic;
SIGNAL \mem|mem~65_q\ : std_logic;
SIGNAL \mem|mem~1088_combout\ : std_logic;
SIGNAL \mem|mem~113_q\ : std_logic;
SIGNAL \mem|mem~1089_combout\ : std_logic;
SIGNAL \mem|mem~33_q\ : std_logic;
SIGNAL \mem|mem~17_q\ : std_logic;
SIGNAL \mem|mem~1_q\ : std_logic;
SIGNAL \mem|mem~1090_combout\ : std_logic;
SIGNAL \mem|mem~49_q\ : std_logic;
SIGNAL \mem|mem~1091_combout\ : std_logic;
SIGNAL \mem|mem~1092_combout\ : std_logic;
SIGNAL \mem|mem~209_q\ : std_logic;
SIGNAL \mem|mem~225_q\ : std_logic;
SIGNAL \mem|mem~193_q\ : std_logic;
SIGNAL \mem|mem~1093_combout\ : std_logic;
SIGNAL \mem|mem~241_q\ : std_logic;
SIGNAL \mem|mem~1094_combout\ : std_logic;
SIGNAL \mem|mem~1095_combout\ : std_logic;
SIGNAL \mem|mem~1096_combout\ : std_logic;
SIGNAL \mem|mem~977_q\ : std_logic;
SIGNAL \mem|mem~993_q\ : std_logic;
SIGNAL \mem|mem~865_q\ : std_logic;
SIGNAL \mem|mem~1099_combout\ : std_logic;
SIGNAL \mem|mem~961_q\ : std_logic;
SIGNAL \mem|mem~833_q\ : std_logic;
SIGNAL \mem|mem~1101_combout\ : std_logic;
SIGNAL \mem|mem~881_q\ : std_logic;
SIGNAL \mem|mem~945_q\ : std_logic;
SIGNAL \mem|mem~817_q\ : std_logic;
SIGNAL \mem|mem~1104_combout\ : std_logic;
SIGNAL \mem|mem~1009_q\ : std_logic;
SIGNAL \mem|mem~1105_combout\ : std_logic;
SIGNAL \mem|mem~610_q\ : std_logic;
SIGNAL \mem|mem~594_q\ : std_logic;
SIGNAL \mem|mem~578_q\ : std_logic;
SIGNAL \mem|mem~1108_combout\ : std_logic;
SIGNAL \mem|mem~626_q\ : std_logic;
SIGNAL \mem|mem~1109_combout\ : std_logic;
SIGNAL \mem|mem~658_q\ : std_logic;
SIGNAL \mem|mem~674_q\ : std_logic;
SIGNAL \mem|mem~642_q\ : std_logic;
SIGNAL \mem|mem~1110_combout\ : std_logic;
SIGNAL \mem|mem~690_q\ : std_logic;
SIGNAL \mem|mem~1111_combout\ : std_logic;
SIGNAL \mem|mem~530_q\ : std_logic;
SIGNAL \mem|mem~546_q\ : std_logic;
SIGNAL \mem|mem~514_q\ : std_logic;
SIGNAL \mem|mem~1112_combout\ : std_logic;
SIGNAL \mem|mem~562_q\ : std_logic;
SIGNAL \mem|mem~1113_combout\ : std_logic;
SIGNAL \mem|mem~1114_combout\ : std_logic;
SIGNAL \mem|mem~738_q\ : std_logic;
SIGNAL \mem|mem~722_q\ : std_logic;
SIGNAL \mem|mem~706_q\ : std_logic;
SIGNAL \mem|mem~1115_combout\ : std_logic;
SIGNAL \mem|mem~754_q\ : std_logic;
SIGNAL \mem|mem~1116_combout\ : std_logic;
SIGNAL \mem|mem~1117_combout\ : std_logic;
SIGNAL \mem|mem~354_q\ : std_logic;
SIGNAL \mem|mem~418_q\ : std_logic;
SIGNAL \mem|mem~290_q\ : std_logic;
SIGNAL \mem|mem~1118_combout\ : std_logic;
SIGNAL \mem|mem~482_q\ : std_logic;
SIGNAL \mem|mem~1119_combout\ : std_logic;
SIGNAL \mem|mem~402_q\ : std_logic;
SIGNAL \mem|mem~338_q\ : std_logic;
SIGNAL \mem|mem~274_q\ : std_logic;
SIGNAL \mem|mem~1120_combout\ : std_logic;
SIGNAL \mem|mem~466_q\ : std_logic;
SIGNAL \mem|mem~1121_combout\ : std_logic;
SIGNAL \mem|mem~322_q\ : std_logic;
SIGNAL \mem|mem~386_q\ : std_logic;
SIGNAL \mem|mem~258_q\ : std_logic;
SIGNAL \mem|mem~1122_combout\ : std_logic;
SIGNAL \mem|mem~450_q\ : std_logic;
SIGNAL \mem|mem~1123_combout\ : std_logic;
SIGNAL \mem|mem~1124_combout\ : std_logic;
SIGNAL \mem|mem~434_q\ : std_logic;
SIGNAL \mem|mem~370_q\ : std_logic;
SIGNAL \mem|mem~306_q\ : std_logic;
SIGNAL \mem|mem~1125_combout\ : std_logic;
SIGNAL \mem|mem~498_q\ : std_logic;
SIGNAL \mem|mem~1126_combout\ : std_logic;
SIGNAL \mem|mem~1127_combout\ : std_logic;
SIGNAL \mem|mem~162_q\ : std_logic;
SIGNAL \mem|mem~146_q\ : std_logic;
SIGNAL \mem|mem~130_q\ : std_logic;
SIGNAL \mem|mem~1128_combout\ : std_logic;
SIGNAL \mem|mem~178_q\ : std_logic;
SIGNAL \mem|mem~1129_combout\ : std_logic;
SIGNAL \mem|mem~82_q\ : std_logic;
SIGNAL \mem|mem~98_q\ : std_logic;
SIGNAL \mem|mem~66_q\ : std_logic;
SIGNAL \mem|mem~1130_combout\ : std_logic;
SIGNAL \mem|mem~114_q\ : std_logic;
SIGNAL \mem|mem~1131_combout\ : std_logic;
SIGNAL \mem|mem~34_q\ : std_logic;
SIGNAL \mem|mem~2_q\ : std_logic;
SIGNAL \mem|mem~226_q\ : std_logic;
SIGNAL \mem|mem~194_q\ : std_logic;
SIGNAL \mem|mem~1135_combout\ : std_logic;
SIGNAL \mem|mem~802_q\ : std_logic;
SIGNAL \mem|mem~994_q\ : std_logic;
SIGNAL \mem|mem~834_q\ : std_logic;
SIGNAL \mem|mem~770_q\ : std_logic;
SIGNAL \mem|mem~1143_combout\ : std_logic;
SIGNAL \mem|mem~882_q\ : std_logic;
SIGNAL \mem|mem~946_q\ : std_logic;
SIGNAL \mem|mem~818_q\ : std_logic;
SIGNAL \mem|mem~1146_combout\ : std_logic;
SIGNAL \mem|mem~1010_q\ : std_logic;
SIGNAL \mem|mem~1147_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux13~0_combout\ : std_logic;
SIGNAL \mem|mem~355_q\ : std_logic;
SIGNAL \mem|mem~419_q\ : std_logic;
SIGNAL \mem|mem~291_q\ : std_logic;
SIGNAL \mem|mem~1150_combout\ : std_logic;
SIGNAL \mem|mem~483_q\ : std_logic;
SIGNAL \mem|mem~1151_combout\ : std_logic;
SIGNAL \mem|mem~339_q\ : std_logic;
SIGNAL \mem|mem~275_q\ : std_logic;
SIGNAL \mem|mem~1152_combout\ : std_logic;
SIGNAL \mem|mem~323_q\ : std_logic;
SIGNAL \mem|mem~387_q\ : std_logic;
SIGNAL \mem|mem~259_q\ : std_logic;
SIGNAL \mem|mem~1154_combout\ : std_logic;
SIGNAL \mem|mem~451_q\ : std_logic;
SIGNAL \mem|mem~1155_combout\ : std_logic;
SIGNAL \mem|mem~499_q\ : std_logic;
SIGNAL \mem|mem~611_q\ : std_logic;
SIGNAL \mem|mem~595_q\ : std_logic;
SIGNAL \mem|mem~579_q\ : std_logic;
SIGNAL \mem|mem~1160_combout\ : std_logic;
SIGNAL \mem|mem~627_q\ : std_logic;
SIGNAL \mem|mem~1161_combout\ : std_logic;
SIGNAL \mem|mem~659_q\ : std_logic;
SIGNAL \mem|mem~675_q\ : std_logic;
SIGNAL \mem|mem~643_q\ : std_logic;
SIGNAL \mem|mem~1162_combout\ : std_logic;
SIGNAL \mem|mem~691_q\ : std_logic;
SIGNAL \mem|mem~1163_combout\ : std_logic;
SIGNAL \mem|mem~531_q\ : std_logic;
SIGNAL \mem|mem~547_q\ : std_logic;
SIGNAL \mem|mem~515_q\ : std_logic;
SIGNAL \mem|mem~1164_combout\ : std_logic;
SIGNAL \mem|mem~563_q\ : std_logic;
SIGNAL \mem|mem~1165_combout\ : std_logic;
SIGNAL \mem|mem~1166_combout\ : std_logic;
SIGNAL \mem|mem~739_q\ : std_logic;
SIGNAL \mem|mem~723_q\ : std_logic;
SIGNAL \mem|mem~707_q\ : std_logic;
SIGNAL \mem|mem~1167_combout\ : std_logic;
SIGNAL \mem|mem~755_q\ : std_logic;
SIGNAL \mem|mem~1168_combout\ : std_logic;
SIGNAL \mem|mem~1169_combout\ : std_logic;
SIGNAL \mem|mem~163_q\ : std_logic;
SIGNAL \mem|mem~147_q\ : std_logic;
SIGNAL \mem|mem~131_q\ : std_logic;
SIGNAL \mem|mem~1170_combout\ : std_logic;
SIGNAL \mem|mem~179_q\ : std_logic;
SIGNAL \mem|mem~1171_combout\ : std_logic;
SIGNAL \mem|mem~83_q\ : std_logic;
SIGNAL \mem|mem~99_q\ : std_logic;
SIGNAL \mem|mem~67_q\ : std_logic;
SIGNAL \mem|mem~1172_combout\ : std_logic;
SIGNAL \mem|mem~115_q\ : std_logic;
SIGNAL \mem|mem~1173_combout\ : std_logic;
SIGNAL \mem|mem~35_q\ : std_logic;
SIGNAL \mem|mem~19_q\ : std_logic;
SIGNAL \mem|mem~3_q\ : std_logic;
SIGNAL \mem|mem~1174_combout\ : std_logic;
SIGNAL \mem|mem~51_q\ : std_logic;
SIGNAL \mem|mem~1175_combout\ : std_logic;
SIGNAL \mem|mem~1176_combout\ : std_logic;
SIGNAL \mem|mem~211_q\ : std_logic;
SIGNAL \mem|mem~227_q\ : std_logic;
SIGNAL \mem|mem~195_q\ : std_logic;
SIGNAL \mem|mem~1177_combout\ : std_logic;
SIGNAL \mem|mem~243_q\ : std_logic;
SIGNAL \mem|mem~1178_combout\ : std_logic;
SIGNAL \mem|mem~1179_combout\ : std_logic;
SIGNAL \mem|mem~1180_combout\ : std_logic;
SIGNAL \mem|mem~915_q\ : std_logic;
SIGNAL \mem|mem~787_q\ : std_logic;
SIGNAL \mem|mem~1181_combout\ : std_logic;
SIGNAL \mem|mem~803_q\ : std_logic;
SIGNAL \mem|mem~995_q\ : std_logic;
SIGNAL \mem|mem~835_q\ : std_logic;
SIGNAL \mem|mem~771_q\ : std_logic;
SIGNAL \mem|mem~1185_combout\ : std_logic;
SIGNAL \mem|mem~883_q\ : std_logic;
SIGNAL \mem|mem~947_q\ : std_logic;
SIGNAL \mem|mem~819_q\ : std_logic;
SIGNAL \mem|mem~1188_combout\ : std_logic;
SIGNAL \mem|mem~1011_q\ : std_logic;
SIGNAL \mem|mem~1189_combout\ : std_logic;
SIGNAL \mem|mem~612_q\ : std_logic;
SIGNAL \mem|mem~580_q\ : std_logic;
SIGNAL \mem|mem~660_q\ : std_logic;
SIGNAL \mem|mem~676_q\ : std_logic;
SIGNAL \mem|mem~644_q\ : std_logic;
SIGNAL \mem|mem~1194_combout\ : std_logic;
SIGNAL \mem|mem~692_q\ : std_logic;
SIGNAL \mem|mem~1195_combout\ : std_logic;
SIGNAL \mem|mem~548_q\ : std_logic;
SIGNAL \mem|mem~516_q\ : std_logic;
SIGNAL \mem|mem~1196_combout\ : std_logic;
SIGNAL \mem|mem~724_q\ : std_logic;
SIGNAL \mem|mem~708_q\ : std_logic;
SIGNAL \mem|mem~1199_combout\ : std_logic;
SIGNAL \mem|mem~292_q\ : std_logic;
SIGNAL \mem|mem~484_q\ : std_logic;
SIGNAL \mem|mem~452_q\ : std_logic;
SIGNAL \mem|mem~436_q\ : std_logic;
SIGNAL \mem|mem~372_q\ : std_logic;
SIGNAL \mem|mem~308_q\ : std_logic;
SIGNAL \mem|mem~1209_combout\ : std_logic;
SIGNAL \mem|mem~500_q\ : std_logic;
SIGNAL \mem|mem~1210_combout\ : std_logic;
SIGNAL \mem|mem~164_q\ : std_logic;
SIGNAL \mem|mem~148_q\ : std_logic;
SIGNAL \mem|mem~132_q\ : std_logic;
SIGNAL \mem|mem~1212_combout\ : std_logic;
SIGNAL \mem|mem~180_q\ : std_logic;
SIGNAL \mem|mem~1213_combout\ : std_logic;
SIGNAL \mem|mem~100_q\ : std_logic;
SIGNAL \mem|mem~36_q\ : std_logic;
SIGNAL \mem|mem~20_q\ : std_logic;
SIGNAL \mem|mem~4_q\ : std_logic;
SIGNAL \mem|mem~1216_combout\ : std_logic;
SIGNAL \mem|mem~52_q\ : std_logic;
SIGNAL \mem|mem~1217_combout\ : std_logic;
SIGNAL \mem|mem~228_q\ : std_logic;
SIGNAL \mem|mem~196_q\ : std_logic;
SIGNAL \mem|mem~1219_combout\ : std_logic;
SIGNAL \mem|mem~980_q\ : std_logic;
SIGNAL \mem|mem~804_q\ : std_logic;
SIGNAL \mem|mem~772_q\ : std_logic;
SIGNAL \mem|mem~964_q\ : std_logic;
SIGNAL \mem|mem~948_q\ : std_logic;
SIGNAL \mem|mem~820_q\ : std_logic;
SIGNAL \mem|mem~1230_combout\ : std_logic;
SIGNAL \mem|mem~357_q\ : std_logic;
SIGNAL \mem|mem~421_q\ : std_logic;
SIGNAL \mem|mem~293_q\ : std_logic;
SIGNAL \mem|mem~1234_combout\ : std_logic;
SIGNAL \mem|mem~485_q\ : std_logic;
SIGNAL \mem|mem~1235_combout\ : std_logic;
SIGNAL \mem|mem~341_q\ : std_logic;
SIGNAL \mem|mem~277_q\ : std_logic;
SIGNAL \mem|mem~1236_combout\ : std_logic;
SIGNAL \mem|mem~325_q\ : std_logic;
SIGNAL \mem|mem~389_q\ : std_logic;
SIGNAL \mem|mem~261_q\ : std_logic;
SIGNAL \mem|mem~1238_combout\ : std_logic;
SIGNAL \mem|mem~453_q\ : std_logic;
SIGNAL \mem|mem~1239_combout\ : std_logic;
SIGNAL \mem|mem~309_q\ : std_logic;
SIGNAL \mem|mem~501_q\ : std_logic;
SIGNAL \mem|mem~613_q\ : std_logic;
SIGNAL \mem|mem~597_q\ : std_logic;
SIGNAL \mem|mem~661_q\ : std_logic;
SIGNAL \mem|mem~677_q\ : std_logic;
SIGNAL \mem|mem~645_q\ : std_logic;
SIGNAL \mem|mem~1246_combout\ : std_logic;
SIGNAL \mem|mem~693_q\ : std_logic;
SIGNAL \mem|mem~1247_combout\ : std_logic;
SIGNAL \mem|mem~533_q\ : std_logic;
SIGNAL \mem|mem~549_q\ : std_logic;
SIGNAL \mem|mem~517_q\ : std_logic;
SIGNAL \mem|mem~1248_combout\ : std_logic;
SIGNAL \mem|mem~565_q\ : std_logic;
SIGNAL \mem|mem~1249_combout\ : std_logic;
SIGNAL \mem|mem~1250_combout\ : std_logic;
SIGNAL \mem|mem~709_q\ : std_logic;
SIGNAL \mem|mem~165_q\ : std_logic;
SIGNAL \mem|mem~149_q\ : std_logic;
SIGNAL \mem|mem~133_q\ : std_logic;
SIGNAL \mem|mem~1254_combout\ : std_logic;
SIGNAL \mem|mem~181_q\ : std_logic;
SIGNAL \mem|mem~1255_combout\ : std_logic;
SIGNAL \mem|mem~101_q\ : std_logic;
SIGNAL \mem|mem~69_q\ : std_logic;
SIGNAL \mem|mem~1256_combout\ : std_logic;
SIGNAL \mem|mem~229_q\ : std_logic;
SIGNAL \mem|mem~197_q\ : std_logic;
SIGNAL \mem|mem~1261_combout\ : std_logic;
SIGNAL \mem|mem~853_q\ : std_logic;
SIGNAL \mem|mem~917_q\ : std_logic;
SIGNAL \mem|mem~789_q\ : std_logic;
SIGNAL \mem|mem~1265_combout\ : std_logic;
SIGNAL \mem|mem~981_q\ : std_logic;
SIGNAL \mem|mem~1266_combout\ : std_logic;
SIGNAL \mem|mem~933_q\ : std_logic;
SIGNAL \mem|mem~805_q\ : std_logic;
SIGNAL \mem|mem~997_q\ : std_logic;
SIGNAL \mem|mem~869_q\ : std_logic;
SIGNAL \mem|mem~1267_combout\ : std_logic;
SIGNAL \mem|mem~1268_combout\ : std_logic;
SIGNAL \mem|mem~965_q\ : std_logic;
SIGNAL \mem|mem~837_q\ : std_logic;
SIGNAL \mem|mem~1269_combout\ : std_logic;
SIGNAL \mem|mem~949_q\ : std_logic;
SIGNAL \mem|mem~821_q\ : std_logic;
SIGNAL \mem|mem~1272_combout\ : std_logic;
SIGNAL \mem|mem~614_q\ : std_logic;
SIGNAL \mem|mem~598_q\ : std_logic;
SIGNAL \mem|mem~582_q\ : std_logic;
SIGNAL \mem|mem~1276_combout\ : std_logic;
SIGNAL \mem|mem~630_q\ : std_logic;
SIGNAL \mem|mem~1277_combout\ : std_logic;
SIGNAL \mem|mem~662_q\ : std_logic;
SIGNAL \mem|mem~678_q\ : std_logic;
SIGNAL \mem|mem~646_q\ : std_logic;
SIGNAL \mem|mem~1278_combout\ : std_logic;
SIGNAL \mem|mem~694_q\ : std_logic;
SIGNAL \mem|mem~1279_combout\ : std_logic;
SIGNAL \mem|mem~534_q\ : std_logic;
SIGNAL \mem|mem~550_q\ : std_logic;
SIGNAL \mem|mem~518_q\ : std_logic;
SIGNAL \mem|mem~1280_combout\ : std_logic;
SIGNAL \mem|mem~566_q\ : std_logic;
SIGNAL \mem|mem~1281_combout\ : std_logic;
SIGNAL \mem|mem~1282_combout\ : std_logic;
SIGNAL \mem|mem~742_q\ : std_logic;
SIGNAL \mem|mem~726_q\ : std_logic;
SIGNAL \mem|mem~710_q\ : std_logic;
SIGNAL \mem|mem~1283_combout\ : std_logic;
SIGNAL \mem|mem~758_q\ : std_logic;
SIGNAL \mem|mem~1284_combout\ : std_logic;
SIGNAL \mem|mem~1285_combout\ : std_logic;
SIGNAL \mem|mem~422_q\ : std_logic;
SIGNAL \mem|mem~294_q\ : std_logic;
SIGNAL \mem|mem~1286_combout\ : std_logic;
SIGNAL \mem|mem~406_q\ : std_logic;
SIGNAL \mem|mem~342_q\ : std_logic;
SIGNAL \mem|mem~278_q\ : std_logic;
SIGNAL \mem|mem~1288_combout\ : std_logic;
SIGNAL \mem|mem~470_q\ : std_logic;
SIGNAL \mem|mem~1289_combout\ : std_logic;
SIGNAL \mem|mem~390_q\ : std_logic;
SIGNAL \mem|mem~262_q\ : std_logic;
SIGNAL \mem|mem~1290_combout\ : std_logic;
SIGNAL \mem|mem~438_q\ : std_logic;
SIGNAL \mem|mem~374_q\ : std_logic;
SIGNAL \mem|mem~310_q\ : std_logic;
SIGNAL \mem|mem~1293_combout\ : std_logic;
SIGNAL \mem|mem~502_q\ : std_logic;
SIGNAL \mem|mem~1294_combout\ : std_logic;
SIGNAL \mem|mem~166_q\ : std_logic;
SIGNAL \mem|mem~150_q\ : std_logic;
SIGNAL \mem|mem~134_q\ : std_logic;
SIGNAL \mem|mem~1296_combout\ : std_logic;
SIGNAL \mem|mem~182_q\ : std_logic;
SIGNAL \mem|mem~1297_combout\ : std_logic;
SIGNAL \mem|mem~86_q\ : std_logic;
SIGNAL \mem|mem~102_q\ : std_logic;
SIGNAL \mem|mem~70_q\ : std_logic;
SIGNAL \mem|mem~1298_combout\ : std_logic;
SIGNAL \mem|mem~118_q\ : std_logic;
SIGNAL \mem|mem~1299_combout\ : std_logic;
SIGNAL \mem|mem~38_q\ : std_logic;
SIGNAL \mem|mem~22_q\ : std_logic;
SIGNAL \mem|mem~6_q\ : std_logic;
SIGNAL \mem|mem~1300_combout\ : std_logic;
SIGNAL \mem|mem~54_q\ : std_logic;
SIGNAL \mem|mem~1301_combout\ : std_logic;
SIGNAL \mem|mem~1302_combout\ : std_logic;
SIGNAL \mem|mem~214_q\ : std_logic;
SIGNAL \mem|mem~230_q\ : std_logic;
SIGNAL \mem|mem~198_q\ : std_logic;
SIGNAL \mem|mem~1303_combout\ : std_logic;
SIGNAL \mem|mem~246_q\ : std_logic;
SIGNAL \mem|mem~1304_combout\ : std_logic;
SIGNAL \mem|mem~1305_combout\ : std_logic;
SIGNAL \mem|mem~934_q\ : std_logic;
SIGNAL \mem|mem~870_q\ : std_logic;
SIGNAL \mem|mem~806_q\ : std_logic;
SIGNAL \mem|mem~1309_combout\ : std_logic;
SIGNAL \mem|mem~998_q\ : std_logic;
SIGNAL \mem|mem~1310_combout\ : std_logic;
SIGNAL \mem|mem~902_q\ : std_logic;
SIGNAL \mem|mem~838_q\ : std_logic;
SIGNAL \mem|mem~774_q\ : std_logic;
SIGNAL \mem|mem~1311_combout\ : std_logic;
SIGNAL \mem|mem~966_q\ : std_logic;
SIGNAL \mem|mem~1312_combout\ : std_logic;
SIGNAL \mem|mem~1313_combout\ : std_logic;
SIGNAL \mem|mem~950_q\ : std_logic;
SIGNAL \mem|mem~822_q\ : std_logic;
SIGNAL \mem|mem~1314_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[6]~24_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[6]~25_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[6]~26_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[6]~27_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[6]~6_combout\ : std_logic;
SIGNAL \mem|mem~359_q\ : std_logic;
SIGNAL \mem|mem~423_q\ : std_logic;
SIGNAL \mem|mem~295_q\ : std_logic;
SIGNAL \mem|mem~1318_combout\ : std_logic;
SIGNAL \mem|mem~487_q\ : std_logic;
SIGNAL \mem|mem~1319_combout\ : std_logic;
SIGNAL \mem|mem~407_q\ : std_logic;
SIGNAL \mem|mem~343_q\ : std_logic;
SIGNAL \mem|mem~279_q\ : std_logic;
SIGNAL \mem|mem~1320_combout\ : std_logic;
SIGNAL \mem|mem~471_q\ : std_logic;
SIGNAL \mem|mem~1321_combout\ : std_logic;
SIGNAL \mem|mem~327_q\ : std_logic;
SIGNAL \mem|mem~391_q\ : std_logic;
SIGNAL \mem|mem~263_q\ : std_logic;
SIGNAL \mem|mem~1322_combout\ : std_logic;
SIGNAL \mem|mem~455_q\ : std_logic;
SIGNAL \mem|mem~1323_combout\ : std_logic;
SIGNAL \mem|mem~1324_combout\ : std_logic;
SIGNAL \mem|mem~439_q\ : std_logic;
SIGNAL \mem|mem~375_q\ : std_logic;
SIGNAL \mem|mem~311_q\ : std_logic;
SIGNAL \mem|mem~1325_combout\ : std_logic;
SIGNAL \mem|mem~503_q\ : std_logic;
SIGNAL \mem|mem~1326_combout\ : std_logic;
SIGNAL \mem|mem~1327_combout\ : std_logic;
SIGNAL \mem|mem~615_q\ : std_logic;
SIGNAL \mem|mem~599_q\ : std_logic;
SIGNAL \mem|mem~583_q\ : std_logic;
SIGNAL \mem|mem~1328_combout\ : std_logic;
SIGNAL \mem|mem~631_q\ : std_logic;
SIGNAL \mem|mem~1329_combout\ : std_logic;
SIGNAL \mem|mem~663_q\ : std_logic;
SIGNAL \mem|mem~679_q\ : std_logic;
SIGNAL \mem|mem~647_q\ : std_logic;
SIGNAL \mem|mem~1330_combout\ : std_logic;
SIGNAL \mem|mem~695_q\ : std_logic;
SIGNAL \mem|mem~1331_combout\ : std_logic;
SIGNAL \mem|mem~535_q\ : std_logic;
SIGNAL \mem|mem~551_q\ : std_logic;
SIGNAL \mem|mem~519_q\ : std_logic;
SIGNAL \mem|mem~1332_combout\ : std_logic;
SIGNAL \mem|mem~567_q\ : std_logic;
SIGNAL \mem|mem~1333_combout\ : std_logic;
SIGNAL \mem|mem~1334_combout\ : std_logic;
SIGNAL \mem|mem~743_q\ : std_logic;
SIGNAL \mem|mem~727_q\ : std_logic;
SIGNAL \mem|mem~711_q\ : std_logic;
SIGNAL \mem|mem~1335_combout\ : std_logic;
SIGNAL \mem|mem~759_q\ : std_logic;
SIGNAL \mem|mem~1336_combout\ : std_logic;
SIGNAL \mem|mem~1337_combout\ : std_logic;
SIGNAL \mem|mem~167_q\ : std_logic;
SIGNAL \mem|mem~151_q\ : std_logic;
SIGNAL \mem|mem~135_q\ : std_logic;
SIGNAL \mem|mem~1338_combout\ : std_logic;
SIGNAL \mem|mem~183_q\ : std_logic;
SIGNAL \mem|mem~1339_combout\ : std_logic;
SIGNAL \mem|mem~87_q\ : std_logic;
SIGNAL \mem|mem~103_q\ : std_logic;
SIGNAL \mem|mem~71_q\ : std_logic;
SIGNAL \mem|mem~1340_combout\ : std_logic;
SIGNAL \mem|mem~119_q\ : std_logic;
SIGNAL \mem|mem~1341_combout\ : std_logic;
SIGNAL \mem|mem~39_q\ : std_logic;
SIGNAL \mem|mem~23_q\ : std_logic;
SIGNAL \mem|mem~7_q\ : std_logic;
SIGNAL \mem|mem~1342_combout\ : std_logic;
SIGNAL \mem|mem~55_q\ : std_logic;
SIGNAL \mem|mem~1343_combout\ : std_logic;
SIGNAL \mem|mem~1344_combout\ : std_logic;
SIGNAL \mem|mem~215_q\ : std_logic;
SIGNAL \mem|mem~231_q\ : std_logic;
SIGNAL \mem|mem~199_q\ : std_logic;
SIGNAL \mem|mem~1345_combout\ : std_logic;
SIGNAL \mem|mem~247_q\ : std_logic;
SIGNAL \mem|mem~1346_combout\ : std_logic;
SIGNAL \mem|mem~1347_combout\ : std_logic;
SIGNAL \mem|mem~1348_combout\ : std_logic;
SIGNAL \mem|mem~855_q\ : std_logic;
SIGNAL \mem|mem~919_q\ : std_logic;
SIGNAL \mem|mem~791_q\ : std_logic;
SIGNAL \mem|mem~1349_combout\ : std_logic;
SIGNAL \mem|mem~983_q\ : std_logic;
SIGNAL \mem|mem~1350_combout\ : std_logic;
SIGNAL \mem|mem~935_q\ : std_logic;
SIGNAL \mem|mem~807_q\ : std_logic;
SIGNAL \mem|mem~999_q\ : std_logic;
SIGNAL \mem|mem~871_q\ : std_logic;
SIGNAL \mem|mem~1351_combout\ : std_logic;
SIGNAL \mem|mem~1352_combout\ : std_logic;
SIGNAL \mem|mem~903_q\ : std_logic;
SIGNAL \mem|mem~839_q\ : std_logic;
SIGNAL \mem|mem~775_q\ : std_logic;
SIGNAL \mem|mem~1353_combout\ : std_logic;
SIGNAL \mem|mem~967_q\ : std_logic;
SIGNAL \mem|mem~1354_combout\ : std_logic;
SIGNAL \mem|mem~1355_combout\ : std_logic;
SIGNAL \mem|mem~887_q\ : std_logic;
SIGNAL \mem|mem~951_q\ : std_logic;
SIGNAL \mem|mem~823_q\ : std_logic;
SIGNAL \mem|mem~1356_combout\ : std_logic;
SIGNAL \mem|mem~1015_q\ : std_logic;
SIGNAL \mem|mem~1357_combout\ : std_logic;
SIGNAL \mem|mem~1358_combout\ : std_logic;
SIGNAL \mem|mem~1359_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[7]~32_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[7]~33_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[7]~28_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[7]~29_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[7]~30_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[7]~31_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[7]~7_combout\ : std_logic;
SIGNAL \mem|mem~616_q\ : std_logic;
SIGNAL \mem|mem~600_q\ : std_logic;
SIGNAL \mem|mem~584_q\ : std_logic;
SIGNAL \mem|mem~1360_combout\ : std_logic;
SIGNAL \mem|mem~632_q\ : std_logic;
SIGNAL \mem|mem~1361_combout\ : std_logic;
SIGNAL \mem|mem~664_q\ : std_logic;
SIGNAL \mem|mem~680_q\ : std_logic;
SIGNAL \mem|mem~648_q\ : std_logic;
SIGNAL \mem|mem~1362_combout\ : std_logic;
SIGNAL \mem|mem~696_q\ : std_logic;
SIGNAL \mem|mem~1363_combout\ : std_logic;
SIGNAL \mem|mem~536_q\ : std_logic;
SIGNAL \mem|mem~552_q\ : std_logic;
SIGNAL \mem|mem~520_q\ : std_logic;
SIGNAL \mem|mem~1364_combout\ : std_logic;
SIGNAL \mem|mem~568_q\ : std_logic;
SIGNAL \mem|mem~1365_combout\ : std_logic;
SIGNAL \mem|mem~1366_combout\ : std_logic;
SIGNAL \mem|mem~744_q\ : std_logic;
SIGNAL \mem|mem~728_q\ : std_logic;
SIGNAL \mem|mem~712_q\ : std_logic;
SIGNAL \mem|mem~1367_combout\ : std_logic;
SIGNAL \mem|mem~760_q\ : std_logic;
SIGNAL \mem|mem~1368_combout\ : std_logic;
SIGNAL \mem|mem~1369_combout\ : std_logic;
SIGNAL \mem|mem~360_q\ : std_logic;
SIGNAL \mem|mem~424_q\ : std_logic;
SIGNAL \mem|mem~296_q\ : std_logic;
SIGNAL \mem|mem~1370_combout\ : std_logic;
SIGNAL \mem|mem~488_q\ : std_logic;
SIGNAL \mem|mem~1371_combout\ : std_logic;
SIGNAL \mem|mem~408_q\ : std_logic;
SIGNAL \mem|mem~344_q\ : std_logic;
SIGNAL \mem|mem~280_q\ : std_logic;
SIGNAL \mem|mem~1372_combout\ : std_logic;
SIGNAL \mem|mem~472_q\ : std_logic;
SIGNAL \mem|mem~1373_combout\ : std_logic;
SIGNAL \mem|mem~328_q\ : std_logic;
SIGNAL \mem|mem~392_q\ : std_logic;
SIGNAL \mem|mem~264_q\ : std_logic;
SIGNAL \mem|mem~1374_combout\ : std_logic;
SIGNAL \mem|mem~456_q\ : std_logic;
SIGNAL \mem|mem~1375_combout\ : std_logic;
SIGNAL \mem|mem~1376_combout\ : std_logic;
SIGNAL \mem|mem~440_q\ : std_logic;
SIGNAL \mem|mem~376_q\ : std_logic;
SIGNAL \mem|mem~312_q\ : std_logic;
SIGNAL \mem|mem~1377_combout\ : std_logic;
SIGNAL \mem|mem~504_q\ : std_logic;
SIGNAL \mem|mem~1378_combout\ : std_logic;
SIGNAL \mem|mem~1379_combout\ : std_logic;
SIGNAL \mem|mem~168_q\ : std_logic;
SIGNAL \mem|mem~152_q\ : std_logic;
SIGNAL \mem|mem~136_q\ : std_logic;
SIGNAL \mem|mem~1380_combout\ : std_logic;
SIGNAL \mem|mem~184_q\ : std_logic;
SIGNAL \mem|mem~1381_combout\ : std_logic;
SIGNAL \mem|mem~88_q\ : std_logic;
SIGNAL \mem|mem~104_q\ : std_logic;
SIGNAL \mem|mem~72_q\ : std_logic;
SIGNAL \mem|mem~1382_combout\ : std_logic;
SIGNAL \mem|mem~120_q\ : std_logic;
SIGNAL \mem|mem~1383_combout\ : std_logic;
SIGNAL \mem|mem~40_q\ : std_logic;
SIGNAL \mem|mem~24_q\ : std_logic;
SIGNAL \mem|mem~8_q\ : std_logic;
SIGNAL \mem|mem~1384_combout\ : std_logic;
SIGNAL \mem|mem~56_q\ : std_logic;
SIGNAL \mem|mem~1385_combout\ : std_logic;
SIGNAL \mem|mem~1386_combout\ : std_logic;
SIGNAL \mem|mem~216_q\ : std_logic;
SIGNAL \mem|mem~232_q\ : std_logic;
SIGNAL \mem|mem~200_q\ : std_logic;
SIGNAL \mem|mem~1387_combout\ : std_logic;
SIGNAL \mem|mem~248_q\ : std_logic;
SIGNAL \mem|mem~1388_combout\ : std_logic;
SIGNAL \mem|mem~1389_combout\ : std_logic;
SIGNAL \mem|mem~1390_combout\ : std_logic;
SIGNAL \mem|mem~856_q\ : std_logic;
SIGNAL \mem|mem~920_q\ : std_logic;
SIGNAL \mem|mem~792_q\ : std_logic;
SIGNAL \mem|mem~1391_combout\ : std_logic;
SIGNAL \mem|mem~984_q\ : std_logic;
SIGNAL \mem|mem~1392_combout\ : std_logic;
SIGNAL \mem|mem~936_q\ : std_logic;
SIGNAL \mem|mem~872_q\ : std_logic;
SIGNAL \mem|mem~808_q\ : std_logic;
SIGNAL \mem|mem~1393_combout\ : std_logic;
SIGNAL \mem|mem~1000_q\ : std_logic;
SIGNAL \mem|mem~1394_combout\ : std_logic;
SIGNAL \mem|mem~904_q\ : std_logic;
SIGNAL \mem|mem~840_q\ : std_logic;
SIGNAL \mem|mem~776_q\ : std_logic;
SIGNAL \mem|mem~1395_combout\ : std_logic;
SIGNAL \mem|mem~968_q\ : std_logic;
SIGNAL \mem|mem~1396_combout\ : std_logic;
SIGNAL \mem|mem~1397_combout\ : std_logic;
SIGNAL \mem|mem~888_q\ : std_logic;
SIGNAL \mem|mem~952_q\ : std_logic;
SIGNAL \mem|mem~824_q\ : std_logic;
SIGNAL \mem|mem~1398_combout\ : std_logic;
SIGNAL \mem|mem~1016_q\ : std_logic;
SIGNAL \mem|mem~1399_combout\ : std_logic;
SIGNAL \mem|mem~1400_combout\ : std_logic;
SIGNAL \mem|mem~1401_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[8]~39_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[8]~40_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[8]~32_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[8]~34_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[8]~35_combout\ : std_logic;
SIGNAL \mem|mem~361_q\ : std_logic;
SIGNAL \mem|mem~425_q\ : std_logic;
SIGNAL \mem|mem~297_q\ : std_logic;
SIGNAL \mem|mem~1402_combout\ : std_logic;
SIGNAL \mem|mem~489_q\ : std_logic;
SIGNAL \mem|mem~1403_combout\ : std_logic;
SIGNAL \mem|mem~409_q\ : std_logic;
SIGNAL \mem|mem~345_q\ : std_logic;
SIGNAL \mem|mem~281_q\ : std_logic;
SIGNAL \mem|mem~1404_combout\ : std_logic;
SIGNAL \mem|mem~473_q\ : std_logic;
SIGNAL \mem|mem~1405_combout\ : std_logic;
SIGNAL \mem|mem~329_q\ : std_logic;
SIGNAL \mem|mem~393_q\ : std_logic;
SIGNAL \mem|mem~265_q\ : std_logic;
SIGNAL \mem|mem~1406_combout\ : std_logic;
SIGNAL \mem|mem~457_q\ : std_logic;
SIGNAL \mem|mem~1407_combout\ : std_logic;
SIGNAL \mem|mem~1408_combout\ : std_logic;
SIGNAL \mem|mem~441_q\ : std_logic;
SIGNAL \mem|mem~377_q\ : std_logic;
SIGNAL \mem|mem~313_q\ : std_logic;
SIGNAL \mem|mem~1409_combout\ : std_logic;
SIGNAL \mem|mem~505_q\ : std_logic;
SIGNAL \mem|mem~1410_combout\ : std_logic;
SIGNAL \mem|mem~1411_combout\ : std_logic;
SIGNAL \mem|mem~617_q\ : std_logic;
SIGNAL \mem|mem~601_q\ : std_logic;
SIGNAL \mem|mem~585_q\ : std_logic;
SIGNAL \mem|mem~1412_combout\ : std_logic;
SIGNAL \mem|mem~633_q\ : std_logic;
SIGNAL \mem|mem~1413_combout\ : std_logic;
SIGNAL \mem|mem~665_q\ : std_logic;
SIGNAL \mem|mem~681_q\ : std_logic;
SIGNAL \mem|mem~649_q\ : std_logic;
SIGNAL \mem|mem~1414_combout\ : std_logic;
SIGNAL \mem|mem~697_q\ : std_logic;
SIGNAL \mem|mem~1415_combout\ : std_logic;
SIGNAL \mem|mem~537_q\ : std_logic;
SIGNAL \mem|mem~553_q\ : std_logic;
SIGNAL \mem|mem~521_q\ : std_logic;
SIGNAL \mem|mem~1416_combout\ : std_logic;
SIGNAL \mem|mem~569_q\ : std_logic;
SIGNAL \mem|mem~1417_combout\ : std_logic;
SIGNAL \mem|mem~1418_combout\ : std_logic;
SIGNAL \mem|mem~745_q\ : std_logic;
SIGNAL \mem|mem~729_q\ : std_logic;
SIGNAL \mem|mem~713_q\ : std_logic;
SIGNAL \mem|mem~1419_combout\ : std_logic;
SIGNAL \mem|mem~761_q\ : std_logic;
SIGNAL \mem|mem~1420_combout\ : std_logic;
SIGNAL \mem|mem~1421_combout\ : std_logic;
SIGNAL \mem|mem~169_q\ : std_logic;
SIGNAL \mem|mem~153_q\ : std_logic;
SIGNAL \mem|mem~137_q\ : std_logic;
SIGNAL \mem|mem~1422_combout\ : std_logic;
SIGNAL \mem|mem~185_q\ : std_logic;
SIGNAL \mem|mem~1423_combout\ : std_logic;
SIGNAL \mem|mem~89_q\ : std_logic;
SIGNAL \mem|mem~105_q\ : std_logic;
SIGNAL \mem|mem~73_q\ : std_logic;
SIGNAL \mem|mem~1424_combout\ : std_logic;
SIGNAL \mem|mem~121_q\ : std_logic;
SIGNAL \mem|mem~1425_combout\ : std_logic;
SIGNAL \mem|mem~41_q\ : std_logic;
SIGNAL \mem|mem~25_q\ : std_logic;
SIGNAL \mem|mem~9_q\ : std_logic;
SIGNAL \mem|mem~1426_combout\ : std_logic;
SIGNAL \mem|mem~57_q\ : std_logic;
SIGNAL \mem|mem~1427_combout\ : std_logic;
SIGNAL \mem|mem~1428_combout\ : std_logic;
SIGNAL \mem|mem~217_q\ : std_logic;
SIGNAL \mem|mem~233_q\ : std_logic;
SIGNAL \mem|mem~201_q\ : std_logic;
SIGNAL \mem|mem~1429_combout\ : std_logic;
SIGNAL \mem|mem~249_q\ : std_logic;
SIGNAL \mem|mem~1430_combout\ : std_logic;
SIGNAL \mem|mem~1431_combout\ : std_logic;
SIGNAL \mem|mem~1432_combout\ : std_logic;
SIGNAL \mem|mem~857_q\ : std_logic;
SIGNAL \mem|mem~921_q\ : std_logic;
SIGNAL \mem|mem~793_q\ : std_logic;
SIGNAL \mem|mem~1433_combout\ : std_logic;
SIGNAL \mem|mem~985_q\ : std_logic;
SIGNAL \mem|mem~1434_combout\ : std_logic;
SIGNAL \mem|mem~937_q\ : std_logic;
SIGNAL \mem|mem~873_q\ : std_logic;
SIGNAL \mem|mem~809_q\ : std_logic;
SIGNAL \mem|mem~1435_combout\ : std_logic;
SIGNAL \mem|mem~1001_q\ : std_logic;
SIGNAL \mem|mem~1436_combout\ : std_logic;
SIGNAL \mem|mem~905_q\ : std_logic;
SIGNAL \mem|mem~841_q\ : std_logic;
SIGNAL \mem|mem~777_q\ : std_logic;
SIGNAL \mem|mem~1437_combout\ : std_logic;
SIGNAL \mem|mem~969_q\ : std_logic;
SIGNAL \mem|mem~1438_combout\ : std_logic;
SIGNAL \mem|mem~1439_combout\ : std_logic;
SIGNAL \mem|mem~889_q\ : std_logic;
SIGNAL \mem|mem~953_q\ : std_logic;
SIGNAL \mem|mem~825_q\ : std_logic;
SIGNAL \mem|mem~1440_combout\ : std_logic;
SIGNAL \mem|mem~1017_q\ : std_logic;
SIGNAL \mem|mem~1441_combout\ : std_logic;
SIGNAL \mem|mem~1442_combout\ : std_logic;
SIGNAL \mem|mem~1443_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[9]~42_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[9]~36_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[9]~38_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[9]~39_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux6~0_combout\ : std_logic;
SIGNAL \mem|mem~618_q\ : std_logic;
SIGNAL \mem|mem~602_q\ : std_logic;
SIGNAL \mem|mem~586_q\ : std_logic;
SIGNAL \mem|mem~1444_combout\ : std_logic;
SIGNAL \mem|mem~634_q\ : std_logic;
SIGNAL \mem|mem~1445_combout\ : std_logic;
SIGNAL \mem|mem~666_q\ : std_logic;
SIGNAL \mem|mem~682_q\ : std_logic;
SIGNAL \mem|mem~650_q\ : std_logic;
SIGNAL \mem|mem~1446_combout\ : std_logic;
SIGNAL \mem|mem~698_q\ : std_logic;
SIGNAL \mem|mem~1447_combout\ : std_logic;
SIGNAL \mem|mem~570_q\ : std_logic;
SIGNAL \mem|mem~730_q\ : std_logic;
SIGNAL \mem|mem~714_q\ : std_logic;
SIGNAL \mem|mem~1451_combout\ : std_logic;
SIGNAL \mem|mem~362_q\ : std_logic;
SIGNAL \mem|mem~426_q\ : std_logic;
SIGNAL \mem|mem~298_q\ : std_logic;
SIGNAL \mem|mem~1454_combout\ : std_logic;
SIGNAL \mem|mem~490_q\ : std_logic;
SIGNAL \mem|mem~1455_combout\ : std_logic;
SIGNAL \mem|mem~410_q\ : std_logic;
SIGNAL \mem|mem~346_q\ : std_logic;
SIGNAL \mem|mem~282_q\ : std_logic;
SIGNAL \mem|mem~1456_combout\ : std_logic;
SIGNAL \mem|mem~474_q\ : std_logic;
SIGNAL \mem|mem~1457_combout\ : std_logic;
SIGNAL \mem|mem~330_q\ : std_logic;
SIGNAL \mem|mem~394_q\ : std_logic;
SIGNAL \mem|mem~266_q\ : std_logic;
SIGNAL \mem|mem~1458_combout\ : std_logic;
SIGNAL \mem|mem~458_q\ : std_logic;
SIGNAL \mem|mem~1459_combout\ : std_logic;
SIGNAL \mem|mem~1460_combout\ : std_logic;
SIGNAL \mem|mem~442_q\ : std_logic;
SIGNAL \mem|mem~378_q\ : std_logic;
SIGNAL \mem|mem~314_q\ : std_logic;
SIGNAL \mem|mem~1461_combout\ : std_logic;
SIGNAL \mem|mem~506_q\ : std_logic;
SIGNAL \mem|mem~1462_combout\ : std_logic;
SIGNAL \mem|mem~1463_combout\ : std_logic;
SIGNAL \mem|mem~170_q\ : std_logic;
SIGNAL \mem|mem~154_q\ : std_logic;
SIGNAL \mem|mem~138_q\ : std_logic;
SIGNAL \mem|mem~1464_combout\ : std_logic;
SIGNAL \mem|mem~186_q\ : std_logic;
SIGNAL \mem|mem~1465_combout\ : std_logic;
SIGNAL \mem|mem~90_q\ : std_logic;
SIGNAL \mem|mem~106_q\ : std_logic;
SIGNAL \mem|mem~74_q\ : std_logic;
SIGNAL \mem|mem~1466_combout\ : std_logic;
SIGNAL \mem|mem~122_q\ : std_logic;
SIGNAL \mem|mem~1467_combout\ : std_logic;
SIGNAL \mem|mem~42_q\ : std_logic;
SIGNAL \mem|mem~26_q\ : std_logic;
SIGNAL \mem|mem~10_q\ : std_logic;
SIGNAL \mem|mem~1468_combout\ : std_logic;
SIGNAL \mem|mem~58_q\ : std_logic;
SIGNAL \mem|mem~1469_combout\ : std_logic;
SIGNAL \mem|mem~1470_combout\ : std_logic;
SIGNAL \mem|mem~218_q\ : std_logic;
SIGNAL \mem|mem~234_q\ : std_logic;
SIGNAL \mem|mem~202_q\ : std_logic;
SIGNAL \mem|mem~1471_combout\ : std_logic;
SIGNAL \mem|mem~250_q\ : std_logic;
SIGNAL \mem|mem~1472_combout\ : std_logic;
SIGNAL \mem|mem~1473_combout\ : std_logic;
SIGNAL \mem|mem~1474_combout\ : std_logic;
SIGNAL \mem|mem~922_q\ : std_logic;
SIGNAL \mem|mem~794_q\ : std_logic;
SIGNAL \mem|mem~1475_combout\ : std_logic;
SIGNAL \mem|mem~1002_q\ : std_logic;
SIGNAL \mem|mem~906_q\ : std_logic;
SIGNAL \mem|mem~842_q\ : std_logic;
SIGNAL \mem|mem~778_q\ : std_logic;
SIGNAL \mem|mem~1479_combout\ : std_logic;
SIGNAL \mem|mem~970_q\ : std_logic;
SIGNAL \mem|mem~1480_combout\ : std_logic;
SIGNAL \mem|mem~890_q\ : std_logic;
SIGNAL \mem|mem~954_q\ : std_logic;
SIGNAL \mem|mem~826_q\ : std_logic;
SIGNAL \mem|mem~1482_combout\ : std_logic;
SIGNAL \mem|mem~1018_q\ : std_logic;
SIGNAL \mem|mem~1483_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[10]~47_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[10]~48_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[10]~49_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[10]~40_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[10]~42_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[10]~43_combout\ : std_logic;
SIGNAL \mem|mem~363_q\ : std_logic;
SIGNAL \mem|mem~427_q\ : std_logic;
SIGNAL \mem|mem~299_q\ : std_logic;
SIGNAL \mem|mem~1486_combout\ : std_logic;
SIGNAL \mem|mem~491_q\ : std_logic;
SIGNAL \mem|mem~1487_combout\ : std_logic;
SIGNAL \mem|mem~267_q\ : std_logic;
SIGNAL \mem|mem~459_q\ : std_logic;
SIGNAL \mem|mem~619_q\ : std_logic;
SIGNAL \mem|mem~587_q\ : std_logic;
SIGNAL \mem|mem~667_q\ : std_logic;
SIGNAL \mem|mem~683_q\ : std_logic;
SIGNAL \mem|mem~651_q\ : std_logic;
SIGNAL \mem|mem~1498_combout\ : std_logic;
SIGNAL \mem|mem~699_q\ : std_logic;
SIGNAL \mem|mem~1499_combout\ : std_logic;
SIGNAL \mem|mem~571_q\ : std_logic;
SIGNAL \mem|mem~747_q\ : std_logic;
SIGNAL \mem|mem~731_q\ : std_logic;
SIGNAL \mem|mem~715_q\ : std_logic;
SIGNAL \mem|mem~1503_combout\ : std_logic;
SIGNAL \mem|mem~763_q\ : std_logic;
SIGNAL \mem|mem~1504_combout\ : std_logic;
SIGNAL \mem|mem~171_q\ : std_logic;
SIGNAL \mem|mem~155_q\ : std_logic;
SIGNAL \mem|mem~139_q\ : std_logic;
SIGNAL \mem|mem~1506_combout\ : std_logic;
SIGNAL \mem|mem~187_q\ : std_logic;
SIGNAL \mem|mem~1507_combout\ : std_logic;
SIGNAL \mem|mem~91_q\ : std_logic;
SIGNAL \mem|mem~107_q\ : std_logic;
SIGNAL \mem|mem~75_q\ : std_logic;
SIGNAL \mem|mem~1508_combout\ : std_logic;
SIGNAL \mem|mem~123_q\ : std_logic;
SIGNAL \mem|mem~1509_combout\ : std_logic;
SIGNAL \mem|mem~43_q\ : std_logic;
SIGNAL \mem|mem~27_q\ : std_logic;
SIGNAL \mem|mem~11_q\ : std_logic;
SIGNAL \mem|mem~1510_combout\ : std_logic;
SIGNAL \mem|mem~59_q\ : std_logic;
SIGNAL \mem|mem~1511_combout\ : std_logic;
SIGNAL \mem|mem~1512_combout\ : std_logic;
SIGNAL \mem|mem~219_q\ : std_logic;
SIGNAL \mem|mem~235_q\ : std_logic;
SIGNAL \mem|mem~203_q\ : std_logic;
SIGNAL \mem|mem~1513_combout\ : std_logic;
SIGNAL \mem|mem~251_q\ : std_logic;
SIGNAL \mem|mem~1514_combout\ : std_logic;
SIGNAL \mem|mem~1515_combout\ : std_logic;
SIGNAL \mem|mem~923_q\ : std_logic;
SIGNAL \mem|mem~795_q\ : std_logic;
SIGNAL \mem|mem~1517_combout\ : std_logic;
SIGNAL \mem|mem~779_q\ : std_logic;
SIGNAL \mem|mem~827_q\ : std_logic;
SIGNAL \dp|regFile|rdDataB[11]~52_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux4~0_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[11]~44_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[11]~45_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~94_combout\ : std_logic;
SIGNAL \mem|mem~620_q\ : std_logic;
SIGNAL \mem|mem~604_q\ : std_logic;
SIGNAL \mem|mem~588_q\ : std_logic;
SIGNAL \mem|mem~1528_combout\ : std_logic;
SIGNAL \mem|mem~636_q\ : std_logic;
SIGNAL \mem|mem~1529_combout\ : std_logic;
SIGNAL \mem|mem~668_q\ : std_logic;
SIGNAL \mem|mem~684_q\ : std_logic;
SIGNAL \mem|mem~652_q\ : std_logic;
SIGNAL \mem|mem~1530_combout\ : std_logic;
SIGNAL \mem|mem~700_q\ : std_logic;
SIGNAL \mem|mem~1531_combout\ : std_logic;
SIGNAL \mem|mem~540_q\ : std_logic;
SIGNAL \mem|mem~556_q\ : std_logic;
SIGNAL \mem|mem~524_q\ : std_logic;
SIGNAL \mem|mem~1532_combout\ : std_logic;
SIGNAL \mem|mem~572_q\ : std_logic;
SIGNAL \mem|mem~1533_combout\ : std_logic;
SIGNAL \mem|mem~1534_combout\ : std_logic;
SIGNAL \mem|mem~748_q\ : std_logic;
SIGNAL \mem|mem~732_q\ : std_logic;
SIGNAL \mem|mem~716_q\ : std_logic;
SIGNAL \mem|mem~1535_combout\ : std_logic;
SIGNAL \mem|mem~764_q\ : std_logic;
SIGNAL \mem|mem~1536_combout\ : std_logic;
SIGNAL \mem|mem~1537_combout\ : std_logic;
SIGNAL \mem|mem~364_q\ : std_logic;
SIGNAL \mem|mem~428_q\ : std_logic;
SIGNAL \mem|mem~300_q\ : std_logic;
SIGNAL \mem|mem~1538_combout\ : std_logic;
SIGNAL \mem|mem~492_q\ : std_logic;
SIGNAL \mem|mem~1539_combout\ : std_logic;
SIGNAL \mem|mem~412_q\ : std_logic;
SIGNAL \mem|mem~348_q\ : std_logic;
SIGNAL \mem|mem~284_q\ : std_logic;
SIGNAL \mem|mem~1540_combout\ : std_logic;
SIGNAL \mem|mem~476_q\ : std_logic;
SIGNAL \mem|mem~1541_combout\ : std_logic;
SIGNAL \mem|mem~332_q\ : std_logic;
SIGNAL \mem|mem~396_q\ : std_logic;
SIGNAL \mem|mem~268_q\ : std_logic;
SIGNAL \mem|mem~1542_combout\ : std_logic;
SIGNAL \mem|mem~460_q\ : std_logic;
SIGNAL \mem|mem~1543_combout\ : std_logic;
SIGNAL \mem|mem~1544_combout\ : std_logic;
SIGNAL \mem|mem~444_q\ : std_logic;
SIGNAL \mem|mem~380_q\ : std_logic;
SIGNAL \mem|mem~316_q\ : std_logic;
SIGNAL \mem|mem~1545_combout\ : std_logic;
SIGNAL \mem|mem~508_q\ : std_logic;
SIGNAL \mem|mem~1546_combout\ : std_logic;
SIGNAL \mem|mem~1547_combout\ : std_logic;
SIGNAL \mem|mem~172_q\ : std_logic;
SIGNAL \mem|mem~156_q\ : std_logic;
SIGNAL \mem|mem~140_q\ : std_logic;
SIGNAL \mem|mem~1548_combout\ : std_logic;
SIGNAL \mem|mem~188_q\ : std_logic;
SIGNAL \mem|mem~1549_combout\ : std_logic;
SIGNAL \mem|mem~92_q\ : std_logic;
SIGNAL \mem|mem~108_q\ : std_logic;
SIGNAL \mem|mem~76_q\ : std_logic;
SIGNAL \mem|mem~1550_combout\ : std_logic;
SIGNAL \mem|mem~124_q\ : std_logic;
SIGNAL \mem|mem~1551_combout\ : std_logic;
SIGNAL \mem|mem~44_q\ : std_logic;
SIGNAL \mem|mem~28_q\ : std_logic;
SIGNAL \mem|mem~12_q\ : std_logic;
SIGNAL \mem|mem~1552_combout\ : std_logic;
SIGNAL \mem|mem~60_q\ : std_logic;
SIGNAL \mem|mem~1553_combout\ : std_logic;
SIGNAL \mem|mem~1554_combout\ : std_logic;
SIGNAL \mem|mem~220_q\ : std_logic;
SIGNAL \mem|mem~236_q\ : std_logic;
SIGNAL \mem|mem~204_q\ : std_logic;
SIGNAL \mem|mem~1555_combout\ : std_logic;
SIGNAL \mem|mem~252_q\ : std_logic;
SIGNAL \mem|mem~1556_combout\ : std_logic;
SIGNAL \mem|mem~1557_combout\ : std_logic;
SIGNAL \mem|mem~1558_combout\ : std_logic;
SIGNAL \mem|mem~860_q\ : std_logic;
SIGNAL \mem|mem~924_q\ : std_logic;
SIGNAL \mem|mem~796_q\ : std_logic;
SIGNAL \mem|mem~1559_combout\ : std_logic;
SIGNAL \mem|mem~988_q\ : std_logic;
SIGNAL \mem|mem~1560_combout\ : std_logic;
SIGNAL \mem|mem~940_q\ : std_logic;
SIGNAL \mem|mem~876_q\ : std_logic;
SIGNAL \mem|mem~812_q\ : std_logic;
SIGNAL \mem|mem~1561_combout\ : std_logic;
SIGNAL \mem|mem~1004_q\ : std_logic;
SIGNAL \mem|mem~1562_combout\ : std_logic;
SIGNAL \mem|mem~908_q\ : std_logic;
SIGNAL \mem|mem~844_q\ : std_logic;
SIGNAL \mem|mem~780_q\ : std_logic;
SIGNAL \mem|mem~1563_combout\ : std_logic;
SIGNAL \mem|mem~972_q\ : std_logic;
SIGNAL \mem|mem~1564_combout\ : std_logic;
SIGNAL \mem|mem~1565_combout\ : std_logic;
SIGNAL \mem|mem~892_q\ : std_logic;
SIGNAL \mem|mem~956_q\ : std_logic;
SIGNAL \mem|mem~828_q\ : std_logic;
SIGNAL \mem|mem~1566_combout\ : std_logic;
SIGNAL \mem|mem~1020_q\ : std_logic;
SIGNAL \mem|mem~1567_combout\ : std_logic;
SIGNAL \mem|mem~1568_combout\ : std_logic;
SIGNAL \mem|mem~1569_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[12]~57_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[12]~58_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[12]~59_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[12]~60_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[12]~61_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[12]~48_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[12]~49_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[12]~50_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[12]~51_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[12]~12_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~97_combout\ : std_logic;
SIGNAL \mem|mem~365_q\ : std_logic;
SIGNAL \mem|mem~429_q\ : std_logic;
SIGNAL \mem|mem~301_q\ : std_logic;
SIGNAL \mem|mem~1570_combout\ : std_logic;
SIGNAL \mem|mem~493_q\ : std_logic;
SIGNAL \mem|mem~1571_combout\ : std_logic;
SIGNAL \mem|mem~477_q\ : std_logic;
SIGNAL \mem|mem~269_q\ : std_logic;
SIGNAL \mem|mem~509_q\ : std_logic;
SIGNAL \mem|mem~621_q\ : std_logic;
SIGNAL \mem|mem~605_q\ : std_logic;
SIGNAL \mem|mem~589_q\ : std_logic;
SIGNAL \mem|mem~1580_combout\ : std_logic;
SIGNAL \mem|mem~637_q\ : std_logic;
SIGNAL \mem|mem~1581_combout\ : std_logic;
SIGNAL \mem|mem~669_q\ : std_logic;
SIGNAL \mem|mem~685_q\ : std_logic;
SIGNAL \mem|mem~653_q\ : std_logic;
SIGNAL \mem|mem~1582_combout\ : std_logic;
SIGNAL \mem|mem~701_q\ : std_logic;
SIGNAL \mem|mem~1583_combout\ : std_logic;
SIGNAL \mem|mem~541_q\ : std_logic;
SIGNAL \mem|mem~557_q\ : std_logic;
SIGNAL \mem|mem~525_q\ : std_logic;
SIGNAL \mem|mem~1584_combout\ : std_logic;
SIGNAL \mem|mem~573_q\ : std_logic;
SIGNAL \mem|mem~1585_combout\ : std_logic;
SIGNAL \mem|mem~1586_combout\ : std_logic;
SIGNAL \mem|mem~749_q\ : std_logic;
SIGNAL \mem|mem~733_q\ : std_logic;
SIGNAL \mem|mem~717_q\ : std_logic;
SIGNAL \mem|mem~1587_combout\ : std_logic;
SIGNAL \mem|mem~765_q\ : std_logic;
SIGNAL \mem|mem~1588_combout\ : std_logic;
SIGNAL \mem|mem~1589_combout\ : std_logic;
SIGNAL \mem|mem~93_q\ : std_logic;
SIGNAL \mem|mem~109_q\ : std_logic;
SIGNAL \mem|mem~77_q\ : std_logic;
SIGNAL \mem|mem~1592_combout\ : std_logic;
SIGNAL \mem|mem~125_q\ : std_logic;
SIGNAL \mem|mem~1593_combout\ : std_logic;
SIGNAL \mem|mem~45_q\ : std_logic;
SIGNAL \mem|mem~29_q\ : std_logic;
SIGNAL \mem|mem~13_q\ : std_logic;
SIGNAL \mem|mem~1594_combout\ : std_logic;
SIGNAL \mem|mem~61_q\ : std_logic;
SIGNAL \mem|mem~1595_combout\ : std_logic;
SIGNAL \mem|mem~1596_combout\ : std_logic;
SIGNAL \mem|mem~925_q\ : std_logic;
SIGNAL \mem|mem~797_q\ : std_logic;
SIGNAL \mem|mem~1601_combout\ : std_logic;
SIGNAL \mem|mem~941_q\ : std_logic;
SIGNAL \mem|mem~877_q\ : std_logic;
SIGNAL \mem|mem~813_q\ : std_logic;
SIGNAL \mem|mem~1603_combout\ : std_logic;
SIGNAL \mem|mem~1005_q\ : std_logic;
SIGNAL \mem|mem~1604_combout\ : std_logic;
SIGNAL \mem|mem~781_q\ : std_logic;
SIGNAL \mem|mem~973_q\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux2~0_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[13]~52_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[13]~54_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~100_combout\ : std_logic;
SIGNAL \mem|mem~622_q\ : std_logic;
SIGNAL \mem|mem~606_q\ : std_logic;
SIGNAL \mem|mem~590_q\ : std_logic;
SIGNAL \mem|mem~1612_combout\ : std_logic;
SIGNAL \mem|mem~638_q\ : std_logic;
SIGNAL \mem|mem~1613_combout\ : std_logic;
SIGNAL \mem|mem~670_q\ : std_logic;
SIGNAL \mem|mem~686_q\ : std_logic;
SIGNAL \mem|mem~654_q\ : std_logic;
SIGNAL \mem|mem~1614_combout\ : std_logic;
SIGNAL \mem|mem~702_q\ : std_logic;
SIGNAL \mem|mem~1615_combout\ : std_logic;
SIGNAL \mem|mem~542_q\ : std_logic;
SIGNAL \mem|mem~558_q\ : std_logic;
SIGNAL \mem|mem~526_q\ : std_logic;
SIGNAL \mem|mem~1616_combout\ : std_logic;
SIGNAL \mem|mem~574_q\ : std_logic;
SIGNAL \mem|mem~1617_combout\ : std_logic;
SIGNAL \mem|mem~1618_combout\ : std_logic;
SIGNAL \mem|mem~750_q\ : std_logic;
SIGNAL \mem|mem~734_q\ : std_logic;
SIGNAL \mem|mem~718_q\ : std_logic;
SIGNAL \mem|mem~1619_combout\ : std_logic;
SIGNAL \mem|mem~766_q\ : std_logic;
SIGNAL \mem|mem~1620_combout\ : std_logic;
SIGNAL \mem|mem~1621_combout\ : std_logic;
SIGNAL \mem|mem~366_q\ : std_logic;
SIGNAL \mem|mem~430_q\ : std_logic;
SIGNAL \mem|mem~302_q\ : std_logic;
SIGNAL \mem|mem~1622_combout\ : std_logic;
SIGNAL \mem|mem~494_q\ : std_logic;
SIGNAL \mem|mem~1623_combout\ : std_logic;
SIGNAL \mem|mem~414_q\ : std_logic;
SIGNAL \mem|mem~350_q\ : std_logic;
SIGNAL \mem|mem~286_q\ : std_logic;
SIGNAL \mem|mem~1624_combout\ : std_logic;
SIGNAL \mem|mem~478_q\ : std_logic;
SIGNAL \mem|mem~1625_combout\ : std_logic;
SIGNAL \mem|mem~334_q\ : std_logic;
SIGNAL \mem|mem~398_q\ : std_logic;
SIGNAL \mem|mem~270_q\ : std_logic;
SIGNAL \mem|mem~1626_combout\ : std_logic;
SIGNAL \mem|mem~462_q\ : std_logic;
SIGNAL \mem|mem~1627_combout\ : std_logic;
SIGNAL \mem|mem~1628_combout\ : std_logic;
SIGNAL \mem|mem~446_q\ : std_logic;
SIGNAL \mem|mem~382_q\ : std_logic;
SIGNAL \mem|mem~318_q\ : std_logic;
SIGNAL \mem|mem~1629_combout\ : std_logic;
SIGNAL \mem|mem~510_q\ : std_logic;
SIGNAL \mem|mem~1630_combout\ : std_logic;
SIGNAL \mem|mem~1631_combout\ : std_logic;
SIGNAL \mem|mem~174_q\ : std_logic;
SIGNAL \mem|mem~158_q\ : std_logic;
SIGNAL \mem|mem~142_q\ : std_logic;
SIGNAL \mem|mem~1632_combout\ : std_logic;
SIGNAL \mem|mem~190_q\ : std_logic;
SIGNAL \mem|mem~1633_combout\ : std_logic;
SIGNAL \mem|mem~94_q\ : std_logic;
SIGNAL \mem|mem~110_q\ : std_logic;
SIGNAL \mem|mem~78_q\ : std_logic;
SIGNAL \mem|mem~1634_combout\ : std_logic;
SIGNAL \mem|mem~126_q\ : std_logic;
SIGNAL \mem|mem~1635_combout\ : std_logic;
SIGNAL \mem|mem~46_q\ : std_logic;
SIGNAL \mem|mem~30_q\ : std_logic;
SIGNAL \mem|mem~14_q\ : std_logic;
SIGNAL \mem|mem~1636_combout\ : std_logic;
SIGNAL \mem|mem~62_q\ : std_logic;
SIGNAL \mem|mem~1637_combout\ : std_logic;
SIGNAL \mem|mem~1638_combout\ : std_logic;
SIGNAL \mem|mem~222_q\ : std_logic;
SIGNAL \mem|mem~238_q\ : std_logic;
SIGNAL \mem|mem~206_q\ : std_logic;
SIGNAL \mem|mem~1639_combout\ : std_logic;
SIGNAL \mem|mem~254_q\ : std_logic;
SIGNAL \mem|mem~1640_combout\ : std_logic;
SIGNAL \mem|mem~1641_combout\ : std_logic;
SIGNAL \mem|mem~1642_combout\ : std_logic;
SIGNAL \mem|mem~862_q\ : std_logic;
SIGNAL \mem|mem~926_q\ : std_logic;
SIGNAL \mem|mem~798_q\ : std_logic;
SIGNAL \mem|mem~1643_combout\ : std_logic;
SIGNAL \mem|mem~990_q\ : std_logic;
SIGNAL \mem|mem~1644_combout\ : std_logic;
SIGNAL \mem|mem~942_q\ : std_logic;
SIGNAL \mem|mem~878_q\ : std_logic;
SIGNAL \mem|mem~814_q\ : std_logic;
SIGNAL \mem|mem~1645_combout\ : std_logic;
SIGNAL \mem|mem~1006_q\ : std_logic;
SIGNAL \mem|mem~1646_combout\ : std_logic;
SIGNAL \mem|mem~910_q\ : std_logic;
SIGNAL \mem|mem~846_q\ : std_logic;
SIGNAL \mem|mem~782_q\ : std_logic;
SIGNAL \mem|mem~1647_combout\ : std_logic;
SIGNAL \mem|mem~974_q\ : std_logic;
SIGNAL \mem|mem~1648_combout\ : std_logic;
SIGNAL \mem|mem~1649_combout\ : std_logic;
SIGNAL \mem|mem~894_q\ : std_logic;
SIGNAL \mem|mem~958_q\ : std_logic;
SIGNAL \mem|mem~830_q\ : std_logic;
SIGNAL \mem|mem~1650_combout\ : std_logic;
SIGNAL \mem|mem~1022_q\ : std_logic;
SIGNAL \mem|mem~1651_combout\ : std_logic;
SIGNAL \mem|mem~1652_combout\ : std_logic;
SIGNAL \mem|mem~1653_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[14]~56_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[14]~57_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[14]~58_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[14]~59_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[14]~14_combout\ : std_logic;
SIGNAL \mem|mem~367_q\ : std_logic;
SIGNAL \mem|mem~431_q\ : std_logic;
SIGNAL \mem|mem~303_q\ : std_logic;
SIGNAL \mem|mem~1654_combout\ : std_logic;
SIGNAL \mem|mem~495_q\ : std_logic;
SIGNAL \mem|mem~1655_combout\ : std_logic;
SIGNAL \mem|mem~415_q\ : std_logic;
SIGNAL \mem|mem~351_q\ : std_logic;
SIGNAL \mem|mem~287_q\ : std_logic;
SIGNAL \mem|mem~1656_combout\ : std_logic;
SIGNAL \mem|mem~479_q\ : std_logic;
SIGNAL \mem|mem~1657_combout\ : std_logic;
SIGNAL \mem|mem~335_q\ : std_logic;
SIGNAL \mem|mem~399_q\ : std_logic;
SIGNAL \mem|mem~271_q\ : std_logic;
SIGNAL \mem|mem~1658_combout\ : std_logic;
SIGNAL \mem|mem~463_q\ : std_logic;
SIGNAL \mem|mem~1659_combout\ : std_logic;
SIGNAL \mem|mem~1660_combout\ : std_logic;
SIGNAL \mem|mem~447_q\ : std_logic;
SIGNAL \mem|mem~383_q\ : std_logic;
SIGNAL \mem|mem~319_q\ : std_logic;
SIGNAL \mem|mem~1661_combout\ : std_logic;
SIGNAL \mem|mem~511_q\ : std_logic;
SIGNAL \mem|mem~1662_combout\ : std_logic;
SIGNAL \mem|mem~1663_combout\ : std_logic;
SIGNAL \mem|mem~623_q\ : std_logic;
SIGNAL \mem|mem~607_q\ : std_logic;
SIGNAL \mem|mem~591_q\ : std_logic;
SIGNAL \mem|mem~1664_combout\ : std_logic;
SIGNAL \mem|mem~639_q\ : std_logic;
SIGNAL \mem|mem~1665_combout\ : std_logic;
SIGNAL \mem|mem~671_q\ : std_logic;
SIGNAL \mem|mem~687_q\ : std_logic;
SIGNAL \mem|mem~655_q\ : std_logic;
SIGNAL \mem|mem~1666_combout\ : std_logic;
SIGNAL \mem|mem~703_q\ : std_logic;
SIGNAL \mem|mem~1667_combout\ : std_logic;
SIGNAL \mem|mem~543_q\ : std_logic;
SIGNAL \mem|mem~559_q\ : std_logic;
SIGNAL \mem|mem~527_q\ : std_logic;
SIGNAL \mem|mem~1668_combout\ : std_logic;
SIGNAL \mem|mem~575_q\ : std_logic;
SIGNAL \mem|mem~1669_combout\ : std_logic;
SIGNAL \mem|mem~1670_combout\ : std_logic;
SIGNAL \mem|mem~751_q\ : std_logic;
SIGNAL \mem|mem~735_q\ : std_logic;
SIGNAL \mem|mem~719_q\ : std_logic;
SIGNAL \mem|mem~1671_combout\ : std_logic;
SIGNAL \mem|mem~767_q\ : std_logic;
SIGNAL \mem|mem~1672_combout\ : std_logic;
SIGNAL \mem|mem~1673_combout\ : std_logic;
SIGNAL \mem|mem~175_q\ : std_logic;
SIGNAL \mem|mem~159_q\ : std_logic;
SIGNAL \mem|mem~143_q\ : std_logic;
SIGNAL \mem|mem~1674_combout\ : std_logic;
SIGNAL \mem|mem~191_q\ : std_logic;
SIGNAL \mem|mem~1675_combout\ : std_logic;
SIGNAL \mem|mem~95_q\ : std_logic;
SIGNAL \mem|mem~111_q\ : std_logic;
SIGNAL \mem|mem~79_q\ : std_logic;
SIGNAL \mem|mem~1676_combout\ : std_logic;
SIGNAL \mem|mem~127_q\ : std_logic;
SIGNAL \mem|mem~1677_combout\ : std_logic;
SIGNAL \mem|mem~47_q\ : std_logic;
SIGNAL \mem|mem~31_q\ : std_logic;
SIGNAL \mem|mem~15_q\ : std_logic;
SIGNAL \mem|mem~1678_combout\ : std_logic;
SIGNAL \mem|mem~63_q\ : std_logic;
SIGNAL \mem|mem~1679_combout\ : std_logic;
SIGNAL \mem|mem~1680_combout\ : std_logic;
SIGNAL \mem|mem~223_q\ : std_logic;
SIGNAL \mem|mem~239_q\ : std_logic;
SIGNAL \mem|mem~207_q\ : std_logic;
SIGNAL \mem|mem~1681_combout\ : std_logic;
SIGNAL \mem|mem~255_q\ : std_logic;
SIGNAL \mem|mem~1682_combout\ : std_logic;
SIGNAL \mem|mem~1683_combout\ : std_logic;
SIGNAL \mem|mem~1684_combout\ : std_logic;
SIGNAL \mem|mem~863_q\ : std_logic;
SIGNAL \mem|mem~927_q\ : std_logic;
SIGNAL \mem|mem~799_q\ : std_logic;
SIGNAL \mem|mem~1685_combout\ : std_logic;
SIGNAL \mem|mem~991_q\ : std_logic;
SIGNAL \mem|mem~1686_combout\ : std_logic;
SIGNAL \mem|mem~943_q\ : std_logic;
SIGNAL \mem|mem~879_q\ : std_logic;
SIGNAL \mem|mem~815_q\ : std_logic;
SIGNAL \mem|mem~1687_combout\ : std_logic;
SIGNAL \mem|mem~1007_q\ : std_logic;
SIGNAL \mem|mem~1688_combout\ : std_logic;
SIGNAL \mem|mem~911_q\ : std_logic;
SIGNAL \mem|mem~847_q\ : std_logic;
SIGNAL \mem|mem~783_q\ : std_logic;
SIGNAL \mem|mem~1689_combout\ : std_logic;
SIGNAL \mem|mem~975_q\ : std_logic;
SIGNAL \mem|mem~1690_combout\ : std_logic;
SIGNAL \mem|mem~1691_combout\ : std_logic;
SIGNAL \mem|mem~895_q\ : std_logic;
SIGNAL \mem|mem~959_q\ : std_logic;
SIGNAL \mem|mem~831_q\ : std_logic;
SIGNAL \mem|mem~1692_combout\ : std_logic;
SIGNAL \mem|mem~1023_q\ : std_logic;
SIGNAL \mem|mem~1693_combout\ : std_logic;
SIGNAL \mem|mem~1694_combout\ : std_logic;
SIGNAL \mem|mem~1695_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[15]~72_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[15]~74_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[15]~60_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[15]~61_combout\ : std_logic;
SIGNAL \mem|mem~1697_combout\ : std_logic;
SIGNAL \con|Equal0~2_combout\ : std_logic;
SIGNAL \con|Selector0~2_combout\ : std_logic;
SIGNAL \dp|encoder|din~4_combout\ : std_logic;
SIGNAL \dp|encoder|din~6_combout\ : std_logic;
SIGNAL \dp|encoder|din~7_combout\ : std_logic;
SIGNAL \con|state~52_combout\ : std_logic;
SIGNAL \con|Equal0~8_combout\ : std_logic;
SIGNAL \mem|mem~1706_combout\ : std_logic;
SIGNAL \mem|mem~1707_combout\ : std_logic;
SIGNAL \mem|mem~1709_combout\ : std_logic;
SIGNAL \mem|mem~1716_combout\ : std_logic;
SIGNAL \mem|mem~1720_combout\ : std_logic;
SIGNAL \mem|mem~1725_combout\ : std_logic;
SIGNAL \mem|mem~1749_combout\ : std_logic;
SIGNAL \dp|alu1|Equal0~3_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~109_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~111_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~121_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~123_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~125_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~129_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~131_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~133_combout\ : std_logic;
SIGNAL \mem|mem~1776_combout\ : std_logic;
SIGNAL \mem|mem~1778_combout\ : std_logic;
SIGNAL \mem|mem~1779_combout\ : std_logic;
SIGNAL \mem|mem~1781_combout\ : std_logic;
SIGNAL \mem|mem~1785_combout\ : std_logic;
SIGNAL \mem|mem~1787_combout\ : std_logic;
SIGNAL \mem|mem~1788_combout\ : std_logic;
SIGNAL \mem|mem~1790_combout\ : std_logic;
SIGNAL \mem|mem~1791_combout\ : std_logic;
SIGNAL \mem|mem~1792_combout\ : std_logic;
SIGNAL \mem|mem~1793_combout\ : std_logic;
SIGNAL \mem|mem~1794_combout\ : std_logic;
SIGNAL \mem|mem~1796_combout\ : std_logic;
SIGNAL \mem|mem~1797_combout\ : std_logic;
SIGNAL \mem|mem~1798_combout\ : std_logic;
SIGNAL \mem|mem~1799_combout\ : std_logic;
SIGNAL \mem|mem~1800_combout\ : std_logic;
SIGNAL \mem|mem~1801_combout\ : std_logic;
SIGNAL \mem|mem~1802_combout\ : std_logic;
SIGNAL \mem|mem~1803_combout\ : std_logic;
SIGNAL \mem|mem~1805_combout\ : std_logic;
SIGNAL \mem|mem~1806_combout\ : std_logic;
SIGNAL \mem|mem~1807_combout\ : std_logic;
SIGNAL \mem|mem~1808_combout\ : std_logic;
SIGNAL \mem|mem~1809_combout\ : std_logic;
SIGNAL \mem|mem~1810_combout\ : std_logic;
SIGNAL \mem|mem~1811_combout\ : std_logic;
SIGNAL \mem|mem~1813_combout\ : std_logic;
SIGNAL \mem|mem~1817_combout\ : std_logic;
SIGNAL \mem|mem~1818_combout\ : std_logic;
SIGNAL \mem|mem~1819_combout\ : std_logic;
SIGNAL \mem|mem~1820_combout\ : std_logic;
SIGNAL \mem|mem~1821_combout\ : std_logic;
SIGNAL \mem|mem~1822_combout\ : std_logic;
SIGNAL \mem|mem~1823_combout\ : std_logic;
SIGNAL \mem|mem~1824_combout\ : std_logic;
SIGNAL \mem|mem~1825_combout\ : std_logic;
SIGNAL \mem|mem~1826_combout\ : std_logic;
SIGNAL \mem|mem~1827_combout\ : std_logic;
SIGNAL \mem|mem~1828_combout\ : std_logic;
SIGNAL \mem|mem~1829_combout\ : std_logic;
SIGNAL \mem|mem~1833_combout\ : std_logic;
SIGNAL \mem|mem~1834_combout\ : std_logic;
SIGNAL \mem|mem~1835_combout\ : std_logic;
SIGNAL \mem|mem~1837_combout\ : std_logic;
SIGNAL \mem|mem~1838_combout\ : std_logic;
SIGNAL \mem|mem~1840_combout\ : std_logic;
SIGNAL \mem|mem~1841_combout\ : std_logic;
SIGNAL \mem|mem~1842_combout\ : std_logic;
SIGNAL \mem|mem~1843_combout\ : std_logic;
SIGNAL \mem|mem~1844_combout\ : std_logic;
SIGNAL \mem|mem~1846_combout\ : std_logic;
SIGNAL \mem|mem~1847_combout\ : std_logic;
SIGNAL \mem|mem~1849_combout\ : std_logic;
SIGNAL \mem|mem~1851_combout\ : std_logic;
SIGNAL \mem|mem~1852_combout\ : std_logic;
SIGNAL \mem|mem~1853_combout\ : std_logic;
SIGNAL \mem|mem~1854_combout\ : std_logic;
SIGNAL \mem|mem~1855_combout\ : std_logic;
SIGNAL \mem|mem~1856_combout\ : std_logic;
SIGNAL \mem|mem~1857_combout\ : std_logic;
SIGNAL \mem|mem~1858_combout\ : std_logic;
SIGNAL \mem|mem~1859_combout\ : std_logic;
SIGNAL \mem|mem~1860_combout\ : std_logic;
SIGNAL \mem|mem~1861_combout\ : std_logic;
SIGNAL \mem|mem~1862_combout\ : std_logic;
SIGNAL \mem|mem~1863_combout\ : std_logic;
SIGNAL \mem|mem~1864_combout\ : std_logic;
SIGNAL \mem|mem~1865_combout\ : std_logic;
SIGNAL \mem|mem~1866_combout\ : std_logic;
SIGNAL \mem|mem~1867_combout\ : std_logic;
SIGNAL \mem|mem~1868_combout\ : std_logic;
SIGNAL \mem|mem~1869_combout\ : std_logic;
SIGNAL \mem|mem~1870_combout\ : std_logic;
SIGNAL \mem|mem~1871_combout\ : std_logic;
SIGNAL \mem|mem~1872_combout\ : std_logic;
SIGNAL \mem|mem~1873_combout\ : std_logic;
SIGNAL \mem|mem~1874_combout\ : std_logic;
SIGNAL \mem|mem~1875_combout\ : std_logic;
SIGNAL \mem|mem~1876_combout\ : std_logic;
SIGNAL \mem|mem~1877_combout\ : std_logic;
SIGNAL \mem|mem~1878_combout\ : std_logic;
SIGNAL \mem|mem~1879_combout\ : std_logic;
SIGNAL \mem|mem~1880_combout\ : std_logic;
SIGNAL \mem|mem~1881_combout\ : std_logic;
SIGNAL \mem|mem~1882_combout\ : std_logic;
SIGNAL \mem|mem~1883_combout\ : std_logic;
SIGNAL \mem|mem~1884_combout\ : std_logic;
SIGNAL \mem|mem~1885_combout\ : std_logic;
SIGNAL \mem|mem~1886_combout\ : std_logic;
SIGNAL \mem|mem~1887_combout\ : std_logic;
SIGNAL \mem|mem~1888_combout\ : std_logic;
SIGNAL \mem|mem~1889_combout\ : std_logic;
SIGNAL \mem|mem~1890_combout\ : std_logic;
SIGNAL \mem|mem~1891_combout\ : std_logic;
SIGNAL \mem|mem~1892_combout\ : std_logic;
SIGNAL \mem|mem~1893_combout\ : std_logic;
SIGNAL \mem|mem~1894_combout\ : std_logic;
SIGNAL \mem|mem~1895_combout\ : std_logic;
SIGNAL \mem|mem~1896_combout\ : std_logic;
SIGNAL \mem|mem~1897_combout\ : std_logic;
SIGNAL \mem|mem~1898_combout\ : std_logic;
SIGNAL \mem|mem~1899_combout\ : std_logic;
SIGNAL \mem|mem~1900_combout\ : std_logic;
SIGNAL \mem|mem~1901_combout\ : std_logic;
SIGNAL \mem|mem~1902_combout\ : std_logic;
SIGNAL \mem|mem~1903_combout\ : std_logic;
SIGNAL \mem|mem~1904_combout\ : std_logic;
SIGNAL \mem|mem~1905_combout\ : std_logic;
SIGNAL \mem|mem~1906_combout\ : std_logic;
SIGNAL \mem|mem~1907_combout\ : std_logic;
SIGNAL \mem|mem~1908_combout\ : std_logic;
SIGNAL \mem|mem~1909_combout\ : std_logic;
SIGNAL \mem|mem~1910_combout\ : std_logic;
SIGNAL \mem|mem~1911_combout\ : std_logic;
SIGNAL \mem|mem~1912_combout\ : std_logic;
SIGNAL \mem|mem~1913_combout\ : std_logic;
SIGNAL \mem|mem~1914_combout\ : std_logic;
SIGNAL \mem|mem~1915_combout\ : std_logic;
SIGNAL \mem|mem~1917_combout\ : std_logic;
SIGNAL \mem|mem~1918_combout\ : std_logic;
SIGNAL \mem|mem~1919_combout\ : std_logic;
SIGNAL \mem|mem~1921_combout\ : std_logic;
SIGNAL \mem|mem~1922_combout\ : std_logic;
SIGNAL \mem|mem~1923_combout\ : std_logic;
SIGNAL \mem|mem~1924_combout\ : std_logic;
SIGNAL \mem|mem~1925_combout\ : std_logic;
SIGNAL \mem|mem~1926_combout\ : std_logic;
SIGNAL \mem|mem~1928_combout\ : std_logic;
SIGNAL \mem|mem~1929_combout\ : std_logic;
SIGNAL \mem|mem~1930_combout\ : std_logic;
SIGNAL \mem|mem~1931_combout\ : std_logic;
SIGNAL \mem|mem~1932_combout\ : std_logic;
SIGNAL \mem|mem~1933_combout\ : std_logic;
SIGNAL \mem|mem~1934_combout\ : std_logic;
SIGNAL \mem|mem~1935_combout\ : std_logic;
SIGNAL \mem|mem~1936_combout\ : std_logic;
SIGNAL \mem|mem~1937_combout\ : std_logic;
SIGNAL \mem|mem~1938_combout\ : std_logic;
SIGNAL \mem|mem~1939_combout\ : std_logic;
SIGNAL \mem|mem~1940_combout\ : std_logic;
SIGNAL \mem|mem~1941_combout\ : std_logic;
SIGNAL \mem|mem~1943_combout\ : std_logic;
SIGNAL \mem|mem~1944_combout\ : std_logic;
SIGNAL \mem|mem~1945_combout\ : std_logic;
SIGNAL \mem|mem~1946_combout\ : std_logic;
SIGNAL \mem|mem~1947_combout\ : std_logic;
SIGNAL \mem|mem~1948_combout\ : std_logic;
SIGNAL \mem|mem~1949_combout\ : std_logic;
SIGNAL \mem|mem~1950_combout\ : std_logic;
SIGNAL \mem|mem~1951_combout\ : std_logic;
SIGNAL \mem|mem~1952_combout\ : std_logic;
SIGNAL \mem|mem~1953_combout\ : std_logic;
SIGNAL \mem|mem~1954_combout\ : std_logic;
SIGNAL \mem|mem~1955_combout\ : std_logic;
SIGNAL \mem|mem~1956_combout\ : std_logic;
SIGNAL \mem|mem~1957_combout\ : std_logic;
SIGNAL \mem|mem~1958_combout\ : std_logic;
SIGNAL \mem|mem~1959_combout\ : std_logic;
SIGNAL \mem|mem~1960_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \clk_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \mem|mem~291feeder_combout\ : std_logic;
SIGNAL \mem|mem~179feeder_combout\ : std_logic;
SIGNAL \mem|mem~691feeder_combout\ : std_logic;
SIGNAL \mem|mem~293feeder_combout\ : std_logic;
SIGNAL \mem|mem~837feeder_combout\ : std_logic;
SIGNAL \mem|mem~805feeder_combout\ : std_logic;
SIGNAL \mem|mem~292feeder_combout\ : std_logic;
SIGNAL \mem|mem~182feeder_combout\ : std_logic;
SIGNAL \mem|mem~262feeder_combout\ : std_logic;
SIGNAL \mem|mem~294feeder_combout\ : std_logic;
SIGNAL \mem|mem~263feeder_combout\ : std_logic;
SIGNAL \mem|mem~695feeder_combout\ : std_logic;
SIGNAL \mem|mem~647feeder_combout\ : std_logic;
SIGNAL \mem|mem~871feeder_combout\ : std_logic;
SIGNAL \mem|mem~776feeder_combout\ : std_logic;
SIGNAL \mem|mem~136feeder_combout\ : std_logic;
SIGNAL \mem|mem~648feeder_combout\ : std_logic;
SIGNAL \mem|mem~185feeder_combout\ : std_logic;
SIGNAL \mem|mem~297feeder_combout\ : std_logic;
SIGNAL \mem|mem~1018feeder_combout\ : std_logic;
SIGNAL \mem|mem~298feeder_combout\ : std_logic;
SIGNAL \mem|mem~282feeder_combout\ : std_logic;
SIGNAL \mem|mem~698feeder_combout\ : std_logic;
SIGNAL \mem|mem~587feeder_combout\ : std_logic;
SIGNAL \mem|mem~299feeder_combout\ : std_logic;
SIGNAL \mem|mem~300feeder_combout\ : std_logic;
SIGNAL \mem|mem~284feeder_combout\ : std_logic;
SIGNAL \mem|mem~700feeder_combout\ : std_logic;
SIGNAL \mem|mem~12feeder_combout\ : std_logic;
SIGNAL \mem|mem~188feeder_combout\ : std_logic;
SIGNAL \mem|mem~637feeder_combout\ : std_logic;
SIGNAL \mem|mem~589feeder_combout\ : std_logic;
SIGNAL \mem|mem~590feeder_combout\ : std_logic;
SIGNAL \mem|mem~830feeder_combout\ : std_logic;
SIGNAL \mem|mem~302feeder_combout\ : std_logic;
SIGNAL \mem|mem~318feeder_combout\ : std_logic;
SIGNAL \mem|mem~190feeder_combout\ : std_logic;
SIGNAL \mem|mem~494feeder_combout\ : std_logic;
SIGNAL \mem|mem~654feeder_combout\ : std_logic;
SIGNAL \mem|mem~142feeder_combout\ : std_logic;
SIGNAL \mem|mem~639feeder_combout\ : std_logic;
SIGNAL \mem|mem~591feeder_combout\ : std_logic;
SIGNAL \mem|mem~479feeder_combout\ : std_logic;
SIGNAL \mem|mem~815feeder_combout\ : std_logic;
SIGNAL \mem|mem~463feeder_combout\ : std_logic;
SIGNAL \mem|mem~303feeder_combout\ : std_logic;
SIGNAL \mem|mem~272feeder_combout\ : std_logic;
SIGNAL \mem|mem~176feeder_combout\ : std_logic;
SIGNAL \mem|mem~193feeder_combout\ : std_logic;
SIGNAL \mem|mem~833feeder_combout\ : std_logic;
SIGNAL \mem|mem~289feeder_combout\ : std_logic;
SIGNAL \mem|mem~194feeder_combout\ : std_logic;
SIGNAL \mem|mem~178feeder_combout\ : std_logic;
SIGNAL \mem|mem~290feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \con|state~50_combout\ : std_logic;
SIGNAL \con|state.i_type_store~q\ : std_logic;
SIGNAL \con|state~44_combout\ : std_logic;
SIGNAL \con|state.SM1~q\ : std_logic;
SIGNAL \con|WideOr24~0_combout\ : std_logic;
SIGNAL \con|WideOr24~combout\ : std_logic;
SIGNAL \con|Equal0~7_combout\ : std_logic;
SIGNAL \con|state~56_combout\ : std_logic;
SIGNAL \con|state.nanda~q\ : std_logic;
SIGNAL \con|Equal0~0_combout\ : std_logic;
SIGNAL \con|state~36_combout\ : std_logic;
SIGNAL \con|state.branch_compare~q\ : std_logic;
SIGNAL \con|state~37_combout\ : std_logic;
SIGNAL \con|state.br_check~q\ : std_logic;
SIGNAL \con|WideOr14~0_combout\ : std_logic;
SIGNAL \con|alu_op[1]~0_combout\ : std_logic;
SIGNAL \con|state~40_combout\ : std_logic;
SIGNAL \con|state.SM2~q\ : std_logic;
SIGNAL \con|WideOr18~0_combout\ : std_logic;
SIGNAL \con|state~53_combout\ : std_logic;
SIGNAL \con|state.jmp_store_pc~q\ : std_logic;
SIGNAL \con|state.0000000000000000~q\ : std_logic;
SIGNAL \con|WideOr15~0_combout\ : std_logic;
SIGNAL \con|WideOr18~1_combout\ : std_logic;
SIGNAL \con|state~38_combout\ : std_logic;
SIGNAL \con|state~39_combout\ : std_logic;
SIGNAL \con|state.jmp_add~q\ : std_logic;
SIGNAL \con|WideOr17~0_combout\ : std_logic;
SIGNAL \con|WideOr16~1_combout\ : std_logic;
SIGNAL \con|WideOr15~1_combout\ : std_logic;
SIGNAL \con|WideOr15~combout\ : std_logic;
SIGNAL \mem|dataout[8]~39_combout\ : std_logic;
SIGNAL \con|Selector4~0_combout\ : std_logic;
SIGNAL \con|Selector4~3_combout\ : std_logic;
SIGNAL \con|WideOr20~0_combout\ : std_logic;
SIGNAL \con|WideOr20~combout\ : std_logic;
SIGNAL \con|WideOr19~combout\ : std_logic;
SIGNAL \con|WideOr17~combout\ : std_logic;
SIGNAL \con|WideOr23~2_combout\ : std_logic;
SIGNAL \mem|dataout[7]~38_combout\ : std_logic;
SIGNAL \dp|mux4B_C|Mux1~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux12~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux12~1_combout\ : std_logic;
SIGNAL \dp|encoder|din~12_combout\ : std_logic;
SIGNAL \mem|dataout[9]~40_combout\ : std_logic;
SIGNAL \dp|mux4B_C|Mux2~0_combout\ : std_logic;
SIGNAL \mem|dataout[6]~47_combout\ : std_logic;
SIGNAL \dp|mux4B_C|Mux2~1_combout\ : std_logic;
SIGNAL \dp|mux_after_ir|Mux0~1_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~7_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~6_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[2]~10_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[2]~11_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[2]~79_combout\ : std_logic;
SIGNAL \con|Selector3~0_combout\ : std_logic;
SIGNAL \con|WideOr23~combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux11~0_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~1_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~0_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[4]~24_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[4]~25_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~4_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[4]~22_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[4]~23_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[4]~26_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux11~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~112_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux15~2_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux15~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~54_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~56_cout\ : std_logic;
SIGNAL \dp|alu1|Add0~58\ : std_logic;
SIGNAL \dp|alu1|Add0~59_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~77_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~3_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[1]~2_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[1]~3_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[1]~0_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[1]~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[1]~78_combout\ : std_logic;
SIGNAL \mem|mem~1746_combout\ : std_logic;
SIGNAL \mem|mem~257_q\ : std_logic;
SIGNAL \mem|mem~1795_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~57_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~62_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~63_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[0]~4_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[0]~5_combout\ : std_logic;
SIGNAL \dp|regA|out[0]~1_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux15~0_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux15~1_combout\ : std_logic;
SIGNAL \mem|mem~1708_combout\ : std_logic;
SIGNAL \mem|mem~1745_combout\ : std_logic;
SIGNAL \mem|mem~385_q\ : std_logic;
SIGNAL \mem|mem~1070_combout\ : std_logic;
SIGNAL \mem|mem~1744_combout\ : std_logic;
SIGNAL \mem|mem~321_q\ : std_logic;
SIGNAL \mem|mem~1071_combout\ : std_logic;
SIGNAL \mem|mem~1072_combout\ : std_logic;
SIGNAL \mem|mem~1710_combout\ : std_logic;
SIGNAL \mem|mem~1752_combout\ : std_logic;
SIGNAL \mem|mem~433_q\ : std_logic;
SIGNAL \mem|mem~1718_combout\ : std_logic;
SIGNAL \mem|mem~1754_combout\ : std_logic;
SIGNAL \mem|mem~305_q\ : std_logic;
SIGNAL \mem|mem~1702_combout\ : std_logic;
SIGNAL \mem|mem~1753_combout\ : std_logic;
SIGNAL \mem|mem~369_q\ : std_logic;
SIGNAL \mem|mem~1073_combout\ : std_logic;
SIGNAL \mem|mem~1074_combout\ : std_logic;
SIGNAL \mem|mem~1075_combout\ : std_logic;
SIGNAL \mem|mem~1712_combout\ : std_logic;
SIGNAL \mem|mem~1762_combout\ : std_logic;
SIGNAL \mem|mem~785_q\ : std_logic;
SIGNAL \mem|mem~1704_combout\ : std_logic;
SIGNAL \mem|mem~1761_combout\ : std_logic;
SIGNAL \mem|mem~913_q\ : std_logic;
SIGNAL \mem|mem~1097_combout\ : std_logic;
SIGNAL \mem|mem~1698_combout\ : std_logic;
SIGNAL \mem|mem~1760_combout\ : std_logic;
SIGNAL \mem|mem~849_q\ : std_logic;
SIGNAL \mem|mem~1098_combout\ : std_logic;
SIGNAL \mem|mem~1804_combout\ : std_logic;
SIGNAL \mem|mem~1770_combout\ : std_logic;
SIGNAL \mem|mem~769_q\ : std_logic;
SIGNAL \mem|mem~1768_combout\ : std_logic;
SIGNAL \mem|mem~897_q\ : std_logic;
SIGNAL \mem|mem~1102_combout\ : std_logic;
SIGNAL \mem|mem~1764_combout\ : std_logic;
SIGNAL \mem|mem~929_q\ : std_logic;
SIGNAL \mem|mem~1766_combout\ : std_logic;
SIGNAL \mem|mem~801_q\ : std_logic;
SIGNAL \mem|mem~1100_combout\ : std_logic;
SIGNAL \mem|mem~1103_combout\ : std_logic;
SIGNAL \mem|mem~1106_combout\ : std_logic;
SIGNAL \mem|mem~1107_combout\ : std_logic;
SIGNAL \mem|dataout[1]~33_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux14~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux14~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[1]~0_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[1]~1_combout\ : std_logic;
SIGNAL \dp|regA|out[1]~0_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[1]~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~60\ : std_logic;
SIGNAL \dp|alu1|Add0~66\ : std_logic;
SIGNAL \dp|alu1|Add0~70\ : std_logic;
SIGNAL \dp|alu1|Add0~72_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~114_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux11~1_combout\ : std_logic;
SIGNAL \dp|mux4PcSelect|Mux1~0_combout\ : std_logic;
SIGNAL \dp|mux4PcSelect|Mux1~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[4]~21_combout\ : std_logic;
SIGNAL \dp|regA|out[4]~5_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux11~0_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux11~1_combout\ : std_logic;
SIGNAL \mem|mem~1771_combout\ : std_logic;
SIGNAL \mem|mem~962_q\ : std_logic;
SIGNAL \mem|mem~898_q\ : std_logic;
SIGNAL \mem|mem~1144_combout\ : std_logic;
SIGNAL \mem|mem~1696_combout\ : std_logic;
SIGNAL \mem|mem~1765_combout\ : std_logic;
SIGNAL \mem|mem~866_q\ : std_logic;
SIGNAL \mem|mem~1141_combout\ : std_logic;
SIGNAL \mem|mem~930_q\ : std_logic;
SIGNAL \mem|mem~1142_combout\ : std_logic;
SIGNAL \mem|mem~1145_combout\ : std_logic;
SIGNAL \mem|mem~1816_combout\ : std_logic;
SIGNAL \mem|mem~786_q\ : std_logic;
SIGNAL \mem|mem~914_q\ : std_logic;
SIGNAL \mem|mem~1139_combout\ : std_logic;
SIGNAL \mem|mem~850_q\ : std_logic;
SIGNAL \mem|mem~1722_combout\ : std_logic;
SIGNAL \mem|mem~1763_combout\ : std_logic;
SIGNAL \mem|mem~978_q\ : std_logic;
SIGNAL \mem|mem~1140_combout\ : std_logic;
SIGNAL \mem|mem~1148_combout\ : std_logic;
SIGNAL \mem|mem~1726_combout\ : std_logic;
SIGNAL \mem|mem~1743_combout\ : std_logic;
SIGNAL \mem|mem~242_q\ : std_logic;
SIGNAL \mem|mem~1815_combout\ : std_logic;
SIGNAL \mem|mem~1740_combout\ : std_logic;
SIGNAL \mem|mem~210_q\ : std_logic;
SIGNAL \mem|mem~1136_combout\ : std_logic;
SIGNAL \mem|mem~1812_combout\ : std_logic;
SIGNAL \mem|mem~1737_combout\ : std_logic;
SIGNAL \mem|mem~18_q\ : std_logic;
SIGNAL \mem|mem~1132_combout\ : std_logic;
SIGNAL \mem|mem~1814_combout\ : std_logic;
SIGNAL \mem|mem~1739_combout\ : std_logic;
SIGNAL \mem|mem~50_q\ : std_logic;
SIGNAL \mem|mem~1133_combout\ : std_logic;
SIGNAL \mem|mem~1134_combout\ : std_logic;
SIGNAL \mem|mem~1137_combout\ : std_logic;
SIGNAL \mem|mem~1138_combout\ : std_logic;
SIGNAL \mem|mem~1149_combout\ : std_logic;
SIGNAL \mem|dataout[2]~34_combout\ : std_logic;
SIGNAL \dp|encoder|din~16_combout\ : std_logic;
SIGNAL \dp|encoder|din~14_combout\ : std_logic;
SIGNAL \dp|encoder|din~13_combout\ : std_logic;
SIGNAL \dp|encoder|din~17_combout\ : std_logic;
SIGNAL \dp|encoder|dout[2]~7_combout\ : std_logic;
SIGNAL \dp|encoder|din~10_combout\ : std_logic;
SIGNAL \dp|encoder|din~11_combout\ : std_logic;
SIGNAL \dp|encoder|din~8_combout\ : std_logic;
SIGNAL \dp|encoder|din~9_combout\ : std_logic;
SIGNAL \dp|encoder|dout[0]~4_combout\ : std_logic;
SIGNAL \dp|encoder|dout[0]~5_combout\ : std_logic;
SIGNAL \dp|mux_after_ir|Mux2~0_combout\ : std_logic;
SIGNAL \dp|mux_after_ir|Mux2~1_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~2_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[3]~12_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[3]~13_combout\ : std_logic;
SIGNAL \dp|regA|out[3]~3_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[3]~3_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~69_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[3]~12_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[3]~13_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[3]~15_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[3]~16_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux12~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~68_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~110_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux12~0_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux12~1_combout\ : std_logic;
SIGNAL \mem|mem~916_q\ : std_logic;
SIGNAL \mem|mem~788_q\ : std_logic;
SIGNAL \mem|mem~1223_combout\ : std_logic;
SIGNAL \mem|mem~852_q\ : std_logic;
SIGNAL \mem|mem~1224_combout\ : std_logic;
SIGNAL \mem|mem~1772_combout\ : std_logic;
SIGNAL \mem|mem~884_q\ : std_logic;
SIGNAL \mem|mem~1775_combout\ : std_logic;
SIGNAL \mem|mem~1012_q\ : std_logic;
SIGNAL \mem|mem~1231_combout\ : std_logic;
SIGNAL \mem|mem~1769_combout\ : std_logic;
SIGNAL \mem|mem~836_q\ : std_logic;
SIGNAL \mem|mem~1227_combout\ : std_logic;
SIGNAL \mem|mem~900_q\ : std_logic;
SIGNAL \mem|mem~1228_combout\ : std_logic;
SIGNAL \mem|mem~868_q\ : std_logic;
SIGNAL \mem|mem~1225_combout\ : std_logic;
SIGNAL \mem|mem~932_q\ : std_logic;
SIGNAL \mem|mem~1767_combout\ : std_logic;
SIGNAL \mem|mem~996_q\ : std_logic;
SIGNAL \mem|mem~1226_combout\ : std_logic;
SIGNAL \mem|mem~1229_combout\ : std_logic;
SIGNAL \mem|mem~1232_combout\ : std_logic;
SIGNAL \mem|mem~1748_combout\ : std_logic;
SIGNAL \mem|mem~420_q\ : std_logic;
SIGNAL \mem|mem~1202_combout\ : std_logic;
SIGNAL \mem|mem~1751_combout\ : std_logic;
SIGNAL \mem|mem~356_q\ : std_logic;
SIGNAL \mem|mem~1203_combout\ : std_logic;
SIGNAL \mem|mem~1758_combout\ : std_logic;
SIGNAL \mem|mem~468_q\ : std_logic;
SIGNAL \mem|mem~1756_combout\ : std_logic;
SIGNAL \mem|mem~404_q\ : std_logic;
SIGNAL \mem|mem~1759_combout\ : std_logic;
SIGNAL \mem|mem~340_q\ : std_logic;
SIGNAL \mem|mem~1757_combout\ : std_logic;
SIGNAL \mem|mem~276_q\ : std_logic;
SIGNAL \mem|mem~1204_combout\ : std_logic;
SIGNAL \mem|mem~1205_combout\ : std_logic;
SIGNAL \mem|mem~388_q\ : std_logic;
SIGNAL \mem|mem~260_q\ : std_logic;
SIGNAL \mem|mem~1206_combout\ : std_logic;
SIGNAL \mem|mem~324_q\ : std_logic;
SIGNAL \mem|mem~1207_combout\ : std_logic;
SIGNAL \mem|mem~1208_combout\ : std_logic;
SIGNAL \mem|mem~1211_combout\ : std_logic;
SIGNAL \mem|mem~1839_combout\ : std_logic;
SIGNAL \mem|mem~212_q\ : std_logic;
SIGNAL \mem|mem~244_q\ : std_logic;
SIGNAL \mem|mem~1220_combout\ : std_logic;
SIGNAL \mem|mem~1700_combout\ : std_logic;
SIGNAL \mem|mem~1734_combout\ : std_logic;
SIGNAL \mem|mem~68_q\ : std_logic;
SIGNAL \mem|mem~1214_combout\ : std_logic;
SIGNAL \mem|mem~1732_combout\ : std_logic;
SIGNAL \mem|mem~84_q\ : std_logic;
SIGNAL \mem|mem~1836_combout\ : std_logic;
SIGNAL \mem|mem~1735_combout\ : std_logic;
SIGNAL \mem|mem~116_q\ : std_logic;
SIGNAL \mem|mem~1215_combout\ : std_logic;
SIGNAL \mem|mem~1218_combout\ : std_logic;
SIGNAL \mem|mem~1221_combout\ : std_logic;
SIGNAL \mem|mem~1222_combout\ : std_logic;
SIGNAL \mem|mem~1832_combout\ : std_logic;
SIGNAL \mem|mem~1727_combout\ : std_logic;
SIGNAL \mem|mem~756_q\ : std_logic;
SIGNAL \mem|mem~1721_combout\ : std_logic;
SIGNAL \mem|mem~740_q\ : std_logic;
SIGNAL \mem|mem~1200_combout\ : std_logic;
SIGNAL \mem|mem~1703_combout\ : std_logic;
SIGNAL \mem|mem~628_q\ : std_logic;
SIGNAL \mem|mem~1830_combout\ : std_logic;
SIGNAL \mem|mem~1699_combout\ : std_logic;
SIGNAL \mem|mem~596_q\ : std_logic;
SIGNAL \mem|mem~1192_combout\ : std_logic;
SIGNAL \mem|mem~1193_combout\ : std_logic;
SIGNAL \mem|mem~1831_combout\ : std_logic;
SIGNAL \mem|mem~1719_combout\ : std_logic;
SIGNAL \mem|mem~564_q\ : std_logic;
SIGNAL \mem|mem~1713_combout\ : std_logic;
SIGNAL \mem|mem~532_q\ : std_logic;
SIGNAL \mem|mem~1197_combout\ : std_logic;
SIGNAL \mem|mem~1198_combout\ : std_logic;
SIGNAL \mem|mem~1201_combout\ : std_logic;
SIGNAL \mem|mem~1233_combout\ : std_logic;
SIGNAL \mem|dataout[4]~36_combout\ : std_logic;
SIGNAL \dp|mux4B_C|Mux1~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[2]~8_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[2]~9_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux13~0_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux13~1_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux14~4_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~64_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~65_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~78_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux13~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[2]~10_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[2]~11_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[2]~8_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[2]~9_combout\ : std_logic;
SIGNAL \dp|regA|out[2]~2_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux13~0_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux13~2_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux10~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux10~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[5]~17_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[5]~18_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[5]~19_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[5]~20_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[5]~21_combout\ : std_logic;
SIGNAL \mem|mem~885_q\ : std_logic;
SIGNAL \mem|mem~1013_q\ : std_logic;
SIGNAL \mem|mem~1273_combout\ : std_logic;
SIGNAL \mem|mem~1850_combout\ : std_logic;
SIGNAL \mem|mem~773_q\ : std_logic;
SIGNAL \mem|mem~901_q\ : std_logic;
SIGNAL \mem|mem~1270_combout\ : std_logic;
SIGNAL \mem|mem~1271_combout\ : std_logic;
SIGNAL \mem|mem~1274_combout\ : std_logic;
SIGNAL \mem|mem~437_q\ : std_logic;
SIGNAL \mem|mem~373_q\ : std_logic;
SIGNAL \mem|mem~1241_combout\ : std_logic;
SIGNAL \mem|mem~1242_combout\ : std_logic;
SIGNAL \mem|mem~405_q\ : std_logic;
SIGNAL \mem|mem~469_q\ : std_logic;
SIGNAL \mem|mem~1237_combout\ : std_logic;
SIGNAL \mem|mem~1240_combout\ : std_logic;
SIGNAL \mem|mem~1243_combout\ : std_logic;
SIGNAL \mem|mem~1723_combout\ : std_logic;
SIGNAL \mem|mem~725_q\ : std_logic;
SIGNAL \mem|mem~1251_combout\ : std_logic;
SIGNAL \mem|mem~741_q\ : std_logic;
SIGNAL \mem|mem~757_q\ : std_logic;
SIGNAL \mem|mem~1252_combout\ : std_logic;
SIGNAL \mem|mem~629_q\ : std_logic;
SIGNAL \mem|mem~1845_combout\ : std_logic;
SIGNAL \mem|mem~1701_combout\ : std_logic;
SIGNAL \mem|mem~581_q\ : std_logic;
SIGNAL \mem|mem~1244_combout\ : std_logic;
SIGNAL \mem|mem~1245_combout\ : std_logic;
SIGNAL \mem|mem~1253_combout\ : std_logic;
SIGNAL \mem|mem~245_q\ : std_logic;
SIGNAL \mem|mem~213_q\ : std_logic;
SIGNAL \mem|mem~1262_combout\ : std_logic;
SIGNAL \mem|mem~21_q\ : std_logic;
SIGNAL \mem|mem~1738_combout\ : std_logic;
SIGNAL \mem|mem~5_q\ : std_logic;
SIGNAL \mem|mem~1258_combout\ : std_logic;
SIGNAL \mem|mem~53_q\ : std_logic;
SIGNAL \mem|mem~1848_combout\ : std_logic;
SIGNAL \mem|mem~1714_combout\ : std_logic;
SIGNAL \mem|mem~1736_combout\ : std_logic;
SIGNAL \mem|mem~37_q\ : std_logic;
SIGNAL \mem|mem~1259_combout\ : std_logic;
SIGNAL \mem|mem~85_q\ : std_logic;
SIGNAL \mem|mem~117_q\ : std_logic;
SIGNAL \mem|mem~1257_combout\ : std_logic;
SIGNAL \mem|mem~1260_combout\ : std_logic;
SIGNAL \mem|mem~1263_combout\ : std_logic;
SIGNAL \mem|mem~1264_combout\ : std_logic;
SIGNAL \mem|mem~1275_combout\ : std_logic;
SIGNAL \mem|dataout[5]~37_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux5~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~91_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[10]~41_combout\ : std_logic;
SIGNAL \dp|regA|out[10]~10_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[10]~10_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[9]~44_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[9]~45_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[9]~43_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[9]~46_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux6~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~88_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~122_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux6~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[9]~37_combout\ : std_logic;
SIGNAL \dp|regA|out[9]~9_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[9]~9_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[8]~33_combout\ : std_logic;
SIGNAL \dp|regA|out[8]~8_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[8]~8_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~85_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~120_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux7~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux7~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[8]~37_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[8]~38_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[8]~41_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux7~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~119_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~79_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~116_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux9~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux9~1_combout\ : std_logic;
SIGNAL \mem|mem~886_q\ : std_logic;
SIGNAL \mem|mem~1014_q\ : std_logic;
SIGNAL \mem|mem~1315_combout\ : std_logic;
SIGNAL \mem|mem~790_q\ : std_logic;
SIGNAL \mem|mem~918_q\ : std_logic;
SIGNAL \mem|mem~1307_combout\ : std_logic;
SIGNAL \mem|mem~854_q\ : std_logic;
SIGNAL \mem|mem~982_q\ : std_logic;
SIGNAL \mem|mem~1308_combout\ : std_logic;
SIGNAL \mem|mem~1316_combout\ : std_logic;
SIGNAL \mem|mem~1724_combout\ : std_logic;
SIGNAL \mem|mem~1747_combout\ : std_logic;
SIGNAL \mem|mem~454_q\ : std_logic;
SIGNAL \mem|mem~326_q\ : std_logic;
SIGNAL \mem|mem~1291_combout\ : std_logic;
SIGNAL \mem|mem~1292_combout\ : std_logic;
SIGNAL \mem|mem~1750_combout\ : std_logic;
SIGNAL \mem|mem~486_q\ : std_logic;
SIGNAL \mem|mem~358_q\ : std_logic;
SIGNAL \mem|mem~1287_combout\ : std_logic;
SIGNAL \mem|mem~1295_combout\ : std_logic;
SIGNAL \mem|mem~1306_combout\ : std_logic;
SIGNAL \mem|mem~1317_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux9~2_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[6]~29_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[6]~30_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[6]~27_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[6]~28_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[6]~31_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux9~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~115_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~73\ : std_logic;
SIGNAL \dp|alu1|Add0~75\ : std_logic;
SIGNAL \dp|alu1|Add0~81\ : std_logic;
SIGNAL \dp|alu1|Add0~83_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~82_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~118_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux8~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux8~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[7]~34_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[7]~35_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[7]~36_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux8~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~117_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~84\ : std_logic;
SIGNAL \dp|alu1|Add0~87\ : std_logic;
SIGNAL \dp|alu1|Add0~90\ : std_logic;
SIGNAL \dp|alu1|Add0~92_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~124_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux5~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux5~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[10]~50_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[10]~51_combout\ : std_logic;
SIGNAL \mem|mem~762_q\ : std_logic;
SIGNAL \mem|mem~746_q\ : std_logic;
SIGNAL \mem|mem~1452_combout\ : std_logic;
SIGNAL \mem|mem~538_q\ : std_logic;
SIGNAL \mem|mem~1717_combout\ : std_logic;
SIGNAL \mem|mem~522_q\ : std_logic;
SIGNAL \mem|mem~1715_combout\ : std_logic;
SIGNAL \mem|mem~554_q\ : std_logic;
SIGNAL \mem|mem~1448_combout\ : std_logic;
SIGNAL \mem|mem~1449_combout\ : std_logic;
SIGNAL \mem|mem~1450_combout\ : std_logic;
SIGNAL \mem|mem~1453_combout\ : std_logic;
SIGNAL \mem|mem~858_q\ : std_logic;
SIGNAL \mem|mem~986feeder_combout\ : std_logic;
SIGNAL \mem|mem~986_q\ : std_logic;
SIGNAL \mem|mem~1476_combout\ : std_logic;
SIGNAL \mem|mem~938_q\ : std_logic;
SIGNAL \mem|mem~874_q\ : std_logic;
SIGNAL \mem|mem~1916_combout\ : std_logic;
SIGNAL \mem|mem~810_q\ : std_logic;
SIGNAL \mem|mem~1477_combout\ : std_logic;
SIGNAL \mem|mem~1478_combout\ : std_logic;
SIGNAL \mem|mem~1481_combout\ : std_logic;
SIGNAL \mem|mem~1484_combout\ : std_logic;
SIGNAL \mem|mem~1485_combout\ : std_logic;
SIGNAL \mem|dataout[10]~41_combout\ : std_logic;
SIGNAL \dp|mux_after_ir|Mux1~0_combout\ : std_logic;
SIGNAL \dp|mux_after_ir|Mux1~1_combout\ : std_logic;
SIGNAL \dp|regFile|Decoder0~5_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[11]~46_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[11]~47_combout\ : std_logic;
SIGNAL \dp|regA|out[11]~11_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[11]~11_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~93\ : std_logic;
SIGNAL \dp|alu1|Add0~95_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~126_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux4~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux4~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[11]~54_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[11]~55_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[11]~53_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[11]~56_combout\ : std_logic;
SIGNAL \mem|mem~987_q\ : std_logic;
SIGNAL \mem|mem~859_q\ : std_logic;
SIGNAL \mem|mem~1518_combout\ : std_logic;
SIGNAL \mem|mem~1927_combout\ : std_logic;
SIGNAL \mem|mem~811_q\ : std_logic;
SIGNAL \mem|mem~875_q\ : std_logic;
SIGNAL \mem|mem~1519_combout\ : std_logic;
SIGNAL \mem|mem~939_q\ : std_logic;
SIGNAL \mem|mem~1003_q\ : std_logic;
SIGNAL \mem|mem~1520_combout\ : std_logic;
SIGNAL \mem|mem~971_q\ : std_logic;
SIGNAL \mem|mem~907_q\ : std_logic;
SIGNAL \mem|mem~843_q\ : std_logic;
SIGNAL \mem|mem~1521_combout\ : std_logic;
SIGNAL \mem|mem~1522_combout\ : std_logic;
SIGNAL \mem|mem~1523_combout\ : std_logic;
SIGNAL \mem|mem~1773_combout\ : std_logic;
SIGNAL \mem|mem~955_q\ : std_logic;
SIGNAL \mem|mem~1524_combout\ : std_logic;
SIGNAL \mem|mem~891_q\ : std_logic;
SIGNAL \mem|mem~1019_q\ : std_logic;
SIGNAL \mem|mem~1525_combout\ : std_logic;
SIGNAL \mem|mem~1526_combout\ : std_logic;
SIGNAL \mem|mem~523_q\ : std_logic;
SIGNAL \mem|mem~1920_combout\ : std_logic;
SIGNAL \mem|mem~555_q\ : std_logic;
SIGNAL \mem|mem~1500_combout\ : std_logic;
SIGNAL \mem|mem~539_q\ : std_logic;
SIGNAL \mem|mem~1501_combout\ : std_logic;
SIGNAL \mem|mem~1502_combout\ : std_logic;
SIGNAL \mem|mem~635_q\ : std_logic;
SIGNAL \mem|mem~603_q\ : std_logic;
SIGNAL \mem|mem~1496_combout\ : std_logic;
SIGNAL \mem|mem~1497_combout\ : std_logic;
SIGNAL \mem|mem~1505_combout\ : std_logic;
SIGNAL \mem|mem~1516_combout\ : std_logic;
SIGNAL \mem|mem~331_q\ : std_logic;
SIGNAL \mem|mem~395_q\ : std_logic;
SIGNAL \mem|mem~1490_combout\ : std_logic;
SIGNAL \mem|mem~1491_combout\ : std_logic;
SIGNAL \mem|mem~475_q\ : std_logic;
SIGNAL \mem|mem~411_q\ : std_logic;
SIGNAL \mem|mem~283_q\ : std_logic;
SIGNAL \mem|mem~347_q\ : std_logic;
SIGNAL \mem|mem~1488_combout\ : std_logic;
SIGNAL \mem|mem~1489_combout\ : std_logic;
SIGNAL \mem|mem~1492_combout\ : std_logic;
SIGNAL \mem|mem~1755_combout\ : std_logic;
SIGNAL \mem|mem~507_q\ : std_logic;
SIGNAL \mem|mem~443_q\ : std_logic;
SIGNAL \mem|mem~379_q\ : std_logic;
SIGNAL \mem|mem~315feeder_combout\ : std_logic;
SIGNAL \mem|mem~315_q\ : std_logic;
SIGNAL \mem|mem~1493_combout\ : std_logic;
SIGNAL \mem|mem~1494_combout\ : std_logic;
SIGNAL \mem|mem~1495_combout\ : std_logic;
SIGNAL \mem|mem~1527_combout\ : std_logic;
SIGNAL \mem|dataout[11]~42_combout\ : std_logic;
SIGNAL \con|WideOr14~3_combout\ : std_logic;
SIGNAL \con|WideOr14~2_combout\ : std_logic;
SIGNAL \con|WideOr14~combout\ : std_logic;
SIGNAL \dp|mux4PcSelect|Mux0~0_combout\ : std_logic;
SIGNAL \dp|mux4PcSelect|Mux0~1_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~106_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~134_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux0~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux0~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[15]~62_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[15]~63_combout\ : std_logic;
SIGNAL \dp|regA|out[15]~15_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[15]~15_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[15]~73_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[15]~75_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[15]~76_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux0~0_combout\ : std_logic;
SIGNAL \dp|alu1|carry~0_combout\ : std_logic;
SIGNAL \con|Equal0~4_combout\ : std_logic;
SIGNAL \con|state~49_combout\ : std_logic;
SIGNAL \con|state.adi_execute~q\ : std_logic;
SIGNAL \con|state~42_combout\ : std_logic;
SIGNAL \con|state.i_type_load~q\ : std_logic;
SIGNAL \con|WideOr28~0_combout\ : std_logic;
SIGNAL \con|next_state~0_combout\ : std_logic;
SIGNAL \con|state~57_combout\ : std_logic;
SIGNAL \con|state.add~q\ : std_logic;
SIGNAL \con|state~54_combout\ : std_logic;
SIGNAL \con|state.regw_frm_aluout~q\ : std_logic;
SIGNAL \con|WideOr26~0_combout\ : std_logic;
SIGNAL \con|WideOr27~combout\ : std_logic;
SIGNAL \dp|mux4B_C|Mux0~0_combout\ : std_logic;
SIGNAL \dp|mux4B_C|Mux0~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[0]~6_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[0]~7_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[0]~4_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[0]~5_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[0]~77_combout\ : std_logic;
SIGNAL \mem|mem~624_q\ : std_logic;
SIGNAL \mem|mem~1777_combout\ : std_logic;
SIGNAL \mem|mem~592_q\ : std_logic;
SIGNAL \mem|mem~1024_combout\ : std_logic;
SIGNAL \mem|mem~1025_combout\ : std_logic;
SIGNAL \mem|mem~1705_combout\ : std_logic;
SIGNAL \mem|mem~656_q\ : std_logic;
SIGNAL \mem|mem~1711_combout\ : std_logic;
SIGNAL \mem|mem~688_q\ : std_logic;
SIGNAL \mem|mem~1027_combout\ : std_logic;
SIGNAL \mem|mem~1030_combout\ : std_logic;
SIGNAL \mem|mem~1033_combout\ : std_logic;
SIGNAL \mem|mem~384_q\ : std_logic;
SIGNAL \mem|mem~256_q\ : std_logic;
SIGNAL \mem|mem~1044_combout\ : std_logic;
SIGNAL \mem|mem~448_q\ : std_logic;
SIGNAL \mem|mem~1786_combout\ : std_logic;
SIGNAL \mem|mem~320_q\ : std_logic;
SIGNAL \mem|mem~1045_combout\ : std_logic;
SIGNAL \mem|mem~400_q\ : std_logic;
SIGNAL \mem|mem~1789_combout\ : std_logic;
SIGNAL \mem|mem~464_q\ : std_logic;
SIGNAL \mem|mem~1050_combout\ : std_logic;
SIGNAL \mem|mem~1051_combout\ : std_logic;
SIGNAL \mem|mem~432_q\ : std_logic;
SIGNAL \mem|mem~496_q\ : std_logic;
SIGNAL \mem|mem~1049_combout\ : std_logic;
SIGNAL \mem|mem~1052_combout\ : std_logic;
SIGNAL \mem|mem~1053_combout\ : std_logic;
SIGNAL \mem|mem~1728_combout\ : std_logic;
SIGNAL \mem|mem~160_q\ : std_logic;
SIGNAL \mem|mem~1730_combout\ : std_logic;
SIGNAL \mem|mem~128_q\ : std_logic;
SIGNAL \mem|mem~1780_combout\ : std_logic;
SIGNAL \mem|mem~1729_combout\ : std_logic;
SIGNAL \mem|mem~144_q\ : std_logic;
SIGNAL \mem|mem~1034_combout\ : std_logic;
SIGNAL \mem|mem~1035_combout\ : std_logic;
SIGNAL \mem|mem~0_q\ : std_logic;
SIGNAL \mem|mem~1783_combout\ : std_logic;
SIGNAL \mem|mem~16_q\ : std_logic;
SIGNAL \mem|mem~1038_combout\ : std_logic;
SIGNAL \mem|mem~1784_combout\ : std_logic;
SIGNAL \mem|mem~48_q\ : std_logic;
SIGNAL \mem|mem~1782_combout\ : std_logic;
SIGNAL \mem|mem~32_q\ : std_logic;
SIGNAL \mem|mem~1039_combout\ : std_logic;
SIGNAL \mem|mem~80_q\ : std_logic;
SIGNAL \mem|mem~1733_combout\ : std_logic;
SIGNAL \mem|mem~96_q\ : std_logic;
SIGNAL \mem|mem~1036_combout\ : std_logic;
SIGNAL \mem|mem~1037_combout\ : std_logic;
SIGNAL \mem|mem~1040_combout\ : std_logic;
SIGNAL \mem|mem~1043_combout\ : std_logic;
SIGNAL \mem|mem~1054_combout\ : std_logic;
SIGNAL \mem|mem~1065_combout\ : std_logic;
SIGNAL \mem|dataout[0]~32_combout\ : std_logic;
SIGNAL \dp|encoder|din~15_combout\ : std_logic;
SIGNAL \dp|encoder|dout[1]~0_combout\ : std_logic;
SIGNAL \dp|encoder|dout[1]~1_combout\ : std_logic;
SIGNAL \dp|encoder|dout[1]~2_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux14~0_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux14~1_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux14~2_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~61_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux14~1_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux14~0_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux14~2_combout\ : std_logic;
SIGNAL \mem|mem~435_q\ : std_logic;
SIGNAL \mem|mem~371_q\ : std_logic;
SIGNAL \mem|mem~307_q\ : std_logic;
SIGNAL \mem|mem~1157_combout\ : std_logic;
SIGNAL \mem|mem~1158_combout\ : std_logic;
SIGNAL \mem|mem~403_q\ : std_logic;
SIGNAL \mem|mem~467_q\ : std_logic;
SIGNAL \mem|mem~1153_combout\ : std_logic;
SIGNAL \mem|mem~1156_combout\ : std_logic;
SIGNAL \mem|mem~1159_combout\ : std_logic;
SIGNAL \mem|mem~979_q\ : std_logic;
SIGNAL \mem|mem~851_q\ : std_logic;
SIGNAL \mem|mem~1182_combout\ : std_logic;
SIGNAL \mem|mem~963_q\ : std_logic;
SIGNAL \mem|mem~899_q\ : std_logic;
SIGNAL \mem|mem~1186_combout\ : std_logic;
SIGNAL \mem|mem~867_q\ : std_logic;
SIGNAL \mem|mem~1183_combout\ : std_logic;
SIGNAL \mem|mem~931_q\ : std_logic;
SIGNAL \mem|mem~1184_combout\ : std_logic;
SIGNAL \mem|mem~1187_combout\ : std_logic;
SIGNAL \mem|mem~1190_combout\ : std_logic;
SIGNAL \mem|mem~1191_combout\ : std_logic;
SIGNAL \mem|dataout[3]~35_combout\ : std_logic;
SIGNAL \dp|mux4PcSelect|Mux2~0_combout\ : std_logic;
SIGNAL \dp|mux4PcSelect|Mux2~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[5]~16_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[5]~17_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[5]~18_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[5]~19_combout\ : std_logic;
SIGNAL \dp|regA|out[5]~4_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[5]~4_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~74_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~113_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux10~0_combout\ : std_logic;
SIGNAL \dp|mux_after_pc|Mux10~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[13]~55_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataA[13]~53_combout\ : std_logic;
SIGNAL \dp|regA|out[13]~13_combout\ : std_logic;
SIGNAL \dp|small_mux_before_alu|result[13]~13_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux3~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~127_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~96\ : std_logic;
SIGNAL \dp|alu1|Add0~99\ : std_logic;
SIGNAL \dp|alu1|Add0~101_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~130_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux2~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux2~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[13]~64_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[13]~65_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[13]~62_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[13]~63_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[13]~66_combout\ : std_logic;
SIGNAL \mem|mem~157_q\ : std_logic;
SIGNAL \mem|mem~141feeder_combout\ : std_logic;
SIGNAL \mem|mem~141_q\ : std_logic;
SIGNAL \mem|mem~1590_combout\ : std_logic;
SIGNAL \mem|mem~173_q\ : std_logic;
SIGNAL \mem|mem~1942_combout\ : std_logic;
SIGNAL \mem|mem~1731_combout\ : std_logic;
SIGNAL \mem|mem~189_q\ : std_logic;
SIGNAL \mem|mem~1591_combout\ : std_logic;
SIGNAL \mem|mem~253_q\ : std_logic;
SIGNAL \mem|mem~221_q\ : std_logic;
SIGNAL \mem|mem~1741_combout\ : std_logic;
SIGNAL \mem|mem~237_q\ : std_logic;
SIGNAL \mem|mem~1742_combout\ : std_logic;
SIGNAL \mem|mem~205_q\ : std_logic;
SIGNAL \mem|mem~1597_combout\ : std_logic;
SIGNAL \mem|mem~1598_combout\ : std_logic;
SIGNAL \mem|mem~1599_combout\ : std_logic;
SIGNAL \mem|mem~1600_combout\ : std_logic;
SIGNAL \mem|mem~413_q\ : std_logic;
SIGNAL \mem|mem~349_q\ : std_logic;
SIGNAL \mem|mem~285_q\ : std_logic;
SIGNAL \mem|mem~1572_combout\ : std_logic;
SIGNAL \mem|mem~1573_combout\ : std_logic;
SIGNAL \mem|mem~397_q\ : std_logic;
SIGNAL \mem|mem~1574_combout\ : std_logic;
SIGNAL \mem|mem~333_q\ : std_logic;
SIGNAL \mem|mem~461_q\ : std_logic;
SIGNAL \mem|mem~1575_combout\ : std_logic;
SIGNAL \mem|mem~1576_combout\ : std_logic;
SIGNAL \mem|mem~445_q\ : std_logic;
SIGNAL \mem|mem~381_q\ : std_logic;
SIGNAL \mem|mem~317_q\ : std_logic;
SIGNAL \mem|mem~1577_combout\ : std_logic;
SIGNAL \mem|mem~1578_combout\ : std_logic;
SIGNAL \mem|mem~1579_combout\ : std_logic;
SIGNAL \mem|mem~989_q\ : std_logic;
SIGNAL \mem|mem~861_q\ : std_logic;
SIGNAL \mem|mem~1602_combout\ : std_logic;
SIGNAL \mem|mem~957_q\ : std_logic;
SIGNAL \mem|mem~1774_combout\ : std_logic;
SIGNAL \mem|mem~829_q\ : std_logic;
SIGNAL \mem|mem~1608_combout\ : std_logic;
SIGNAL \mem|mem~893_q\ : std_logic;
SIGNAL \mem|mem~1021_q\ : std_logic;
SIGNAL \mem|mem~1609_combout\ : std_logic;
SIGNAL \mem|mem~845_q\ : std_logic;
SIGNAL \mem|mem~1605_combout\ : std_logic;
SIGNAL \mem|mem~909_q\ : std_logic;
SIGNAL \mem|mem~1606_combout\ : std_logic;
SIGNAL \mem|mem~1607_combout\ : std_logic;
SIGNAL \mem|mem~1610_combout\ : std_logic;
SIGNAL \mem|mem~1611_combout\ : std_logic;
SIGNAL \mem|dataout[13]~44_combout\ : std_logic;
SIGNAL \con|Equal0~5_combout\ : std_logic;
SIGNAL \con|state~51_combout\ : std_logic;
SIGNAL \con|state.lw_execute~q\ : std_logic;
SIGNAL \con|WideOr12~1_combout\ : std_logic;
SIGNAL \mem|dataout[14]~45_combout\ : std_logic;
SIGNAL \con|Equal0~6_combout\ : std_logic;
SIGNAL \con|state~55_combout\ : std_logic;
SIGNAL \con|state.lhi_execute~q\ : std_logic;
SIGNAL \mem|dataout[15]~46_combout\ : std_logic;
SIGNAL \con|Equal0~1_combout\ : std_logic;
SIGNAL \con|state~43_combout\ : std_logic;
SIGNAL \con|state.LM1~q\ : std_logic;
SIGNAL \con|WideOr12~0_combout\ : std_logic;
SIGNAL \dp|encoder|din~5_combout\ : std_logic;
SIGNAL \dp|encoder|out_en~0_combout\ : std_logic;
SIGNAL \dp|encoder|out_en~1_combout\ : std_logic;
SIGNAL \con|state~41_combout\ : std_logic;
SIGNAL \con|state.LM2~q\ : std_logic;
SIGNAL \mem|dataout[12]~43_combout\ : std_logic;
SIGNAL \con|state~47_combout\ : std_logic;
SIGNAL \con|state.jlr~q\ : std_logic;
SIGNAL \con|Selector4~2_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~98_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~128_combout\ : std_logic;
SIGNAL \dp|alu1|Equal0~1_combout\ : std_logic;
SIGNAL \dp|alu1|Equal0~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux1~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux1~1_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[14]~67_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[14]~68_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[14]~69_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[14]~70_combout\ : std_logic;
SIGNAL \dp|regFile|rdDataB[14]~71_combout\ : std_logic;
SIGNAL \dp|big_mux_before_alu|Mux1~0_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~103_combout\ : std_logic;
SIGNAL \dp|alu1|Add0~132_combout\ : std_logic;
SIGNAL \dp|alu1|Equal0~2_combout\ : std_logic;
SIGNAL \dp|alu1|Equal0~4_combout\ : std_logic;
SIGNAL \con|Selector0~3_combout\ : std_logic;
SIGNAL \con|Selector0~4_combout\ : std_logic;
SIGNAL \con|Selector0~0_combout\ : std_logic;
SIGNAL \con|Selector0~1_combout\ : std_logic;
SIGNAL \con|state~45_combout\ : std_logic;
SIGNAL \con|state.read~q\ : std_logic;
SIGNAL \con|state~46_combout\ : std_logic;
SIGNAL \con|state.decode~q\ : std_logic;
SIGNAL \con|Equal0~3_combout\ : std_logic;
SIGNAL \con|state~48_combout\ : std_logic;
SIGNAL \con|state.sw_execute~q\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux15~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux15~1_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux3~0_combout\ : std_logic;
SIGNAL \dp|mux_after_mdr|Mux3~1_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~6\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~12\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \con|memtoreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dp|encoder|din\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dp|flagregs|out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dp|regA|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|regFile|rg1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|regFile|rg3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|regFile|rg5\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|ir|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(101 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dp|regFile|rg7\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|regFile|rg0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|regFile|rg2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|regFile|rg4\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|regFile|rg6\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|aluOutReg|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;

BEGIN

rg0 <= ww_rg0;
rg1 <= ww_rg1;
rg2 <= ww_rg2;
rg3 <= ww_rg3;
rg4 <= ww_rg4;
rg5 <= ww_rg5;
rg6 <= ww_rg6;
rg7 <= ww_rg7;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_50 <= clk_50;
ww_reset <= reset;
ww_clk <= clk;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(32);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(33);

\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \auto_signaltap_0|sld_signaltap_body|reset_all~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_50~input_o\);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|clr_reg~q\;
\auto_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|shadow_jsm|state\(8);
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~8_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout\;
\auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ <= NOT \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;

-- Location: FF_X34_Y10_N1
\dp|regA|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[2]~2_combout\,
	asdata => \dp|alu1|Add0~78_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(2));

-- Location: LCCOMB_X34_Y8_N24
\dp|regA|out[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[6]~6_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[6]~27_combout\))) # (!\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[6]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux0~1_combout\,
	datab => \dp|regFile|rdDataA[6]~25_combout\,
	datad => \dp|regFile|rdDataA[6]~27_combout\,
	combout => \dp|regA|out[6]~6_combout\);

-- Location: FF_X34_Y8_N25
\dp|regA|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[6]~6_combout\,
	asdata => \dp|alu1|Add0~116_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(6));

-- Location: LCCOMB_X31_Y10_N30
\dp|alu1|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~80_combout\ = (\dp|small_mux_before_alu|result[6]~6_combout\ & ((\dp|alu1|Add0~115_combout\ & (\dp|alu1|Add0~75\ & VCC)) # (!\dp|alu1|Add0~115_combout\ & (!\dp|alu1|Add0~75\)))) # (!\dp|small_mux_before_alu|result[6]~6_combout\ & 
-- ((\dp|alu1|Add0~115_combout\ & (!\dp|alu1|Add0~75\)) # (!\dp|alu1|Add0~115_combout\ & ((\dp|alu1|Add0~75\) # (GND)))))
-- \dp|alu1|Add0~81\ = CARRY((\dp|small_mux_before_alu|result[6]~6_combout\ & (!\dp|alu1|Add0~115_combout\ & !\dp|alu1|Add0~75\)) # (!\dp|small_mux_before_alu|result[6]~6_combout\ & ((!\dp|alu1|Add0~75\) # (!\dp|alu1|Add0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[6]~6_combout\,
	datab => \dp|alu1|Add0~115_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~75\,
	combout => \dp|alu1|Add0~80_combout\,
	cout => \dp|alu1|Add0~81\);

-- Location: LCCOMB_X34_Y8_N18
\dp|regA|out[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[7]~7_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[7]~31_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[7]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux0~1_combout\,
	datab => \dp|regFile|rdDataA[7]~31_combout\,
	datad => \dp|regFile|rdDataA[7]~29_combout\,
	combout => \dp|regA|out[7]~7_combout\);

-- Location: FF_X34_Y8_N19
\dp|regA|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[7]~7_combout\,
	asdata => \dp|alu1|Add0~118_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(7));

-- Location: LCCOMB_X31_Y9_N2
\dp|alu1|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~86_combout\ = (\dp|small_mux_before_alu|result[8]~8_combout\ & ((\dp|alu1|Add0~119_combout\ & (\dp|alu1|Add0~84\ & VCC)) # (!\dp|alu1|Add0~119_combout\ & (!\dp|alu1|Add0~84\)))) # (!\dp|small_mux_before_alu|result[8]~8_combout\ & 
-- ((\dp|alu1|Add0~119_combout\ & (!\dp|alu1|Add0~84\)) # (!\dp|alu1|Add0~119_combout\ & ((\dp|alu1|Add0~84\) # (GND)))))
-- \dp|alu1|Add0~87\ = CARRY((\dp|small_mux_before_alu|result[8]~8_combout\ & (!\dp|alu1|Add0~119_combout\ & !\dp|alu1|Add0~84\)) # (!\dp|small_mux_before_alu|result[8]~8_combout\ & ((!\dp|alu1|Add0~84\) # (!\dp|alu1|Add0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[8]~8_combout\,
	datab => \dp|alu1|Add0~119_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~84\,
	combout => \dp|alu1|Add0~86_combout\,
	cout => \dp|alu1|Add0~87\);

-- Location: FF_X34_Y9_N1
\dp|regA|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[9]~9_combout\,
	asdata => \dp|alu1|Add0~122_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(9));

-- Location: LCCOMB_X31_Y9_N4
\dp|alu1|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~89_combout\ = ((\dp|alu1|Add0~121_combout\ $ (\dp|small_mux_before_alu|result[9]~9_combout\ $ (!\dp|alu1|Add0~87\)))) # (GND)
-- \dp|alu1|Add0~90\ = CARRY((\dp|alu1|Add0~121_combout\ & ((\dp|small_mux_before_alu|result[9]~9_combout\) # (!\dp|alu1|Add0~87\))) # (!\dp|alu1|Add0~121_combout\ & (\dp|small_mux_before_alu|result[9]~9_combout\ & !\dp|alu1|Add0~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~121_combout\,
	datab => \dp|small_mux_before_alu|result[9]~9_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~87\,
	combout => \dp|alu1|Add0~89_combout\,
	cout => \dp|alu1|Add0~90\);

-- Location: LCCOMB_X34_Y9_N4
\dp|regA|out[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[12]~12_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[12]~51_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[12]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[12]~51_combout\,
	datab => \dp|regFile|rdDataA[12]~49_combout\,
	datad => \dp|mux4PcSelect|Mux0~1_combout\,
	combout => \dp|regA|out[12]~12_combout\);

-- Location: FF_X34_Y9_N5
\dp|regA|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[12]~12_combout\,
	asdata => \dp|alu1|Add0~128_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(12));

-- Location: FF_X34_Y8_N15
\dp|regA|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[13]~13_combout\,
	asdata => \dp|alu1|Add0~130_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(13));

-- Location: LCCOMB_X31_Y9_N12
\dp|alu1|Add0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~101_combout\ = ((\dp|alu1|Add0~129_combout\ $ (\dp|small_mux_before_alu|result[13]~13_combout\ $ (!\dp|alu1|Add0~99\)))) # (GND)
-- \dp|alu1|Add0~102\ = CARRY((\dp|alu1|Add0~129_combout\ & ((\dp|small_mux_before_alu|result[13]~13_combout\) # (!\dp|alu1|Add0~99\))) # (!\dp|alu1|Add0~129_combout\ & (\dp|small_mux_before_alu|result[13]~13_combout\ & !\dp|alu1|Add0~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~129_combout\,
	datab => \dp|small_mux_before_alu|result[13]~13_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~99\,
	combout => \dp|alu1|Add0~101_combout\,
	cout => \dp|alu1|Add0~102\);

-- Location: LCCOMB_X32_Y8_N24
\dp|regA|out[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[14]~14_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[14]~59_combout\))) # (!\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[14]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[14]~57_combout\,
	datab => \dp|mux4PcSelect|Mux0~1_combout\,
	datad => \dp|regFile|rdDataA[14]~59_combout\,
	combout => \dp|regA|out[14]~14_combout\);

-- Location: FF_X32_Y8_N25
\dp|regA|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[14]~14_combout\,
	asdata => \dp|alu1|Add0~132_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(14));

-- Location: LCCOMB_X31_Y9_N14
\dp|alu1|Add0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~104_combout\ = (\dp|small_mux_before_alu|result[14]~14_combout\ & ((\dp|alu1|Add0~131_combout\ & (\dp|alu1|Add0~102\ & VCC)) # (!\dp|alu1|Add0~131_combout\ & (!\dp|alu1|Add0~102\)))) # (!\dp|small_mux_before_alu|result[14]~14_combout\ & 
-- ((\dp|alu1|Add0~131_combout\ & (!\dp|alu1|Add0~102\)) # (!\dp|alu1|Add0~131_combout\ & ((\dp|alu1|Add0~102\) # (GND)))))
-- \dp|alu1|Add0~105\ = CARRY((\dp|small_mux_before_alu|result[14]~14_combout\ & (!\dp|alu1|Add0~131_combout\ & !\dp|alu1|Add0~102\)) # (!\dp|small_mux_before_alu|result[14]~14_combout\ & ((!\dp|alu1|Add0~102\) # (!\dp|alu1|Add0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[14]~14_combout\,
	datab => \dp|alu1|Add0~131_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~102\,
	combout => \dp|alu1|Add0~104_combout\,
	cout => \dp|alu1|Add0~105\);

-- Location: LCCOMB_X31_Y9_N16
\dp|alu1|Add0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~107_combout\ = \dp|small_mux_before_alu|result[15]~15_combout\ $ (\dp|alu1|Add0~105\ $ (!\dp|alu1|Add0~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|small_mux_before_alu|result[15]~15_combout\,
	datad => \dp|alu1|Add0~133_combout\,
	cin => \dp|alu1|Add0~105\,
	combout => \dp|alu1|Add0~107_combout\);

-- Location: FF_X29_Y12_N17
\mem|mem~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1776_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~608_q\);

-- Location: FF_X29_Y7_N27
\dp|encoder|din[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(7));

-- Location: LCCOMB_X30_Y11_N26
\con|WideOr14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr14~1_combout\ = (!\con|state.decode~q\ & (!\con|state.i_type_store~q\ & (!\con|state.lw_execute~q\ & !\con|state.adi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.decode~q\,
	datab => \con|state.i_type_store~q\,
	datac => \con|state.lw_execute~q\,
	datad => \con|state.adi_execute~q\,
	combout => \con|WideOr14~1_combout\);

-- Location: FF_X30_Y11_N13
\con|state.br_yes\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.br_yes~q\);

-- Location: LCCOMB_X30_Y9_N6
\con|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr19~0_combout\ = (!\con|state.nanda~q\ & (!\con|state.i_type_load~q\ & (!\con|state.lhi_execute~q\ & !\con|state.add~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.nanda~q\,
	datab => \con|state.i_type_load~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \con|state.add~q\,
	combout => \con|WideOr19~0_combout\);

-- Location: LCCOMB_X30_Y7_N30
\dp|encoder|dout[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[0]~3_combout\ = (!\dp|encoder|din\(0) & ((\dp|encoder|din\(1)) # ((\dp|encoder|din\(3) & !\dp|encoder|din\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din\(0),
	datab => \dp|encoder|din\(3),
	datac => \dp|encoder|din\(2),
	datad => \dp|encoder|din\(1),
	combout => \dp|encoder|dout[0]~3_combout\);

-- Location: LCCOMB_X29_Y7_N10
\dp|encoder|dout[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[0]~6_combout\ = (!\dp|encoder|din\(2) & !\dp|encoder|din\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|encoder|din\(2),
	datad => \dp|encoder|din\(0),
	combout => \dp|encoder|dout[0]~6_combout\);

-- Location: LCCOMB_X29_Y10_N30
\dp|big_mux_before_alu|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux14~3_combout\ = (\con|WideOr18~1_combout\ & (\dp|ir|out\(1) & !\con|WideOr17~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|WideOr18~1_combout\,
	datac => \dp|ir|out\(1),
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux14~3_combout\);

-- Location: LCCOMB_X29_Y10_N16
\dp|alu1|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~53_combout\ = \con|WideOr14~0_combout\ $ (((!\dp|big_mux_before_alu|Mux14~3_combout\ & (!\dp|big_mux_before_alu|Mux14~0_combout\ & !\dp|big_mux_before_alu|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux14~3_combout\,
	datab => \dp|big_mux_before_alu|Mux14~0_combout\,
	datac => \dp|big_mux_before_alu|Mux14~2_combout\,
	datad => \con|WideOr14~0_combout\,
	combout => \dp|alu1|Add0~53_combout\);

-- Location: LCCOMB_X36_Y10_N18
\dp|regFile|rdDataA[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[1]~2_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\) # ((\dp|regFile|rg6\(1))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & (!\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg4\(1),
	datad => \dp|regFile|rg6\(1),
	combout => \dp|regFile|rdDataA[1]~2_combout\);

-- Location: LCCOMB_X35_Y10_N26
\dp|regFile|rdDataA[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[1]~3_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[1]~2_combout\ & (\dp|regFile|rg7\(1))) # (!\dp|regFile|rdDataA[1]~2_combout\ & ((\dp|regFile|rg5\(1)))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg7\(1),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg5\(1),
	datad => \dp|regFile|rdDataA[1]~2_combout\,
	combout => \dp|regFile|rdDataA[1]~3_combout\);

-- Location: LCCOMB_X30_Y11_N20
\con|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr16~0_combout\ = (!\con|state.br_yes~q\ & (!\con|state.jmp_store_pc~q\ & !\con|state.nanda~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.br_yes~q\,
	datab => \con|state.jmp_store_pc~q\,
	datad => \con|state.nanda~q\,
	combout => \con|WideOr16~0_combout\);

-- Location: LCCOMB_X29_Y10_N12
\dp|big_mux_before_alu|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux15~1_combout\ = (\dp|big_mux_before_alu|Mux14~1_combout\ & ((\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[0]~5_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[0]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[0]~5_combout\,
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[0]~7_combout\,
	datad => \dp|big_mux_before_alu|Mux14~1_combout\,
	combout => \dp|big_mux_before_alu|Mux15~1_combout\);

-- Location: LCCOMB_X36_Y10_N16
\dp|regFile|rdDataA[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[0]~6_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (((\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg6\(0))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- ((\dp|regFile|rg4\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(0),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg4\(0),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[0]~6_combout\);

-- Location: LCCOMB_X35_Y10_N16
\dp|regFile|rdDataA[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[0]~7_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[0]~6_combout\ & (\dp|regFile|rg7\(0))) # (!\dp|regFile|rdDataA[0]~6_combout\ & ((\dp|regFile|rg5\(0)))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg7\(0),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg5\(0),
	datad => \dp|regFile|rdDataA[0]~6_combout\,
	combout => \dp|regFile|rdDataA[0]~7_combout\);

-- Location: LCCOMB_X31_Y10_N12
\dp|small_mux_before_alu|result[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[0]~1_combout\ = (\con|WideOr16~1_combout\ & ((\dp|regA|out[0]~1_combout\))) # (!\con|WideOr16~1_combout\ & (\dp|regA|out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|regA|out\(0),
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out[0]~1_combout\,
	combout => \dp|small_mux_before_alu|result[0]~1_combout\);

-- Location: FF_X29_Y10_N21
\mem|mem~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[0]~77_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~576_q\);

-- Location: LCCOMB_X34_Y10_N2
\dp|small_mux_before_alu|result[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[2]~2_combout\ = (\con|WideOr16~1_combout\ & ((\dp|regA|out[2]~2_combout\))) # (!\con|WideOr16~1_combout\ & (\dp|regA|out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|WideOr16~1_combout\,
	datac => \dp|regA|out\(2),
	datad => \dp|regA|out[2]~2_combout\,
	combout => \dp|small_mux_before_alu|result[2]~2_combout\);

-- Location: LCCOMB_X34_Y10_N22
\dp|alu1|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~67_combout\ = ((!\dp|big_mux_before_alu|Mux13~1_combout\ & ((!\dp|encoder|dout[2]~7_combout\) # (!\dp|big_mux_before_alu|Mux14~4_combout\)))) # (!\dp|small_mux_before_alu|result[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux14~4_combout\,
	datab => \dp|big_mux_before_alu|Mux13~1_combout\,
	datac => \dp|encoder|dout[2]~7_combout\,
	datad => \dp|small_mux_before_alu|result[2]~2_combout\,
	combout => \dp|alu1|Add0~67_combout\);

-- Location: LCCOMB_X34_Y10_N16
\dp|mux_after_pc|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux13~1_combout\ = (\con|WideOr24~combout\ & ((\con|alu_op[1]~0_combout\) # ((\dp|alu1|Add0~67_combout\ & \con|WideOr14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~67_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \con|WideOr24~combout\,
	combout => \dp|mux_after_pc|Mux13~1_combout\);

-- Location: FF_X31_Y19_N9
\mem|mem~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~672_q\);

-- Location: FF_X31_Y19_N3
\mem|mem~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~640_q\);

-- Location: LCCOMB_X31_Y19_N8
\mem|mem~1026\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1026_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~672_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~640_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~672_q\,
	datad => \mem|mem~640_q\,
	combout => \mem|mem~1026_combout\);

-- Location: LCCOMB_X36_Y10_N4
\dp|regFile|rdDataA[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[3]~14_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (((\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rg6\(3)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (\dp|regFile|rg4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg4\(3),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg6\(3),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[3]~14_combout\);

-- Location: LCCOMB_X35_Y10_N30
\dp|regFile|rdDataA[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[3]~15_combout\ = (\dp|regFile|rdDataA[3]~14_combout\ & (((\dp|regFile|rg7\(3))) # (!\dp|mux4PcSelect|Mux2~1_combout\))) # (!\dp|regFile|rdDataA[3]~14_combout\ & (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg5\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[3]~14_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg5\(3),
	datad => \dp|regFile|rg7\(3),
	combout => \dp|regFile|rdDataA[3]~15_combout\);

-- Location: LCCOMB_X37_Y12_N6
\dp|regFile|rdDataB[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[3]~14_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|regFile|rg1\(3)) # (\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg0\(3) & ((!\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rg0\(3),
	datac => \dp|regFile|rg1\(3),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[3]~14_combout\);

-- Location: FF_X30_Y15_N17
\mem|mem~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1778_combout\,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~528_q\);

-- Location: FF_X29_Y15_N1
\mem|mem~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1779_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~544_q\);

-- Location: FF_X29_Y15_N3
\mem|mem~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~512_q\);

-- Location: LCCOMB_X29_Y15_N2
\mem|mem~1028\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1028_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~544_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~512_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~512_q\,
	datad => \mem|mem~544_q\,
	combout => \mem|mem~1028_combout\);

-- Location: FF_X30_Y15_N11
\mem|mem~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~560_q\);

-- Location: LCCOMB_X30_Y15_N10
\mem|mem~1029\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1029_combout\ = (\mem|mem~1028_combout\ & (((\mem|mem~560_q\) # (!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1028_combout\ & (!\mem|mem~528_q\ & ((\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1028_combout\,
	datab => \mem|mem~528_q\,
	datac => \mem|mem~560_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1029_combout\);

-- Location: FF_X21_Y13_N25
\mem|mem~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~736_q\);

-- Location: FF_X21_Y14_N1
\mem|mem~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~720_q\);

-- Location: FF_X21_Y14_N19
\mem|mem~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~704_q\);

-- Location: LCCOMB_X21_Y14_N0
\mem|mem~1031\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1031_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~720_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~704_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~704_q\,
	datac => \mem|mem~720_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1031_combout\);

-- Location: FF_X21_Y13_N19
\mem|mem~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~752_q\);

-- Location: LCCOMB_X21_Y13_N24
\mem|mem~1032\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1032_combout\ = (\mem|mem~1031_combout\ & ((\mem|mem~752_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1031_combout\ & (((\mem|mem~736_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1031_combout\,
	datab => \mem|mem~752_q\,
	datac => \mem|mem~736_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1032_combout\);

-- Location: LCCOMB_X32_Y10_N24
\dp|big_mux_before_alu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux10~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(5))) # (!\con|WideOr18~1_combout\ & ((\dp|regFile|rdDataB[5]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr18~1_combout\,
	datab => \con|WideOr17~combout\,
	datac => \dp|ir|out\(5),
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \dp|big_mux_before_alu|Mux10~0_combout\);

-- Location: LCCOMB_X32_Y10_N26
\dp|alu1|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~71_combout\ = (!\con|alu_op[1]~0_combout\ & (\con|WideOr14~0_combout\ & ((!\dp|big_mux_before_alu|Mux10~0_combout\) # (!\dp|small_mux_before_alu|result[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[5]~4_combout\,
	datab => \con|alu_op[1]~0_combout\,
	datac => \con|WideOr14~0_combout\,
	datad => \dp|big_mux_before_alu|Mux10~0_combout\,
	combout => \dp|alu1|Add0~71_combout\);

-- Location: LCCOMB_X37_Y12_N0
\dp|regFile|rdDataA[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[4]~20_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(4)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(4),
	datac => \dp|regFile|rg1\(4),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[4]~20_combout\);

-- Location: LCCOMB_X35_Y10_N10
\dp|regFile|rdDataA[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[4]~22_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|regFile|rg6\(4)) # (\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg4\(4) & ((!\dp|mux4PcSelect|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg4\(4),
	datac => \dp|regFile|rg6\(4),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[4]~22_combout\);

-- Location: LCCOMB_X35_Y10_N0
\dp|regFile|rdDataA[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[4]~23_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[4]~22_combout\ & (\dp|regFile|rg7\(4))) # (!\dp|regFile|rdDataA[4]~22_combout\ & ((\dp|regFile|rg5\(4)))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataA[4]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg7\(4),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg5\(4),
	datad => \dp|regFile|rdDataA[4]~22_combout\,
	combout => \dp|regFile|rdDataA[4]~23_combout\);

-- Location: LCCOMB_X30_Y10_N16
\dp|small_mux_before_alu|result[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[4]~5_combout\ = (\con|WideOr16~1_combout\ & ((\dp|regA|out[4]~5_combout\))) # (!\con|WideOr16~1_combout\ & (\dp|regA|out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out\(4),
	datac => \dp|regA|out[4]~5_combout\,
	datad => \con|WideOr16~1_combout\,
	combout => \dp|small_mux_before_alu|result[4]~5_combout\);

-- Location: LCCOMB_X32_Y9_N14
\dp|alu1|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~76_combout\ = (!\con|alu_op[1]~0_combout\ & (((!\dp|small_mux_before_alu|result[4]~5_combout\) # (!\con|WideOr14~0_combout\)) # (!\dp|big_mux_before_alu|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux11~0_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \dp|small_mux_before_alu|result[4]~5_combout\,
	datad => \con|alu_op[1]~0_combout\,
	combout => \dp|alu1|Add0~76_combout\);

-- Location: FF_X26_Y18_N1
\mem|mem~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~176feeder_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~176_q\);

-- Location: FF_X30_Y13_N27
\mem|mem~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1781_combout\,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~64_q\);

-- Location: FF_X29_Y13_N11
\mem|mem~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~112_q\);

-- Location: FF_X24_Y15_N17
\mem|mem~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~208_q\);

-- Location: FF_X24_Y13_N25
\mem|mem~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~224_q\);

-- Location: FF_X23_Y15_N1
\mem|mem~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1785_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~192_q\);

-- Location: LCCOMB_X24_Y13_N24
\mem|mem~1041\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1041_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~224_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~192_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~192_q\,
	datac => \mem|mem~224_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1041_combout\);

-- Location: FF_X24_Y13_N11
\mem|mem~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~240_q\);

-- Location: LCCOMB_X24_Y15_N16
\mem|mem~1042\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1042_combout\ = (\mem|mem~1041_combout\ & ((\mem|mem~240_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1041_combout\ & (((\mem|mem~208_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~240_q\,
	datab => \mem|mem~1041_combout\,
	datac => \mem|mem~208_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1042_combout\);

-- Location: FF_X27_Y10_N29
\mem|mem~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~416_q\);

-- Location: FF_X28_Y10_N25
\mem|mem~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~288_q\);

-- Location: LCCOMB_X27_Y10_N28
\mem|mem~1046\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1046_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~416_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~288_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~416_q\,
	datad => \mem|mem~288_q\,
	combout => \mem|mem~1046_combout\);

-- Location: FF_X26_Y10_N17
\mem|mem~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1787_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~480_q\);

-- Location: FF_X27_Y10_N31
\mem|mem~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~352_q\);

-- Location: LCCOMB_X27_Y10_N30
\mem|mem~1047\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1047_combout\ = (\mem|mem~1046_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\)) # (!\mem|mem~480_q\))) # (!\mem|mem~1046_combout\ & (((\mem|mem~352_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~480_q\,
	datab => \mem|mem~1046_combout\,
	datac => \mem|mem~352_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1047_combout\);

-- Location: FF_X23_Y13_N9
\mem|mem~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1788_combout\,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~368_q\);

-- Location: FF_X23_Y13_N27
\mem|mem~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~304_q\);

-- Location: LCCOMB_X23_Y13_N26
\mem|mem~1048\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1048_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((!\mem|mem~368_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~304_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~304_q\,
	datad => \mem|mem~368_q\,
	combout => \mem|mem~1048_combout\);

-- Location: FF_X26_Y17_N17
\mem|mem~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~272feeder_combout\,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~272_q\);

-- Location: FF_X27_Y19_N17
\mem|mem~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1790_combout\,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~336_q\);

-- Location: FF_X31_Y13_N25
\mem|mem~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~848_q\);

-- Location: FF_X32_Y13_N25
\mem|mem~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~912_q\);

-- Location: FF_X32_Y13_N11
\mem|mem~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1791_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~784_q\);

-- Location: LCCOMB_X32_Y13_N24
\mem|mem~1055\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1055_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~912_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((!\mem|mem~784_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~912_q\,
	datad => \mem|mem~784_q\,
	combout => \mem|mem~1055_combout\);

-- Location: FF_X31_Y13_N19
\mem|mem~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~976_q\);

-- Location: LCCOMB_X31_Y13_N24
\mem|mem~1056\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1056_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1055_combout\ & ((\mem|mem~976_q\))) # (!\mem|mem~1055_combout\ & (\mem|mem~848_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1055_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1055_combout\,
	datac => \mem|mem~848_q\,
	datad => \mem|mem~976_q\,
	combout => \mem|mem~1056_combout\);

-- Location: FF_X31_Y14_N25
\mem|mem~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~928_q\);

-- Location: FF_X32_Y14_N1
\mem|mem~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~864_q\);

-- Location: FF_X32_Y14_N3
\mem|mem~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~800_q\);

-- Location: LCCOMB_X32_Y14_N0
\mem|mem~1057\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1057_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~864_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~800_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~800_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~864_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1057_combout\);

-- Location: FF_X31_Y14_N3
\mem|mem~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~992_q\);

-- Location: LCCOMB_X31_Y14_N24
\mem|mem~1058\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1058_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1057_combout\ & ((\mem|mem~992_q\))) # (!\mem|mem~1057_combout\ & (\mem|mem~928_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1057_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1057_combout\,
	datac => \mem|mem~928_q\,
	datad => \mem|mem~992_q\,
	combout => \mem|mem~1058_combout\);

-- Location: FF_X31_Y15_N17
\mem|mem~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~896_q\);

-- Location: FF_X32_Y15_N1
\mem|mem~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~832_q\);

-- Location: FF_X32_Y15_N11
\mem|mem~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1792_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~768_q\);

-- Location: LCCOMB_X32_Y15_N0
\mem|mem~1059\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1059_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~832_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~768_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~768_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~832_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1059_combout\);

-- Location: FF_X31_Y15_N11
\mem|mem~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~960_q\);

-- Location: LCCOMB_X31_Y15_N16
\mem|mem~1060\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1060_combout\ = (\mem|mem~1059_combout\ & ((\mem|mem~960_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1059_combout\ & (((\mem|mem~896_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~960_q\,
	datab => \mem|mem~1059_combout\,
	datac => \mem|mem~896_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1060_combout\);

-- Location: LCCOMB_X27_Y13_N8
\mem|mem~1061\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1061_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~1058_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1060_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1060_combout\,
	datad => \mem|mem~1058_combout\,
	combout => \mem|mem~1061_combout\);

-- Location: FF_X25_Y12_N1
\mem|mem~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~880_q\);

-- Location: FF_X24_Y12_N25
\mem|mem~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~944_q\);

-- Location: FF_X24_Y12_N11
\mem|mem~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~816_q\);

-- Location: LCCOMB_X24_Y12_N24
\mem|mem~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1062_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~944_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~816_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~944_q\,
	datad => \mem|mem~816_q\,
	combout => \mem|mem~1062_combout\);

-- Location: FF_X25_Y12_N3
\mem|mem~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1008_q\);

-- Location: LCCOMB_X25_Y12_N0
\mem|mem~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1063_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1062_combout\ & ((\mem|mem~1008_q\))) # (!\mem|mem~1062_combout\ & (\mem|mem~880_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1062_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1062_combout\,
	datac => \mem|mem~880_q\,
	datad => \mem|mem~1008_q\,
	combout => \mem|mem~1063_combout\);

-- Location: LCCOMB_X27_Y13_N10
\mem|mem~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1064_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1061_combout\ & ((\mem|mem~1063_combout\))) # (!\mem|mem~1061_combout\ & (\mem|mem~1056_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1056_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1061_combout\,
	datad => \mem|mem~1063_combout\,
	combout => \mem|mem~1064_combout\);

-- Location: LCCOMB_X31_Y11_N26
\con|WideOr12\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr12~combout\ = (\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	combout => \con|WideOr12~combout\);

-- Location: LCCOMB_X30_Y9_N12
\dp|mux_after_ir|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_ir|Mux0~0_combout\ = (\con|WideOr20~combout\ & ((\con|WideOr19~combout\ & (\dp|ir|out\(11))) # (!\con|WideOr19~combout\ & ((\dp|encoder|dout[2]~7_combout\))))) # (!\con|WideOr20~combout\ & (((!\con|WideOr19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(11),
	datab => \con|WideOr20~combout\,
	datac => \dp|encoder|dout[2]~7_combout\,
	datad => \con|WideOr19~combout\,
	combout => \dp|mux_after_ir|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y11_N10
\con|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector4~1_combout\ = (!\con|state.adi_execute~q\ & (!\con|state.nanda~q\ & (!\con|state.br_yes~q\ & !\con|state.jmp_store_pc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.adi_execute~q\,
	datab => \con|state.nanda~q\,
	datac => \con|state.br_yes~q\,
	datad => \con|state.jmp_store_pc~q\,
	combout => \con|Selector4~1_combout\);

-- Location: FF_X27_Y10_N9
\mem|mem~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[1]~78_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~353_q\);

-- Location: FF_X27_Y10_N11
\mem|mem~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~417_q\);

-- Location: FF_X28_Y10_N3
\mem|mem~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~289feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~289_q\);

-- Location: LCCOMB_X27_Y10_N10
\mem|mem~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1066_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~417_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~289_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~289_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~417_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1066_combout\);

-- Location: FF_X26_Y10_N19
\mem|mem~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1793_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~481_q\);

-- Location: LCCOMB_X27_Y12_N12
\mem|mem~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1067_combout\ = (\mem|mem~1066_combout\ & (((!\mem|mem~481_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1066_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~353_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1066_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~353_q\,
	datad => \mem|mem~481_q\,
	combout => \mem|mem~1067_combout\);

-- Location: FF_X27_Y17_N7
\mem|mem~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~401_q\);

-- Location: FF_X26_Y17_N3
\mem|mem~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~273_q\);

-- Location: FF_X27_Y17_N9
\mem|mem~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~465_q\);

-- Location: FF_X27_Y19_N19
\mem|mem~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1794_combout\,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~337_q\);

-- Location: LCCOMB_X27_Y17_N8
\mem|mem~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1068_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((!\mem|mem~465_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~465_q\,
	datad => \mem|mem~337_q\,
	combout => \mem|mem~1068_combout\);

-- Location: LCCOMB_X27_Y17_N6
\mem|mem~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1069_combout\ = (\mem|mem~1068_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~401_q\))) # (!\mem|mem~1068_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~273_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1068_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~401_q\,
	datad => \mem|mem~273_q\,
	combout => \mem|mem~1069_combout\);

-- Location: FF_X27_Y12_N9
\mem|mem~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~449_q\);

-- Location: FF_X28_Y13_N31
\mem|mem~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~497_q\);

-- Location: FF_X29_Y12_N11
\mem|mem~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1796_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~609_q\);

-- Location: FF_X29_Y10_N1
\mem|mem~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1797_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~593_q\);

-- Location: FF_X29_Y10_N3
\mem|mem~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1798_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~577_q\);

-- Location: LCCOMB_X29_Y10_N28
\mem|mem~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1076_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~593_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\ & !\mem|mem~577_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~593_q\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \mem|mem~577_q\,
	combout => \mem|mem~1076_combout\);

-- Location: FF_X30_Y12_N11
\mem|mem~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~625_q\);

-- Location: LCCOMB_X30_Y12_N10
\mem|mem~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1077_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1076_combout\ & ((\mem|mem~625_q\))) # (!\mem|mem~1076_combout\ & (!\mem|mem~609_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~609_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~625_q\,
	datad => \mem|mem~1076_combout\,
	combout => \mem|mem~1077_combout\);

-- Location: FF_X30_Y16_N29
\mem|mem~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~657_q\);

-- Location: FF_X31_Y19_N13
\mem|mem~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~673_q\);

-- Location: FF_X31_Y19_N7
\mem|mem~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~641_q\);

-- Location: LCCOMB_X31_Y19_N12
\mem|mem~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1078_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~673_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~641_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~673_q\,
	datad => \mem|mem~641_q\,
	combout => \mem|mem~1078_combout\);

-- Location: FF_X30_Y16_N23
\mem|mem~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~689_q\);

-- Location: LCCOMB_X30_Y16_N28
\mem|mem~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1079_combout\ = (\mem|mem~1078_combout\ & ((\mem|mem~689_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1078_combout\ & (((\mem|mem~657_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~689_q\,
	datab => \mem|mem~1078_combout\,
	datac => \mem|mem~657_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1079_combout\);

-- Location: FF_X30_Y15_N5
\mem|mem~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~529_q\);

-- Location: FF_X29_Y15_N13
\mem|mem~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1799_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~545_q\);

-- Location: FF_X29_Y15_N15
\mem|mem~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~513_q\);

-- Location: LCCOMB_X29_Y15_N14
\mem|mem~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1080_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~545_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~513_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~513_q\,
	datad => \mem|mem~545_q\,
	combout => \mem|mem~1080_combout\);

-- Location: FF_X30_Y15_N15
\mem|mem~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~561_q\);

-- Location: LCCOMB_X30_Y15_N4
\mem|mem~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1081_combout\ = (\mem|mem~1080_combout\ & ((\mem|mem~561_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1080_combout\ & (((\mem|mem~529_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1080_combout\,
	datab => \mem|mem~561_q\,
	datac => \mem|mem~529_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1081_combout\);

-- Location: LCCOMB_X24_Y13_N4
\mem|mem~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1082_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1079_combout\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1081_combout\,
	datad => \mem|mem~1079_combout\,
	combout => \mem|mem~1082_combout\);

-- Location: FF_X21_Y13_N5
\mem|mem~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1800_combout\,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~737_q\);

-- Location: FF_X21_Y14_N5
\mem|mem~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~721_q\);

-- Location: FF_X21_Y14_N15
\mem|mem~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~705_q\);

-- Location: LCCOMB_X21_Y14_N4
\mem|mem~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1083_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~721_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~705_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~705_q\,
	datac => \mem|mem~721_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1083_combout\);

-- Location: FF_X21_Y13_N15
\mem|mem~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~753_q\);

-- Location: LCCOMB_X21_Y13_N14
\mem|mem~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1084_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1083_combout\ & ((\mem|mem~753_q\))) # (!\mem|mem~1083_combout\ & (!\mem|mem~737_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~737_q\,
	datac => \mem|mem~753_q\,
	datad => \mem|mem~1083_combout\,
	combout => \mem|mem~1084_combout\);

-- Location: LCCOMB_X24_Y13_N30
\mem|mem~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1085_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1082_combout\ & (\mem|mem~1084_combout\)) # (!\mem|mem~1082_combout\ & ((\mem|mem~1077_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1084_combout\,
	datac => \mem|mem~1082_combout\,
	datad => \mem|mem~1077_combout\,
	combout => \mem|mem~1085_combout\);

-- Location: FF_X27_Y20_N11
\mem|mem~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~161_q\);

-- Location: FF_X28_Y20_N5
\mem|mem~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~145_q\);

-- Location: FF_X28_Y20_N7
\mem|mem~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~129_q\);

-- Location: LCCOMB_X28_Y20_N4
\mem|mem~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1086_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~145_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~129_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~129_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~145_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1086_combout\);

-- Location: FF_X26_Y18_N27
\mem|mem~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1801_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~177_q\);

-- Location: LCCOMB_X27_Y20_N10
\mem|mem~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1087_combout\ = (\mem|mem~1086_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~177_q\))) # (!\mem|mem~1086_combout\ & (((\mem|mem~161_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1086_combout\,
	datab => \mem|mem~177_q\,
	datac => \mem|mem~161_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1087_combout\);

-- Location: FF_X29_Y13_N29
\mem|mem~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~81_q\);

-- Location: FF_X30_Y13_N29
\mem|mem~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~97_q\);

-- Location: FF_X30_Y13_N31
\mem|mem~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1802_combout\,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~65_q\);

-- Location: LCCOMB_X30_Y13_N28
\mem|mem~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1088_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~97_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (!\mem|mem~65_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~65_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~97_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1088_combout\);

-- Location: FF_X29_Y13_N31
\mem|mem~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~113_q\);

-- Location: LCCOMB_X29_Y13_N28
\mem|mem~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1089_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1088_combout\ & (\mem|mem~113_q\)) # (!\mem|mem~1088_combout\ & ((\mem|mem~81_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~113_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~81_q\,
	datad => \mem|mem~1088_combout\,
	combout => \mem|mem~1089_combout\);

-- Location: FF_X26_Y13_N13
\mem|mem~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~33_q\);

-- Location: FF_X25_Y13_N29
\mem|mem~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~17_q\);

-- Location: FF_X25_Y13_N23
\mem|mem~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1_q\);

-- Location: LCCOMB_X25_Y13_N28
\mem|mem~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1090_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~17_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~17_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1090_combout\);

-- Location: FF_X26_Y13_N31
\mem|mem~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~49_q\);

-- Location: LCCOMB_X26_Y13_N12
\mem|mem~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1091_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1090_combout\ & (\mem|mem~49_q\)) # (!\mem|mem~1090_combout\ & ((\mem|mem~33_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~49_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~33_q\,
	datad => \mem|mem~1090_combout\,
	combout => \mem|mem~1091_combout\);

-- Location: LCCOMB_X24_Y13_N0
\mem|mem~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1092_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\) # ((\mem|mem~1089_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1089_combout\,
	datad => \mem|mem~1091_combout\,
	combout => \mem|mem~1092_combout\);

-- Location: FF_X24_Y15_N19
\mem|mem~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1803_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~209_q\);

-- Location: FF_X24_Y13_N3
\mem|mem~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~225_q\);

-- Location: FF_X23_Y15_N27
\mem|mem~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~193feeder_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~193_q\);

-- Location: LCCOMB_X24_Y13_N2
\mem|mem~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1093_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~225_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~193_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~225_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1093_combout\);

-- Location: FF_X24_Y13_N29
\mem|mem~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~241_q\);

-- Location: LCCOMB_X24_Y13_N28
\mem|mem~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1094_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1093_combout\ & ((\mem|mem~241_q\))) # (!\mem|mem~1093_combout\ & (!\mem|mem~209_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~209_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~241_q\,
	datad => \mem|mem~1093_combout\,
	combout => \mem|mem~1094_combout\);

-- Location: LCCOMB_X24_Y13_N14
\mem|mem~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1095_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1092_combout\ & (\mem|mem~1094_combout\)) # (!\mem|mem~1092_combout\ & ((\mem|mem~1087_combout\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1094_combout\,
	datac => \mem|mem~1087_combout\,
	datad => \mem|mem~1092_combout\,
	combout => \mem|mem~1095_combout\);

-- Location: LCCOMB_X26_Y12_N8
\mem|mem~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1096_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (((\dp|mux_after_pc|Mux10~1_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1085_combout\))) # (!\dp|mux_after_pc|Mux10~1_combout\ & 
-- (\mem|mem~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1095_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1085_combout\,
	combout => \mem|mem~1096_combout\);

-- Location: FF_X31_Y13_N31
\mem|mem~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~977_q\);

-- Location: FF_X31_Y14_N23
\mem|mem~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~993_q\);

-- Location: FF_X32_Y14_N23
\mem|mem~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~865_q\);

-- Location: LCCOMB_X31_Y14_N22
\mem|mem~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1099_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((!\mem|mem~993_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\mem|mem~865_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~865_q\,
	datac => \mem|mem~993_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1099_combout\);

-- Location: FF_X31_Y15_N31
\mem|mem~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~961_q\);

-- Location: FF_X32_Y15_N31
\mem|mem~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~833feeder_combout\,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~833_q\);

-- Location: LCCOMB_X31_Y15_N30
\mem|mem~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1101_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\) # (!\mem|mem~961_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\mem|mem~833_q\ & ((\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~833_q\,
	datac => \mem|mem~961_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1101_combout\);

-- Location: FF_X25_Y12_N21
\mem|mem~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~881_q\);

-- Location: FF_X24_Y12_N5
\mem|mem~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~945_q\);

-- Location: FF_X24_Y12_N7
\mem|mem~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~817_q\);

-- Location: LCCOMB_X24_Y12_N4
\mem|mem~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1104_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~945_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~817_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~945_q\,
	datad => \mem|mem~817_q\,
	combout => \mem|mem~1104_combout\);

-- Location: FF_X25_Y12_N15
\mem|mem~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1009_q\);

-- Location: LCCOMB_X25_Y12_N20
\mem|mem~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1105_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1104_combout\ & (\mem|mem~1009_q\)) # (!\mem|mem~1104_combout\ & ((\mem|mem~881_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1009_q\,
	datac => \mem|mem~881_q\,
	datad => \mem|mem~1104_combout\,
	combout => \mem|mem~1105_combout\);

-- Location: FF_X30_Y10_N31
\dp|aluOutReg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(1));

-- Location: FF_X29_Y12_N21
\mem|mem~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[2]~79_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~610_q\);

-- Location: FF_X29_Y14_N17
\mem|mem~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1805_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~594_q\);

-- Location: FF_X29_Y10_N15
\mem|mem~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~578_q\);

-- Location: LCCOMB_X29_Y10_N14
\mem|mem~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1108_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((!\mem|mem~594_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~578_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~578_q\,
	datad => \mem|mem~594_q\,
	combout => \mem|mem~1108_combout\);

-- Location: FF_X30_Y12_N5
\mem|mem~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~626_q\);

-- Location: LCCOMB_X30_Y12_N4
\mem|mem~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1109_combout\ = (\mem|mem~1108_combout\ & (((\mem|mem~626_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1108_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~610_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1108_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~626_q\,
	datad => \mem|mem~610_q\,
	combout => \mem|mem~1109_combout\);

-- Location: FF_X30_Y16_N25
\mem|mem~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~658_q\);

-- Location: FF_X31_Y19_N25
\mem|mem~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~674_q\);

-- Location: FF_X31_Y19_N19
\mem|mem~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~642_q\);

-- Location: LCCOMB_X31_Y19_N24
\mem|mem~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1110_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~674_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~642_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~674_q\,
	datad => \mem|mem~642_q\,
	combout => \mem|mem~1110_combout\);

-- Location: FF_X30_Y16_N3
\mem|mem~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~690_q\);

-- Location: LCCOMB_X30_Y16_N24
\mem|mem~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1111_combout\ = (\mem|mem~1110_combout\ & (((\mem|mem~690_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1110_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~658_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1110_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~658_q\,
	datad => \mem|mem~690_q\,
	combout => \mem|mem~1111_combout\);

-- Location: FF_X30_Y15_N25
\mem|mem~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~530_q\);

-- Location: FF_X29_Y15_N9
\mem|mem~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~546_q\);

-- Location: FF_X29_Y15_N19
\mem|mem~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~514_q\);

-- Location: LCCOMB_X29_Y15_N8
\mem|mem~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1112_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~546_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~514_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~546_q\,
	datad => \mem|mem~514_q\,
	combout => \mem|mem~1112_combout\);

-- Location: FF_X30_Y15_N19
\mem|mem~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~562_q\);

-- Location: LCCOMB_X30_Y15_N24
\mem|mem~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1113_combout\ = (\mem|mem~1112_combout\ & ((\mem|mem~562_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1112_combout\ & (((\mem|mem~530_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1112_combout\,
	datab => \mem|mem~562_q\,
	datac => \mem|mem~530_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1113_combout\);

-- Location: LCCOMB_X30_Y15_N20
\mem|mem~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1114_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1111_combout\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1113_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \mem|mem~1111_combout\,
	combout => \mem|mem~1114_combout\);

-- Location: FF_X21_Y13_N9
\mem|mem~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~738_q\);

-- Location: FF_X21_Y14_N9
\mem|mem~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~722_q\);

-- Location: FF_X21_Y14_N27
\mem|mem~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~706_q\);

-- Location: LCCOMB_X21_Y14_N8
\mem|mem~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1115_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~722_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~706_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~706_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~722_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1115_combout\);

-- Location: FF_X21_Y13_N11
\mem|mem~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1806_combout\,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~754_q\);

-- Location: LCCOMB_X21_Y13_N8
\mem|mem~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1116_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1115_combout\ & ((!\mem|mem~754_q\))) # (!\mem|mem~1115_combout\ & (\mem|mem~738_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1115_combout\,
	datac => \mem|mem~738_q\,
	datad => \mem|mem~754_q\,
	combout => \mem|mem~1116_combout\);

-- Location: LCCOMB_X30_Y15_N22
\mem|mem~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1117_combout\ = (\mem|mem~1114_combout\ & (((\mem|mem~1116_combout\) # (!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1114_combout\ & (\mem|mem~1109_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1109_combout\,
	datab => \mem|mem~1114_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1116_combout\,
	combout => \mem|mem~1117_combout\);

-- Location: FF_X27_Y10_N13
\mem|mem~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~354_q\);

-- Location: FF_X27_Y10_N7
\mem|mem~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~418_q\);

-- Location: FF_X28_Y10_N5
\mem|mem~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~290feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~290_q\);

-- Location: LCCOMB_X27_Y10_N6
\mem|mem~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1118_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~418_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~290_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~290_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~418_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1118_combout\);

-- Location: FF_X26_Y10_N13
\mem|mem~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1807_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~482_q\);

-- Location: LCCOMB_X27_Y10_N12
\mem|mem~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1119_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1118_combout\ & (!\mem|mem~482_q\)) # (!\mem|mem~1118_combout\ & ((\mem|mem~354_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~482_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~354_q\,
	datad => \mem|mem~1118_combout\,
	combout => \mem|mem~1119_combout\);

-- Location: FF_X27_Y17_N19
\mem|mem~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~402_q\);

-- Location: FF_X26_Y17_N29
\mem|mem~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1808_combout\,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~338_q\);

-- Location: FF_X26_Y17_N31
\mem|mem~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~274_q\);

-- Location: LCCOMB_X26_Y17_N30
\mem|mem~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1120_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((!\mem|mem~338_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~274_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~274_q\,
	datad => \mem|mem~338_q\,
	combout => \mem|mem~1120_combout\);

-- Location: FF_X27_Y17_N13
\mem|mem~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~466_q\);

-- Location: LCCOMB_X27_Y17_N18
\mem|mem~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1121_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1120_combout\ & (\mem|mem~466_q\)) # (!\mem|mem~1120_combout\ & ((\mem|mem~402_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~466_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~402_q\,
	datad => \mem|mem~1120_combout\,
	combout => \mem|mem~1121_combout\);

-- Location: FF_X27_Y12_N21
\mem|mem~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~322_q\);

-- Location: FF_X26_Y11_N1
\mem|mem~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~386_q\);

-- Location: FF_X26_Y11_N27
\mem|mem~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~258_q\);

-- Location: LCCOMB_X26_Y11_N0
\mem|mem~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1122_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~386_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~258_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~258_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~386_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1122_combout\);

-- Location: FF_X27_Y12_N31
\mem|mem~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~450_q\);

-- Location: LCCOMB_X27_Y12_N20
\mem|mem~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1123_combout\ = (\mem|mem~1122_combout\ & ((\mem|mem~450_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1122_combout\ & (((\mem|mem~322_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~450_q\,
	datab => \mem|mem~1122_combout\,
	datac => \mem|mem~322_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1123_combout\);

-- Location: LCCOMB_X27_Y12_N0
\mem|mem~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1124_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1121_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~1123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1121_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1123_combout\,
	combout => \mem|mem~1124_combout\);

-- Location: FF_X28_Y13_N1
\mem|mem~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~434_q\);

-- Location: FF_X23_Y13_N25
\mem|mem~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1809_combout\,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~370_q\);

-- Location: FF_X23_Y13_N11
\mem|mem~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~306_q\);

-- Location: LCCOMB_X23_Y13_N10
\mem|mem~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1125_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((!\mem|mem~370_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~306_q\,
	datad => \mem|mem~370_q\,
	combout => \mem|mem~1125_combout\);

-- Location: FF_X28_Y13_N27
\mem|mem~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1810_combout\,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~498_q\);

-- Location: LCCOMB_X28_Y13_N0
\mem|mem~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1126_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1125_combout\ & (!\mem|mem~498_q\)) # (!\mem|mem~1125_combout\ & ((\mem|mem~434_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~498_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~434_q\,
	datad => \mem|mem~1125_combout\,
	combout => \mem|mem~1126_combout\);

-- Location: LCCOMB_X27_Y12_N26
\mem|mem~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1127_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1124_combout\ & ((\mem|mem~1126_combout\))) # (!\mem|mem~1124_combout\ & (\mem|mem~1119_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1124_combout\,
	datac => \mem|mem~1119_combout\,
	datad => \mem|mem~1126_combout\,
	combout => \mem|mem~1127_combout\);

-- Location: FF_X27_Y20_N21
\mem|mem~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~162_q\);

-- Location: FF_X28_Y20_N25
\mem|mem~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~146_q\);

-- Location: FF_X28_Y20_N27
\mem|mem~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~130_q\);

-- Location: LCCOMB_X28_Y20_N24
\mem|mem~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1128_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~146_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~130_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~130_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~146_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1128_combout\);

-- Location: FF_X26_Y18_N5
\mem|mem~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~178feeder_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~178_q\);

-- Location: LCCOMB_X27_Y20_N20
\mem|mem~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1129_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1128_combout\ & (\mem|mem~178_q\)) # (!\mem|mem~1128_combout\ & ((\mem|mem~162_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~178_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~162_q\,
	datad => \mem|mem~1128_combout\,
	combout => \mem|mem~1129_combout\);

-- Location: FF_X29_Y13_N17
\mem|mem~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~82_q\);

-- Location: FF_X30_Y13_N25
\mem|mem~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~98_q\);

-- Location: FF_X30_Y13_N3
\mem|mem~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~66_q\);

-- Location: LCCOMB_X30_Y13_N24
\mem|mem~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1130_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~98_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~66_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~98_q\,
	datad => \mem|mem~66_q\,
	combout => \mem|mem~1130_combout\);

-- Location: FF_X29_Y13_N27
\mem|mem~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~114_q\);

-- Location: LCCOMB_X29_Y13_N16
\mem|mem~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1131_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1130_combout\ & (\mem|mem~114_q\)) # (!\mem|mem~1130_combout\ & ((\mem|mem~82_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~114_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~82_q\,
	datad => \mem|mem~1130_combout\,
	combout => \mem|mem~1131_combout\);

-- Location: FF_X26_Y13_N25
\mem|mem~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1811_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~34_q\);

-- Location: FF_X25_Y13_N3
\mem|mem~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1813_combout\,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~2_q\);

-- Location: FF_X24_Y13_N23
\mem|mem~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~226_q\);

-- Location: FF_X23_Y15_N13
\mem|mem~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~194feeder_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~194_q\);

-- Location: LCCOMB_X24_Y13_N22
\mem|mem~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1135_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~226_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~194_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~226_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1135_combout\);

-- Location: FF_X32_Y14_N11
\mem|mem~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1817_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~802_q\);

-- Location: FF_X31_Y14_N27
\mem|mem~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~994_q\);

-- Location: FF_X32_Y15_N17
\mem|mem~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~834_q\);

-- Location: FF_X32_Y15_N19
\mem|mem~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1818_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~770_q\);

-- Location: LCCOMB_X32_Y15_N16
\mem|mem~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1143_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~834_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~770_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~770_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~834_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1143_combout\);

-- Location: FF_X25_Y12_N17
\mem|mem~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~882_q\);

-- Location: FF_X24_Y12_N9
\mem|mem~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~946_q\);

-- Location: FF_X24_Y12_N3
\mem|mem~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~818_q\);

-- Location: LCCOMB_X24_Y12_N8
\mem|mem~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1146_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~946_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~818_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~946_q\,
	datad => \mem|mem~818_q\,
	combout => \mem|mem~1146_combout\);

-- Location: FF_X25_Y12_N27
\mem|mem~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1010_q\);

-- Location: LCCOMB_X25_Y12_N16
\mem|mem~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1147_combout\ = (\mem|mem~1146_combout\ & ((\mem|mem~1010_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1146_combout\ & (((\mem|mem~882_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1010_q\,
	datab => \mem|mem~1146_combout\,
	datac => \mem|mem~882_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1147_combout\);

-- Location: LCCOMB_X34_Y10_N28
\dp|mux_after_mdr|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux13~0_combout\ = (\con|memtoreg\(0) & ((\dp|ir|out\(2)) # ((\con|WideOr23~combout\)))) # (!\con|memtoreg\(0) & (((\dp|alu1|Add0~78_combout\ & !\con|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \dp|ir|out\(2),
	datac => \dp|alu1|Add0~78_combout\,
	datad => \con|WideOr23~combout\,
	combout => \dp|mux_after_mdr|Mux13~0_combout\);

-- Location: FF_X27_Y10_N25
\mem|mem~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[3]~16_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~355_q\);

-- Location: FF_X27_Y10_N17
\mem|mem~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~419_q\);

-- Location: FF_X28_Y10_N7
\mem|mem~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~291feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~291_q\);

-- Location: LCCOMB_X27_Y10_N16
\mem|mem~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1150_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~419_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~291_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~291_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~419_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1150_combout\);

-- Location: FF_X26_Y10_N15
\mem|mem~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~483_q\);

-- Location: LCCOMB_X26_Y10_N14
\mem|mem~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1151_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1150_combout\ & ((\mem|mem~483_q\))) # (!\mem|mem~1150_combout\ & (\mem|mem~355_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~355_q\,
	datac => \mem|mem~483_q\,
	datad => \mem|mem~1150_combout\,
	combout => \mem|mem~1151_combout\);

-- Location: FF_X26_Y17_N1
\mem|mem~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1819_combout\,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~339_q\);

-- Location: FF_X26_Y17_N27
\mem|mem~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~275_q\);

-- Location: LCCOMB_X26_Y17_N26
\mem|mem~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1152_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((!\mem|mem~339_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~275_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~275_q\,
	datad => \mem|mem~339_q\,
	combout => \mem|mem~1152_combout\);

-- Location: FF_X27_Y14_N9
\mem|mem~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~323_q\);

-- Location: FF_X26_Y11_N5
\mem|mem~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~387_q\);

-- Location: FF_X26_Y11_N7
\mem|mem~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~259_q\);

-- Location: LCCOMB_X26_Y11_N4
\mem|mem~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1154_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~387_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~259_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~387_q\,
	datad => \mem|mem~259_q\,
	combout => \mem|mem~1154_combout\);

-- Location: FF_X27_Y14_N27
\mem|mem~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~451_q\);

-- Location: LCCOMB_X27_Y14_N8
\mem|mem~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1155_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1154_combout\ & (\mem|mem~451_q\)) # (!\mem|mem~1154_combout\ & ((\mem|mem~323_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~451_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~323_q\,
	datad => \mem|mem~1154_combout\,
	combout => \mem|mem~1155_combout\);

-- Location: FF_X28_Y13_N17
\mem|mem~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~499_q\);

-- Location: FF_X29_Y12_N31
\mem|mem~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1820_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~611_q\);

-- Location: FF_X31_Y12_N11
\mem|mem~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1821_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~595_q\);

-- Location: FF_X31_Y12_N5
\mem|mem~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~579_q\);

-- Location: LCCOMB_X31_Y12_N4
\mem|mem~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1160_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~595_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~579_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~579_q\,
	datad => \mem|mem~595_q\,
	combout => \mem|mem~1160_combout\);

-- Location: FF_X30_Y12_N15
\mem|mem~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~627_q\);

-- Location: LCCOMB_X30_Y12_N14
\mem|mem~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1161_combout\ = (\mem|mem~1160_combout\ & (((\mem|mem~627_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1160_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~611_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1160_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~627_q\,
	datad => \mem|mem~611_q\,
	combout => \mem|mem~1161_combout\);

-- Location: FF_X30_Y16_N13
\mem|mem~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~659_q\);

-- Location: FF_X31_Y19_N29
\mem|mem~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~675_q\);

-- Location: FF_X31_Y19_N15
\mem|mem~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~643_q\);

-- Location: LCCOMB_X31_Y19_N28
\mem|mem~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1162_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~675_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~643_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~643_q\,
	datac => \mem|mem~675_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1162_combout\);

-- Location: FF_X30_Y16_N15
\mem|mem~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~691feeder_combout\,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~691_q\);

-- Location: LCCOMB_X30_Y16_N12
\mem|mem~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1163_combout\ = (\mem|mem~1162_combout\ & ((\mem|mem~691_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1162_combout\ & (((\mem|mem~659_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1162_combout\,
	datab => \mem|mem~691_q\,
	datac => \mem|mem~659_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1163_combout\);

-- Location: FF_X30_Y15_N1
\mem|mem~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~531_q\);

-- Location: FF_X29_Y15_N21
\mem|mem~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1822_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~547_q\);

-- Location: FF_X29_Y15_N31
\mem|mem~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~515_q\);

-- Location: LCCOMB_X29_Y15_N30
\mem|mem~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1164_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~547_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~515_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~515_q\,
	datad => \mem|mem~547_q\,
	combout => \mem|mem~1164_combout\);

-- Location: FF_X30_Y15_N27
\mem|mem~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~563_q\);

-- Location: LCCOMB_X30_Y15_N0
\mem|mem~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1165_combout\ = (\mem|mem~1164_combout\ & ((\mem|mem~563_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1164_combout\ & (((\mem|mem~531_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~563_q\,
	datab => \mem|mem~1164_combout\,
	datac => \mem|mem~531_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1165_combout\);

-- Location: LCCOMB_X30_Y16_N8
\mem|mem~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1166_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1163_combout\) # ((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1165_combout\ & !\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1163_combout\,
	datab => \mem|mem~1165_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1166_combout\);

-- Location: FF_X21_Y13_N21
\mem|mem~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~739_q\);

-- Location: FF_X21_Y14_N13
\mem|mem~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~723_q\);

-- Location: FF_X21_Y14_N31
\mem|mem~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~707_q\);

-- Location: LCCOMB_X21_Y14_N12
\mem|mem~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1167_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~723_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~707_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~707_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~723_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1167_combout\);

-- Location: FF_X21_Y13_N31
\mem|mem~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~755_q\);

-- Location: LCCOMB_X21_Y13_N20
\mem|mem~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1168_combout\ = (\mem|mem~1167_combout\ & ((\mem|mem~755_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1167_combout\ & (((\mem|mem~739_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~755_q\,
	datab => \mem|mem~1167_combout\,
	datac => \mem|mem~739_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1168_combout\);

-- Location: LCCOMB_X28_Y13_N4
\mem|mem~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1169_combout\ = (\mem|mem~1166_combout\ & (((\mem|mem~1168_combout\) # (!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1166_combout\ & (\mem|mem~1161_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1166_combout\,
	datab => \mem|mem~1161_combout\,
	datac => \mem|mem~1168_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1169_combout\);

-- Location: FF_X27_Y20_N15
\mem|mem~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~163_q\);

-- Location: FF_X28_Y20_N21
\mem|mem~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~147_q\);

-- Location: FF_X28_Y20_N23
\mem|mem~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~131_q\);

-- Location: LCCOMB_X28_Y20_N20
\mem|mem~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1170_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~147_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~131_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~131_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~147_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1170_combout\);

-- Location: FF_X26_Y18_N23
\mem|mem~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~179feeder_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~179_q\);

-- Location: LCCOMB_X27_Y20_N14
\mem|mem~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1171_combout\ = (\mem|mem~1170_combout\ & (((\mem|mem~179_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1170_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~163_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1170_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~163_q\,
	datad => \mem|mem~179_q\,
	combout => \mem|mem~1171_combout\);

-- Location: FF_X29_Y13_N21
\mem|mem~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~83_q\);

-- Location: FF_X30_Y13_N13
\mem|mem~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1823_combout\,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~99_q\);

-- Location: FF_X30_Y13_N15
\mem|mem~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~67_q\);

-- Location: LCCOMB_X30_Y13_N14
\mem|mem~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1172_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~99_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~99_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~67_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1172_combout\);

-- Location: FF_X29_Y13_N15
\mem|mem~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1824_combout\,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~115_q\);

-- Location: LCCOMB_X29_Y13_N20
\mem|mem~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1173_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1172_combout\ & (!\mem|mem~115_q\)) # (!\mem|mem~1172_combout\ & ((\mem|mem~83_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~115_q\,
	datac => \mem|mem~83_q\,
	datad => \mem|mem~1172_combout\,
	combout => \mem|mem~1173_combout\);

-- Location: FF_X26_Y13_N29
\mem|mem~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1825_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~35_q\);

-- Location: FF_X25_Y13_N21
\mem|mem~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~19_q\);

-- Location: FF_X25_Y13_N7
\mem|mem~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1826_combout\,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~3_q\);

-- Location: LCCOMB_X25_Y13_N20
\mem|mem~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1174_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~19_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~3_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~19_q\,
	datad => \mem|mem~3_q\,
	combout => \mem|mem~1174_combout\);

-- Location: FF_X26_Y13_N15
\mem|mem~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~51_q\);

-- Location: LCCOMB_X26_Y13_N14
\mem|mem~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1175_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1174_combout\ & (\mem|mem~51_q\)) # (!\mem|mem~1174_combout\ & ((!\mem|mem~35_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1174_combout\,
	datac => \mem|mem~51_q\,
	datad => \mem|mem~35_q\,
	combout => \mem|mem~1175_combout\);

-- Location: LCCOMB_X28_Y13_N6
\mem|mem~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1176_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1173_combout\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~1175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1175_combout\,
	datac => \mem|mem~1173_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1176_combout\);

-- Location: FF_X24_Y15_N15
\mem|mem~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~211_q\);

-- Location: FF_X23_Y15_N23
\mem|mem~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~227_q\);

-- Location: FF_X23_Y15_N9
\mem|mem~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1827_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~195_q\);

-- Location: LCCOMB_X23_Y15_N22
\mem|mem~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1177_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~227_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~195_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~195_q\,
	datac => \mem|mem~227_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1177_combout\);

-- Location: FF_X24_Y15_N25
\mem|mem~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~243_q\);

-- Location: LCCOMB_X24_Y15_N14
\mem|mem~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1178_combout\ = (\mem|mem~1177_combout\ & ((\mem|mem~243_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1177_combout\ & (((\mem|mem~211_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1177_combout\,
	datab => \mem|mem~243_q\,
	datac => \mem|mem~211_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1178_combout\);

-- Location: LCCOMB_X28_Y13_N8
\mem|mem~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1179_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1176_combout\ & ((\mem|mem~1178_combout\))) # (!\mem|mem~1176_combout\ & (\mem|mem~1171_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1171_combout\,
	datab => \mem|mem~1178_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \mem|mem~1176_combout\,
	combout => \mem|mem~1179_combout\);

-- Location: LCCOMB_X28_Y13_N10
\mem|mem~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1180_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (((\dp|mux_after_pc|Mux10~1_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1169_combout\))) # (!\dp|mux_after_pc|Mux10~1_combout\ & 
-- (\mem|mem~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1179_combout\,
	datac => \mem|mem~1169_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1180_combout\);

-- Location: FF_X32_Y13_N21
\mem|mem~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~915_q\);

-- Location: FF_X32_Y13_N7
\mem|mem~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~787_q\);

-- Location: LCCOMB_X32_Y13_N20
\mem|mem~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1181_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~915_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~787_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~915_q\,
	datad => \mem|mem~787_q\,
	combout => \mem|mem~1181_combout\);

-- Location: FF_X32_Y14_N31
\mem|mem~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~803_q\);

-- Location: FF_X31_Y14_N7
\mem|mem~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~995_q\);

-- Location: FF_X32_Y15_N5
\mem|mem~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~835_q\);

-- Location: FF_X32_Y15_N7
\mem|mem~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1828_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~771_q\);

-- Location: LCCOMB_X32_Y15_N4
\mem|mem~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1185_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~835_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~771_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~771_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~835_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1185_combout\);

-- Location: FF_X25_Y12_N13
\mem|mem~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~883_q\);

-- Location: FF_X24_Y12_N21
\mem|mem~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~947_q\);

-- Location: FF_X24_Y12_N23
\mem|mem~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~819_q\);

-- Location: LCCOMB_X24_Y12_N20
\mem|mem~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1188_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~947_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~819_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~947_q\,
	datad => \mem|mem~819_q\,
	combout => \mem|mem~1188_combout\);

-- Location: FF_X25_Y12_N31
\mem|mem~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1011_q\);

-- Location: LCCOMB_X25_Y12_N12
\mem|mem~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1189_combout\ = (\mem|mem~1188_combout\ & ((\mem|mem~1011_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1188_combout\ & (((\mem|mem~883_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1011_q\,
	datab => \mem|mem~1188_combout\,
	datac => \mem|mem~883_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1189_combout\);

-- Location: FF_X29_Y12_N1
\mem|mem~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1829_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~612_q\);

-- Location: FF_X31_Y12_N25
\mem|mem~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[4]~26_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~580_q\);

-- Location: FF_X30_Y16_N27
\mem|mem~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~660_q\);

-- Location: FF_X31_Y19_N1
\mem|mem~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~676_q\);

-- Location: FF_X31_Y19_N27
\mem|mem~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~644_q\);

-- Location: LCCOMB_X31_Y19_N0
\mem|mem~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1194_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~676_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~644_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~644_q\,
	datac => \mem|mem~676_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1194_combout\);

-- Location: FF_X30_Y16_N21
\mem|mem~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~692_q\);

-- Location: LCCOMB_X30_Y16_N26
\mem|mem~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1195_combout\ = (\mem|mem~1194_combout\ & (((\mem|mem~692_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1194_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~660_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1194_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~660_q\,
	datad => \mem|mem~692_q\,
	combout => \mem|mem~1195_combout\);

-- Location: FF_X29_Y15_N17
\mem|mem~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~548_q\);

-- Location: FF_X29_Y15_N11
\mem|mem~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~516_q\);

-- Location: LCCOMB_X29_Y15_N16
\mem|mem~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1196_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~548_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~516_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~548_q\,
	datad => \mem|mem~516_q\,
	combout => \mem|mem~1196_combout\);

-- Location: FF_X21_Y14_N25
\mem|mem~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~724_q\);

-- Location: FF_X21_Y14_N3
\mem|mem~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~708_q\);

-- Location: LCCOMB_X21_Y14_N24
\mem|mem~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1199_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~724_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~708_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~708_q\,
	datac => \mem|mem~724_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1199_combout\);

-- Location: FF_X28_Y10_N17
\mem|mem~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~292feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~292_q\);

-- Location: FF_X26_Y10_N9
\mem|mem~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1833_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~484_q\);

-- Location: FF_X27_Y12_N23
\mem|mem~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~452_q\);

-- Location: FF_X30_Y14_N23
\mem|mem~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~436_q\);

-- Location: FF_X23_Y13_N1
\mem|mem~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~372_q\);

-- Location: FF_X23_Y13_N3
\mem|mem~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~308_q\);

-- Location: LCCOMB_X23_Y13_N0
\mem|mem~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1209_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~372_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~372_q\,
	datad => \mem|mem~308_q\,
	combout => \mem|mem~1209_combout\);

-- Location: FF_X30_Y14_N1
\mem|mem~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~500_q\);

-- Location: LCCOMB_X30_Y14_N22
\mem|mem~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1210_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1209_combout\ & ((\mem|mem~500_q\))) # (!\mem|mem~1209_combout\ & (\mem|mem~436_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1209_combout\,
	datac => \mem|mem~436_q\,
	datad => \mem|mem~500_q\,
	combout => \mem|mem~1210_combout\);

-- Location: FF_X27_Y20_N17
\mem|mem~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~164_q\);

-- Location: FF_X28_Y20_N9
\mem|mem~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~148_q\);

-- Location: FF_X28_Y20_N11
\mem|mem~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~132_q\);

-- Location: LCCOMB_X28_Y20_N8
\mem|mem~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1212_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~148_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~132_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~132_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~148_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1212_combout\);

-- Location: FF_X26_Y18_N17
\mem|mem~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1834_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~180_q\);

-- Location: LCCOMB_X27_Y20_N16
\mem|mem~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1213_combout\ = (\mem|mem~1212_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~180_q\))) # (!\mem|mem~1212_combout\ & (((\mem|mem~164_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~180_q\,
	datab => \mem|mem~1212_combout\,
	datac => \mem|mem~164_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1213_combout\);

-- Location: FF_X30_Y13_N9
\mem|mem~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1835_combout\,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~100_q\);

-- Location: FF_X26_Y13_N17
\mem|mem~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1837_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~36_q\);

-- Location: FF_X25_Y13_N17
\mem|mem~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~20_q\);

-- Location: FF_X25_Y13_N27
\mem|mem~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1838_combout\,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~4_q\);

-- Location: LCCOMB_X25_Y13_N16
\mem|mem~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1216_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~20_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~4_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~20_q\,
	datad => \mem|mem~4_q\,
	combout => \mem|mem~1216_combout\);

-- Location: FF_X26_Y13_N11
\mem|mem~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~52_q\);

-- Location: LCCOMB_X26_Y13_N10
\mem|mem~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1217_combout\ = (\mem|mem~1216_combout\ & (((\mem|mem~52_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1216_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~36_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1216_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~52_q\,
	datad => \mem|mem~36_q\,
	combout => \mem|mem~1217_combout\);

-- Location: FF_X23_Y15_N11
\mem|mem~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~228_q\);

-- Location: FF_X23_Y15_N5
\mem|mem~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1840_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~196_q\);

-- Location: LCCOMB_X23_Y15_N10
\mem|mem~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1219_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~228_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~196_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~196_q\,
	datac => \mem|mem~228_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1219_combout\);

-- Location: FF_X31_Y13_N27
\mem|mem~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~980_q\);

-- Location: FF_X32_Y14_N27
\mem|mem~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~804_q\);

-- Location: FF_X32_Y15_N27
\mem|mem~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1841_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~772_q\);

-- Location: FF_X31_Y15_N27
\mem|mem~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~964_q\);

-- Location: FF_X24_Y12_N1
\mem|mem~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~948_q\);

-- Location: FF_X24_Y12_N27
\mem|mem~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~820_q\);

-- Location: LCCOMB_X24_Y12_N0
\mem|mem~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1230_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~948_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~820_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~948_q\,
	datad => \mem|mem~820_q\,
	combout => \mem|mem~1230_combout\);

-- Location: FF_X27_Y10_N3
\mem|mem~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[5]~21_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~357_q\);

-- Location: FF_X27_Y10_N15
\mem|mem~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~421_q\);

-- Location: FF_X28_Y10_N11
\mem|mem~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~293feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~293_q\);

-- Location: LCCOMB_X27_Y10_N14
\mem|mem~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1234_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~421_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~293_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~293_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~421_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1234_combout\);

-- Location: FF_X26_Y10_N11
\mem|mem~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~485_q\);

-- Location: LCCOMB_X26_Y10_N10
\mem|mem~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1235_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1234_combout\ & (\mem|mem~485_q\)) # (!\mem|mem~1234_combout\ & ((\mem|mem~357_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1234_combout\,
	datac => \mem|mem~485_q\,
	datad => \mem|mem~357_q\,
	combout => \mem|mem~1235_combout\);

-- Location: FF_X26_Y17_N25
\mem|mem~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1842_combout\,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~341_q\);

-- Location: FF_X26_Y17_N11
\mem|mem~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~277_q\);

-- Location: LCCOMB_X26_Y17_N10
\mem|mem~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1236_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((!\mem|mem~341_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~277_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~277_q\,
	datad => \mem|mem~341_q\,
	combout => \mem|mem~1236_combout\);

-- Location: FF_X27_Y14_N5
\mem|mem~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~325_q\);

-- Location: FF_X26_Y11_N21
\mem|mem~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~389_q\);

-- Location: FF_X26_Y11_N15
\mem|mem~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~261_q\);

-- Location: LCCOMB_X26_Y11_N20
\mem|mem~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1238_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~389_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~261_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~389_q\,
	datad => \mem|mem~261_q\,
	combout => \mem|mem~1238_combout\);

-- Location: FF_X27_Y14_N7
\mem|mem~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~453_q\);

-- Location: LCCOMB_X27_Y14_N4
\mem|mem~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1239_combout\ = (\mem|mem~1238_combout\ & ((\mem|mem~453_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1238_combout\ & (((\mem|mem~325_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~453_q\,
	datab => \mem|mem~1238_combout\,
	datac => \mem|mem~325_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1239_combout\);

-- Location: FF_X23_Y13_N23
\mem|mem~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~309_q\);

-- Location: FF_X24_Y16_N27
\mem|mem~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~501_q\);

-- Location: FF_X29_Y12_N27
\mem|mem~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1843_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~613_q\);

-- Location: FF_X30_Y12_N23
\mem|mem~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1844_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~597_q\);

-- Location: FF_X30_Y16_N31
\mem|mem~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~661_q\);

-- Location: FF_X31_Y19_N5
\mem|mem~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~677_q\);

-- Location: FF_X31_Y19_N23
\mem|mem~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~645_q\);

-- Location: LCCOMB_X31_Y19_N4
\mem|mem~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1246_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~677_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~645_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~645_q\,
	datac => \mem|mem~677_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1246_combout\);

-- Location: FF_X30_Y16_N1
\mem|mem~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~693_q\);

-- Location: LCCOMB_X30_Y16_N30
\mem|mem~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1247_combout\ = (\mem|mem~1246_combout\ & (((\mem|mem~693_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1246_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~661_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1246_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~661_q\,
	datad => \mem|mem~693_q\,
	combout => \mem|mem~1247_combout\);

-- Location: FF_X28_Y15_N21
\mem|mem~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~533_q\);

-- Location: FF_X29_Y15_N5
\mem|mem~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~549_q\);

-- Location: FF_X29_Y15_N7
\mem|mem~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~517_q\);

-- Location: LCCOMB_X29_Y15_N4
\mem|mem~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1248_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~549_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~517_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~549_q\,
	datad => \mem|mem~517_q\,
	combout => \mem|mem~1248_combout\);

-- Location: FF_X28_Y15_N7
\mem|mem~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~565_q\);

-- Location: LCCOMB_X28_Y15_N20
\mem|mem~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1249_combout\ = (\mem|mem~1248_combout\ & (((\mem|mem~565_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1248_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~533_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1248_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~533_q\,
	datad => \mem|mem~565_q\,
	combout => \mem|mem~1249_combout\);

-- Location: LCCOMB_X27_Y15_N12
\mem|mem~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1250_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1247_combout\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1249_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \mem|mem~1247_combout\,
	combout => \mem|mem~1250_combout\);

-- Location: FF_X21_Y14_N23
\mem|mem~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~709_q\);

-- Location: FF_X27_Y20_N27
\mem|mem~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~165_q\);

-- Location: FF_X28_Y20_N13
\mem|mem~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1846_combout\,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~149_q\);

-- Location: FF_X28_Y20_N15
\mem|mem~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~133_q\);

-- Location: LCCOMB_X28_Y20_N14
\mem|mem~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1254_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~149_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~133_q\ & !\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~149_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~133_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1254_combout\);

-- Location: FF_X26_Y18_N11
\mem|mem~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1847_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~181_q\);

-- Location: LCCOMB_X27_Y20_N26
\mem|mem~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1255_combout\ = (\mem|mem~1254_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~181_q\))) # (!\mem|mem~1254_combout\ & (((\mem|mem~165_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~181_q\,
	datab => \mem|mem~1254_combout\,
	datac => \mem|mem~165_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1255_combout\);

-- Location: FF_X30_Y13_N21
\mem|mem~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~101_q\);

-- Location: FF_X30_Y13_N23
\mem|mem~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~69_q\);

-- Location: LCCOMB_X30_Y13_N20
\mem|mem~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1256_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~101_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~69_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~69_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~101_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1256_combout\);

-- Location: FF_X23_Y15_N15
\mem|mem~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~229_q\);

-- Location: FF_X23_Y15_N17
\mem|mem~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1849_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~197_q\);

-- Location: LCCOMB_X23_Y15_N14
\mem|mem~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1261_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~229_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~197_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~197_q\,
	datac => \mem|mem~229_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1261_combout\);

-- Location: FF_X31_Y13_N13
\mem|mem~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~853_q\);

-- Location: FF_X32_Y13_N29
\mem|mem~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~917_q\);

-- Location: FF_X32_Y13_N31
\mem|mem~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~789_q\);

-- Location: LCCOMB_X32_Y13_N28
\mem|mem~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1265_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~917_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~789_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~917_q\,
	datad => \mem|mem~789_q\,
	combout => \mem|mem~1265_combout\);

-- Location: FF_X31_Y13_N23
\mem|mem~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~981_q\);

-- Location: LCCOMB_X31_Y13_N12
\mem|mem~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1266_combout\ = (\mem|mem~1265_combout\ & ((\mem|mem~981_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1265_combout\ & (((\mem|mem~853_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~981_q\,
	datab => \mem|mem~1265_combout\,
	datac => \mem|mem~853_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1266_combout\);

-- Location: FF_X31_Y14_N31
\mem|mem~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~933_q\);

-- Location: FF_X32_Y16_N1
\mem|mem~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~805feeder_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~805_q\);

-- Location: FF_X31_Y14_N1
\mem|mem~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~997_q\);

-- Location: FF_X32_Y14_N13
\mem|mem~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~869_q\);

-- Location: LCCOMB_X31_Y14_N0
\mem|mem~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1267_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((!\mem|mem~997_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\mem|mem~869_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~869_q\,
	datac => \mem|mem~997_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1267_combout\);

-- Location: LCCOMB_X31_Y14_N30
\mem|mem~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1268_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((!\mem|mem~1267_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1267_combout\ & ((\mem|mem~933_q\))) # (!\mem|mem~1267_combout\ & (\mem|mem~805_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~805_q\,
	datac => \mem|mem~933_q\,
	datad => \mem|mem~1267_combout\,
	combout => \mem|mem~1268_combout\);

-- Location: FF_X31_Y15_N23
\mem|mem~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~965_q\);

-- Location: FF_X28_Y11_N1
\mem|mem~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~837feeder_combout\,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~837_q\);

-- Location: LCCOMB_X31_Y15_N22
\mem|mem~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1269_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (!\mem|mem~965_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((!\mem|mem~837_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\dp|mux_after_pc|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~965_q\,
	datad => \mem|mem~837_q\,
	combout => \mem|mem~1269_combout\);

-- Location: FF_X24_Y12_N29
\mem|mem~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~949_q\);

-- Location: FF_X24_Y12_N15
\mem|mem~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~821_q\);

-- Location: LCCOMB_X24_Y12_N28
\mem|mem~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1272_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~949_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~821_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~821_q\,
	datac => \mem|mem~949_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1272_combout\);

-- Location: FF_X29_Y12_N13
\mem|mem~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1851_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~614_q\);

-- Location: FF_X30_Y12_N29
\mem|mem~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1852_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~598_q\);

-- Location: FF_X31_Y12_N17
\mem|mem~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[6]~31_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~582_q\);

-- Location: LCCOMB_X30_Y12_N6
\mem|mem~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1276_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\) # (!\mem|mem~598_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~582_q\ & (!\dp|mux_after_pc|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~582_q\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \mem|mem~598_q\,
	combout => \mem|mem~1276_combout\);

-- Location: FF_X30_Y12_N17
\mem|mem~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~630_q\);

-- Location: LCCOMB_X30_Y12_N16
\mem|mem~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1277_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1276_combout\ & ((\mem|mem~630_q\))) # (!\mem|mem~1276_combout\ & (!\mem|mem~614_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~614_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~630_q\,
	datad => \mem|mem~1276_combout\,
	combout => \mem|mem~1277_combout\);

-- Location: FF_X29_Y19_N25
\mem|mem~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~662_q\);

-- Location: FF_X31_Y19_N17
\mem|mem~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~678_q\);

-- Location: FF_X31_Y19_N11
\mem|mem~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~646_q\);

-- Location: LCCOMB_X31_Y19_N16
\mem|mem~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1278_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~678_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~646_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~646_q\,
	datac => \mem|mem~678_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1278_combout\);

-- Location: FF_X30_Y16_N11
\mem|mem~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~694_q\);

-- Location: LCCOMB_X29_Y19_N24
\mem|mem~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1279_combout\ = (\mem|mem~1278_combout\ & ((\mem|mem~694_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1278_combout\ & (((\mem|mem~662_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1278_combout\,
	datab => \mem|mem~694_q\,
	datac => \mem|mem~662_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1279_combout\);

-- Location: FF_X28_Y15_N9
\mem|mem~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~534_q\);

-- Location: FF_X29_Y15_N25
\mem|mem~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1853_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~550_q\);

-- Location: FF_X29_Y15_N27
\mem|mem~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~518_q\);

-- Location: LCCOMB_X29_Y15_N26
\mem|mem~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1280_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~550_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~518_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~518_q\,
	datad => \mem|mem~550_q\,
	combout => \mem|mem~1280_combout\);

-- Location: FF_X28_Y15_N27
\mem|mem~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~566_q\);

-- Location: LCCOMB_X28_Y15_N8
\mem|mem~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1281_combout\ = (\mem|mem~1280_combout\ & ((\mem|mem~566_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1280_combout\ & (((\mem|mem~534_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~566_q\,
	datab => \mem|mem~1280_combout\,
	datac => \mem|mem~534_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1281_combout\);

-- Location: LCCOMB_X28_Y15_N12
\mem|mem~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1282_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1279_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~1281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1279_combout\,
	datac => \mem|mem~1281_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1282_combout\);

-- Location: FF_X21_Y13_N17
\mem|mem~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~742_q\);

-- Location: FF_X21_Y14_N17
\mem|mem~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~726_q\);

-- Location: FF_X21_Y14_N11
\mem|mem~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~710_q\);

-- Location: LCCOMB_X21_Y14_N16
\mem|mem~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1283_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~726_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~710_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~710_q\,
	datac => \mem|mem~726_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1283_combout\);

-- Location: FF_X21_Y13_N27
\mem|mem~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~758_q\);

-- Location: LCCOMB_X21_Y13_N16
\mem|mem~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1284_combout\ = (\mem|mem~1283_combout\ & ((\mem|mem~758_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1283_combout\ & (((\mem|mem~742_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~758_q\,
	datab => \mem|mem~1283_combout\,
	datac => \mem|mem~742_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1284_combout\);

-- Location: LCCOMB_X28_Y15_N30
\mem|mem~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1285_combout\ = (\mem|mem~1282_combout\ & (((\mem|mem~1284_combout\) # (!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1282_combout\ & (\mem|mem~1277_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1282_combout\,
	datab => \mem|mem~1277_combout\,
	datac => \mem|mem~1284_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1285_combout\);

-- Location: FF_X27_Y10_N19
\mem|mem~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~422_q\);

-- Location: FF_X28_Y10_N21
\mem|mem~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~294feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~294_q\);

-- Location: LCCOMB_X27_Y10_N18
\mem|mem~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1286_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~422_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~294_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~294_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~422_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1286_combout\);

-- Location: FF_X27_Y17_N27
\mem|mem~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~406_q\);

-- Location: FF_X26_Y17_N21
\mem|mem~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~342_q\);

-- Location: FF_X26_Y17_N15
\mem|mem~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~278_q\);

-- Location: LCCOMB_X26_Y17_N20
\mem|mem~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1288_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~342_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~278_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~278_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~342_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1288_combout\);

-- Location: FF_X27_Y17_N21
\mem|mem~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1854_combout\,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~470_q\);

-- Location: LCCOMB_X27_Y17_N26
\mem|mem~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1289_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1288_combout\ & ((!\mem|mem~470_q\))) # (!\mem|mem~1288_combout\ & (\mem|mem~406_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1288_combout\,
	datac => \mem|mem~406_q\,
	datad => \mem|mem~470_q\,
	combout => \mem|mem~1289_combout\);

-- Location: FF_X26_Y11_N17
\mem|mem~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~390_q\);

-- Location: FF_X26_Y11_N11
\mem|mem~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~262feeder_combout\,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~262_q\);

-- Location: LCCOMB_X26_Y11_N16
\mem|mem~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1290_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~390_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~262_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~390_q\,
	datad => \mem|mem~262_q\,
	combout => \mem|mem~1290_combout\);

-- Location: FF_X24_Y16_N29
\mem|mem~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~438_q\);

-- Location: FF_X23_Y13_N17
\mem|mem~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~374_q\);

-- Location: FF_X23_Y13_N19
\mem|mem~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~310_q\);

-- Location: LCCOMB_X23_Y13_N16
\mem|mem~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1293_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~374_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~374_q\,
	datad => \mem|mem~310_q\,
	combout => \mem|mem~1293_combout\);

-- Location: FF_X24_Y16_N23
\mem|mem~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~502_q\);

-- Location: LCCOMB_X24_Y16_N28
\mem|mem~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1294_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1293_combout\ & (\mem|mem~502_q\)) # (!\mem|mem~1293_combout\ & ((\mem|mem~438_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~502_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~438_q\,
	datad => \mem|mem~1293_combout\,
	combout => \mem|mem~1294_combout\);

-- Location: FF_X27_Y20_N5
\mem|mem~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~166_q\);

-- Location: FF_X28_Y20_N1
\mem|mem~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~150_q\);

-- Location: FF_X28_Y20_N19
\mem|mem~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1855_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~134_q\);

-- Location: LCCOMB_X28_Y20_N0
\mem|mem~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1296_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~150_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\mem|mem~134_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~134_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~150_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1296_combout\);

-- Location: FF_X26_Y18_N21
\mem|mem~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~182feeder_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~182_q\);

-- Location: LCCOMB_X27_Y20_N4
\mem|mem~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1297_combout\ = (\mem|mem~1296_combout\ & ((\mem|mem~182_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1296_combout\ & (((\mem|mem~166_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~182_q\,
	datab => \mem|mem~1296_combout\,
	datac => \mem|mem~166_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1297_combout\);

-- Location: FF_X29_Y13_N25
\mem|mem~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~86_q\);

-- Location: FF_X30_Y13_N1
\mem|mem~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1856_combout\,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~102_q\);

-- Location: FF_X30_Y13_N11
\mem|mem~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~70_q\);

-- Location: LCCOMB_X30_Y13_N10
\mem|mem~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1298_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((!\mem|mem~102_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~70_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~70_q\,
	datad => \mem|mem~102_q\,
	combout => \mem|mem~1298_combout\);

-- Location: FF_X29_Y13_N19
\mem|mem~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1857_combout\,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~118_q\);

-- Location: LCCOMB_X29_Y13_N24
\mem|mem~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1299_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1298_combout\ & ((!\mem|mem~118_q\))) # (!\mem|mem~1298_combout\ & (\mem|mem~86_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1298_combout\,
	datac => \mem|mem~86_q\,
	datad => \mem|mem~118_q\,
	combout => \mem|mem~1299_combout\);

-- Location: FF_X26_Y13_N1
\mem|mem~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~38_q\);

-- Location: FF_X25_Y13_N9
\mem|mem~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~22_q\);

-- Location: FF_X25_Y13_N19
\mem|mem~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~6_q\);

-- Location: LCCOMB_X25_Y13_N8
\mem|mem~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1300_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~22_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~6_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~22_q\,
	datad => \mem|mem~6_q\,
	combout => \mem|mem~1300_combout\);

-- Location: FF_X26_Y13_N19
\mem|mem~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~54_q\);

-- Location: LCCOMB_X26_Y13_N0
\mem|mem~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1301_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1300_combout\ & (\mem|mem~54_q\)) # (!\mem|mem~1300_combout\ & ((\mem|mem~38_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~54_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~38_q\,
	datad => \mem|mem~1300_combout\,
	combout => \mem|mem~1301_combout\);

-- Location: LCCOMB_X28_Y15_N4
\mem|mem~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1302_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1299_combout\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1301_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1299_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1302_combout\);

-- Location: FF_X24_Y15_N11
\mem|mem~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1858_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~214_q\);

-- Location: FF_X23_Y15_N3
\mem|mem~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~230_q\);

-- Location: FF_X23_Y15_N29
\mem|mem~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1859_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~198_q\);

-- Location: LCCOMB_X23_Y15_N2
\mem|mem~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1303_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~230_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~198_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~230_q\,
	datad => \mem|mem~198_q\,
	combout => \mem|mem~1303_combout\);

-- Location: FF_X24_Y15_N13
\mem|mem~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~246_q\);

-- Location: LCCOMB_X24_Y15_N12
\mem|mem~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1304_combout\ = (\mem|mem~1303_combout\ & (((\mem|mem~246_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1303_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~214_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1303_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~246_q\,
	datad => \mem|mem~214_q\,
	combout => \mem|mem~1304_combout\);

-- Location: LCCOMB_X28_Y15_N22
\mem|mem~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1305_combout\ = (\mem|mem~1302_combout\ & (((\mem|mem~1304_combout\) # (!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1302_combout\ & (\mem|mem~1297_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1297_combout\,
	datab => \mem|mem~1302_combout\,
	datac => \mem|mem~1304_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1305_combout\);

-- Location: FF_X31_Y14_N11
\mem|mem~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~934_q\);

-- Location: FF_X32_Y14_N15
\mem|mem~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~870_q\);

-- Location: FF_X32_Y14_N9
\mem|mem~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~806_q\);

-- Location: LCCOMB_X32_Y14_N14
\mem|mem~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1309_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~870_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~806_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~806_q\,
	datac => \mem|mem~870_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1309_combout\);

-- Location: FF_X31_Y14_N13
\mem|mem~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~998_q\);

-- Location: LCCOMB_X31_Y14_N10
\mem|mem~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1310_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1309_combout\ & ((\mem|mem~998_q\))) # (!\mem|mem~1309_combout\ & (\mem|mem~934_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1309_combout\,
	datac => \mem|mem~934_q\,
	datad => \mem|mem~998_q\,
	combout => \mem|mem~1310_combout\);

-- Location: FF_X31_Y15_N1
\mem|mem~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~902_q\);

-- Location: FF_X32_Y15_N15
\mem|mem~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~838_q\);

-- Location: FF_X32_Y15_N9
\mem|mem~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1860_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~774_q\);

-- Location: LCCOMB_X32_Y15_N14
\mem|mem~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1311_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~838_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~774_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~774_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~838_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1311_combout\);

-- Location: FF_X31_Y15_N3
\mem|mem~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~966_q\);

-- Location: LCCOMB_X31_Y15_N0
\mem|mem~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1312_combout\ = (\mem|mem~1311_combout\ & ((\mem|mem~966_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1311_combout\ & (((\mem|mem~902_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1311_combout\,
	datab => \mem|mem~966_q\,
	datac => \mem|mem~902_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1312_combout\);

-- Location: LCCOMB_X28_Y15_N10
\mem|mem~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1313_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1310_combout\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1312_combout\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1312_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1310_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1313_combout\);

-- Location: FF_X24_Y12_N17
\mem|mem~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~950_q\);

-- Location: FF_X24_Y12_N19
\mem|mem~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~822_q\);

-- Location: LCCOMB_X24_Y12_N16
\mem|mem~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1314_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~950_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~822_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~950_q\,
	datad => \mem|mem~822_q\,
	combout => \mem|mem~1314_combout\);

-- Location: FF_X34_Y8_N27
\dp|aluOutReg|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(6));

-- Location: LCCOMB_X35_Y12_N8
\dp|regFile|rdDataA[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[6]~24_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|mux4PcSelect|Mux2~1_combout\)) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg1\(6))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- ((\dp|regFile|rg0\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(6),
	datad => \dp|regFile|rg0\(6),
	combout => \dp|regFile|rdDataA[6]~24_combout\);

-- Location: LCCOMB_X36_Y12_N8
\dp|regFile|rdDataA[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[6]~25_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rdDataA[6]~24_combout\ & (\dp|regFile|rg3\(6))) # (!\dp|regFile|rdDataA[6]~24_combout\ & ((\dp|regFile|rg2\(6)))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataA[6]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg3\(6),
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg2\(6),
	datad => \dp|regFile|rdDataA[6]~24_combout\,
	combout => \dp|regFile|rdDataA[6]~25_combout\);

-- Location: LCCOMB_X35_Y10_N12
\dp|regFile|rdDataA[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[6]~26_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\) # ((\dp|regFile|rg6\(6))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg4\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg6\(6),
	datad => \dp|regFile|rg4\(6),
	combout => \dp|regFile|rdDataA[6]~26_combout\);

-- Location: LCCOMB_X35_Y10_N4
\dp|regFile|rdDataA[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[6]~27_combout\ = (\dp|regFile|rdDataA[6]~26_combout\ & (((\dp|regFile|rg7\(6))) # (!\dp|mux4PcSelect|Mux2~1_combout\))) # (!\dp|regFile|rdDataA[6]~26_combout\ & (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg5\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[6]~26_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg5\(6),
	datad => \dp|regFile|rg7\(6),
	combout => \dp|regFile|rdDataA[6]~27_combout\);

-- Location: LCCOMB_X34_Y8_N28
\dp|small_mux_before_alu|result[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[6]~6_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[6]~6_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out[6]~6_combout\,
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out\(6),
	combout => \dp|small_mux_before_alu|result[6]~6_combout\);

-- Location: FF_X27_Y10_N5
\mem|mem~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[7]~36_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~359_q\);

-- Location: FF_X27_Y10_N23
\mem|mem~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~423_q\);

-- Location: FF_X28_Y10_N23
\mem|mem~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~295_q\);

-- Location: LCCOMB_X27_Y10_N22
\mem|mem~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1318_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~423_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~423_q\,
	datad => \mem|mem~295_q\,
	combout => \mem|mem~1318_combout\);

-- Location: FF_X26_Y10_N23
\mem|mem~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1861_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~487_q\);

-- Location: LCCOMB_X27_Y14_N28
\mem|mem~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1319_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1318_combout\ & (!\mem|mem~487_q\)) # (!\mem|mem~1318_combout\ & ((\mem|mem~359_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~487_q\,
	datac => \mem|mem~359_q\,
	datad => \mem|mem~1318_combout\,
	combout => \mem|mem~1319_combout\);

-- Location: FF_X27_Y17_N31
\mem|mem~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~407_q\);

-- Location: FF_X26_Y17_N9
\mem|mem~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~343_q\);

-- Location: FF_X26_Y17_N19
\mem|mem~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~279_q\);

-- Location: LCCOMB_X26_Y17_N8
\mem|mem~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1320_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~343_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~279_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~343_q\,
	datad => \mem|mem~279_q\,
	combout => \mem|mem~1320_combout\);

-- Location: FF_X26_Y16_N9
\mem|mem~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1862_combout\,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~471_q\);

-- Location: LCCOMB_X27_Y17_N30
\mem|mem~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1321_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1320_combout\ & (!\mem|mem~471_q\)) # (!\mem|mem~1320_combout\ & ((\mem|mem~407_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~471_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~407_q\,
	datad => \mem|mem~1320_combout\,
	combout => \mem|mem~1321_combout\);

-- Location: FF_X27_Y14_N15
\mem|mem~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~327_q\);

-- Location: FF_X26_Y11_N13
\mem|mem~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~391_q\);

-- Location: FF_X26_Y11_N31
\mem|mem~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~263feeder_combout\,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~263_q\);

-- Location: LCCOMB_X26_Y11_N12
\mem|mem~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1322_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~391_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~263_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~263_q\,
	datac => \mem|mem~391_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1322_combout\);

-- Location: FF_X27_Y14_N1
\mem|mem~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~455_q\);

-- Location: LCCOMB_X27_Y14_N14
\mem|mem~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1323_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1322_combout\ & ((\mem|mem~455_q\))) # (!\mem|mem~1322_combout\ & (\mem|mem~327_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1322_combout\,
	datac => \mem|mem~327_q\,
	datad => \mem|mem~455_q\,
	combout => \mem|mem~1323_combout\);

-- Location: LCCOMB_X27_Y14_N2
\mem|mem~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1324_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1321_combout\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~1323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1323_combout\,
	datad => \mem|mem~1321_combout\,
	combout => \mem|mem~1324_combout\);

-- Location: FF_X24_Y16_N25
\mem|mem~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~439_q\);

-- Location: FF_X23_Y13_N13
\mem|mem~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~375_q\);

-- Location: FF_X23_Y13_N31
\mem|mem~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~311_q\);

-- Location: LCCOMB_X23_Y13_N12
\mem|mem~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1325_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~375_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~311_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~311_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~375_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1325_combout\);

-- Location: FF_X24_Y16_N3
\mem|mem~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1863_combout\,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~503_q\);

-- Location: LCCOMB_X24_Y16_N24
\mem|mem~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1326_combout\ = (\mem|mem~1325_combout\ & (((!\mem|mem~503_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1325_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~439_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1325_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~439_q\,
	datad => \mem|mem~503_q\,
	combout => \mem|mem~1326_combout\);

-- Location: LCCOMB_X27_Y14_N12
\mem|mem~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1327_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1324_combout\ & ((\mem|mem~1326_combout\))) # (!\mem|mem~1324_combout\ & (\mem|mem~1319_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1319_combout\,
	datac => \mem|mem~1326_combout\,
	datad => \mem|mem~1324_combout\,
	combout => \mem|mem~1327_combout\);

-- Location: FF_X29_Y12_N15
\mem|mem~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1864_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~615_q\);

-- Location: FF_X31_Y12_N3
\mem|mem~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~599_q\);

-- Location: FF_X31_Y12_N13
\mem|mem~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~583_q\);

-- Location: LCCOMB_X31_Y12_N2
\mem|mem~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1328_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~599_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~599_q\,
	datad => \mem|mem~583_q\,
	combout => \mem|mem~1328_combout\);

-- Location: FF_X30_Y12_N19
\mem|mem~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~631_q\);

-- Location: LCCOMB_X30_Y12_N18
\mem|mem~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1329_combout\ = (\mem|mem~1328_combout\ & (((\mem|mem~631_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1328_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~615_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1328_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~631_q\,
	datad => \mem|mem~615_q\,
	combout => \mem|mem~1329_combout\);

-- Location: FF_X29_Y19_N19
\mem|mem~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~663_q\);

-- Location: FF_X30_Y19_N17
\mem|mem~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~679_q\);

-- Location: FF_X28_Y18_N17
\mem|mem~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~647feeder_combout\,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~647_q\);

-- Location: LCCOMB_X30_Y19_N16
\mem|mem~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1330_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~679_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~647_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~679_q\,
	datad => \mem|mem~647_q\,
	combout => \mem|mem~1330_combout\);

-- Location: FF_X28_Y19_N17
\mem|mem~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~695feeder_combout\,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~695_q\);

-- Location: LCCOMB_X29_Y19_N18
\mem|mem~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1331_combout\ = (\mem|mem~1330_combout\ & ((\mem|mem~695_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1330_combout\ & (((\mem|mem~663_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~695_q\,
	datab => \mem|mem~1330_combout\,
	datac => \mem|mem~663_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1331_combout\);

-- Location: FF_X30_Y17_N17
\mem|mem~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1865_combout\,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~535_q\);

-- Location: FF_X29_Y17_N17
\mem|mem~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~551_q\);

-- Location: FF_X29_Y17_N3
\mem|mem~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1866_combout\,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~519_q\);

-- Location: LCCOMB_X29_Y17_N16
\mem|mem~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1332_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~551_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((!\mem|mem~519_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~551_q\,
	datad => \mem|mem~519_q\,
	combout => \mem|mem~1332_combout\);

-- Location: FF_X30_Y17_N27
\mem|mem~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1867_combout\,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~567_q\);

-- Location: LCCOMB_X27_Y16_N0
\mem|mem~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1333_combout\ = (\mem|mem~1332_combout\ & (((!\dp|mux_after_pc|Mux15~1_combout\) # (!\mem|mem~567_q\)))) # (!\mem|mem~1332_combout\ & (!\mem|mem~535_q\ & ((\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1332_combout\,
	datab => \mem|mem~535_q\,
	datac => \mem|mem~567_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1333_combout\);

-- Location: LCCOMB_X27_Y16_N2
\mem|mem~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1334_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1331_combout\) # ((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\ & \mem|mem~1333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1331_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1333_combout\,
	combout => \mem|mem~1334_combout\);

-- Location: FF_X21_Y13_N13
\mem|mem~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1868_combout\,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~743_q\);

-- Location: FF_X21_Y15_N9
\mem|mem~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~727_q\);

-- Location: FF_X21_Y15_N3
\mem|mem~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~711_q\);

-- Location: LCCOMB_X21_Y15_N8
\mem|mem~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1335_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~727_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~711_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~727_q\,
	datad => \mem|mem~711_q\,
	combout => \mem|mem~1335_combout\);

-- Location: FF_X21_Y13_N23
\mem|mem~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~759_q\);

-- Location: LCCOMB_X21_Y13_N22
\mem|mem~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1336_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1335_combout\ & (\mem|mem~759_q\)) # (!\mem|mem~1335_combout\ & ((!\mem|mem~743_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1335_combout\,
	datac => \mem|mem~759_q\,
	datad => \mem|mem~743_q\,
	combout => \mem|mem~1336_combout\);

-- Location: LCCOMB_X27_Y16_N4
\mem|mem~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1337_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1334_combout\ & (\mem|mem~1336_combout\)) # (!\mem|mem~1334_combout\ & ((\mem|mem~1329_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1336_combout\,
	datab => \mem|mem~1329_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1334_combout\,
	combout => \mem|mem~1337_combout\);

-- Location: FF_X27_Y20_N7
\mem|mem~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~167_q\);

-- Location: FF_X27_Y20_N25
\mem|mem~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1869_combout\,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~151_q\);

-- Location: FF_X28_Y18_N27
\mem|mem~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1870_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~135_q\);

-- Location: LCCOMB_X24_Y17_N8
\mem|mem~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1338_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\) # (!\mem|mem~151_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\mem|mem~135_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~135_q\,
	datab => \mem|mem~151_q\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1338_combout\);

-- Location: FF_X26_Y18_N7
\mem|mem~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1871_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~183_q\);

-- Location: LCCOMB_X27_Y20_N6
\mem|mem~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1339_combout\ = (\mem|mem~1338_combout\ & (((!\mem|mem~183_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1338_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~167_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1338_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~167_q\,
	datad => \mem|mem~183_q\,
	combout => \mem|mem~1339_combout\);

-- Location: FF_X25_Y17_N17
\mem|mem~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~87_q\);

-- Location: FF_X24_Y17_N11
\mem|mem~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~103_q\);

-- Location: FF_X24_Y17_N5
\mem|mem~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~71_q\);

-- Location: LCCOMB_X24_Y17_N10
\mem|mem~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1340_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~103_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~71_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~71_q\,
	datac => \mem|mem~103_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1340_combout\);

-- Location: FF_X25_Y17_N11
\mem|mem~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1872_combout\,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~119_q\);

-- Location: LCCOMB_X25_Y17_N16
\mem|mem~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1341_combout\ = (\mem|mem~1340_combout\ & (((!\mem|mem~119_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1340_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~87_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1340_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~87_q\,
	datad => \mem|mem~119_q\,
	combout => \mem|mem~1341_combout\);

-- Location: FF_X24_Y19_N17
\mem|mem~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1873_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~39_q\);

-- Location: FF_X25_Y19_N25
\mem|mem~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1874_combout\,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~23_q\);

-- Location: FF_X24_Y19_N27
\mem|mem~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~7_q\);

-- Location: LCCOMB_X24_Y19_N26
\mem|mem~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1342_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~23_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~7_q\ & !\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~23_q\,
	datac => \mem|mem~7_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1342_combout\);

-- Location: FF_X25_Y19_N27
\mem|mem~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1875_combout\,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~55_q\);

-- Location: LCCOMB_X27_Y16_N6
\mem|mem~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1343_combout\ = (\mem|mem~1342_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\) # (!\mem|mem~55_q\)))) # (!\mem|mem~1342_combout\ & (!\mem|mem~39_q\ & ((\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~39_q\,
	datab => \mem|mem~1342_combout\,
	datac => \mem|mem~55_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1343_combout\);

-- Location: LCCOMB_X27_Y16_N24
\mem|mem~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1344_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1341_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~1343_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1341_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1343_combout\,
	combout => \mem|mem~1344_combout\);

-- Location: FF_X24_Y15_N23
\mem|mem~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~215_q\);

-- Location: FF_X23_Y15_N31
\mem|mem~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~231_q\);

-- Location: FF_X23_Y15_N25
\mem|mem~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~199_q\);

-- Location: LCCOMB_X23_Y15_N30
\mem|mem~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1345_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~231_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~199_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~199_q\,
	datac => \mem|mem~231_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1345_combout\);

-- Location: FF_X24_Y15_N1
\mem|mem~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~247_q\);

-- Location: LCCOMB_X24_Y15_N22
\mem|mem~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1346_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1345_combout\ & ((\mem|mem~247_q\))) # (!\mem|mem~1345_combout\ & (\mem|mem~215_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1345_combout\,
	datac => \mem|mem~215_q\,
	datad => \mem|mem~247_q\,
	combout => \mem|mem~1346_combout\);

-- Location: LCCOMB_X27_Y16_N18
\mem|mem~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1347_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1344_combout\ & ((\mem|mem~1346_combout\))) # (!\mem|mem~1344_combout\ & (\mem|mem~1339_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1339_combout\,
	datab => \mem|mem~1346_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \mem|mem~1344_combout\,
	combout => \mem|mem~1347_combout\);

-- Location: LCCOMB_X27_Y14_N22
\mem|mem~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1348_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (((\dp|mux_after_pc|Mux10~1_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1337_combout\)) # (!\dp|mux_after_pc|Mux10~1_combout\ & 
-- ((\mem|mem~1347_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1337_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1347_combout\,
	combout => \mem|mem~1348_combout\);

-- Location: FF_X31_Y13_N21
\mem|mem~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~855_q\);

-- Location: FF_X32_Y13_N5
\mem|mem~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~919_q\);

-- Location: FF_X32_Y13_N23
\mem|mem~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1876_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~791_q\);

-- Location: LCCOMB_X32_Y13_N4
\mem|mem~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1349_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~919_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((!\mem|mem~791_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~919_q\,
	datad => \mem|mem~791_q\,
	combout => \mem|mem~1349_combout\);

-- Location: FF_X31_Y13_N7
\mem|mem~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~983_q\);

-- Location: LCCOMB_X31_Y13_N20
\mem|mem~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1350_combout\ = (\mem|mem~1349_combout\ & (((\mem|mem~983_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1349_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~855_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1349_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~855_q\,
	datad => \mem|mem~983_q\,
	combout => \mem|mem~1350_combout\);

-- Location: FF_X28_Y14_N9
\mem|mem~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~935_q\);

-- Location: FF_X32_Y16_N11
\mem|mem~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1877_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~807_q\);

-- Location: FF_X31_Y14_N15
\mem|mem~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~999_q\);

-- Location: FF_X32_Y14_N19
\mem|mem~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~871feeder_combout\,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~871_q\);

-- Location: LCCOMB_X31_Y14_N14
\mem|mem~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1351_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((!\mem|mem~999_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\mem|mem~871_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~871_q\,
	datac => \mem|mem~999_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1351_combout\);

-- Location: LCCOMB_X28_Y14_N8
\mem|mem~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1352_combout\ = (\mem|mem~1351_combout\ & (((\mem|mem~935_q\ & !\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1351_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)) # (!\mem|mem~807_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1351_combout\,
	datab => \mem|mem~807_q\,
	datac => \mem|mem~935_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1352_combout\);

-- Location: FF_X27_Y11_N17
\mem|mem~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~903_q\);

-- Location: FF_X32_Y15_N3
\mem|mem~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~839_q\);

-- Location: FF_X32_Y15_N13
\mem|mem~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1878_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~775_q\);

-- Location: LCCOMB_X32_Y15_N2
\mem|mem~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1353_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~839_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~775_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~775_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~839_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1353_combout\);

-- Location: FF_X27_Y11_N3
\mem|mem~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~967_q\);

-- Location: LCCOMB_X27_Y11_N16
\mem|mem~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1354_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1353_combout\ & ((\mem|mem~967_q\))) # (!\mem|mem~1353_combout\ & (\mem|mem~903_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1353_combout\,
	datac => \mem|mem~903_q\,
	datad => \mem|mem~967_q\,
	combout => \mem|mem~1354_combout\);

-- Location: LCCOMB_X28_Y14_N2
\mem|mem~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1355_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~1352_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1352_combout\,
	datad => \mem|mem~1354_combout\,
	combout => \mem|mem~1355_combout\);

-- Location: FF_X25_Y12_N9
\mem|mem~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~887_q\);

-- Location: FF_X24_Y11_N1
\mem|mem~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~951_q\);

-- Location: FF_X24_Y11_N27
\mem|mem~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~823_q\);

-- Location: LCCOMB_X24_Y11_N0
\mem|mem~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1356_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~951_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~823_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~823_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~951_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1356_combout\);

-- Location: FF_X25_Y12_N19
\mem|mem~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[7]~36_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1015_q\);

-- Location: LCCOMB_X25_Y12_N8
\mem|mem~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1357_combout\ = (\mem|mem~1356_combout\ & ((\mem|mem~1015_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1356_combout\ & (((\mem|mem~887_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1356_combout\,
	datab => \mem|mem~1015_q\,
	datac => \mem|mem~887_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1357_combout\);

-- Location: LCCOMB_X27_Y14_N24
\mem|mem~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1358_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1355_combout\ & (\mem|mem~1357_combout\)) # (!\mem|mem~1355_combout\ & ((\mem|mem~1350_combout\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1357_combout\,
	datab => \mem|mem~1350_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1355_combout\,
	combout => \mem|mem~1358_combout\);

-- Location: LCCOMB_X27_Y14_N10
\mem|mem~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1359_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1348_combout\ & (\mem|mem~1358_combout\)) # (!\mem|mem~1348_combout\ & ((\mem|mem~1327_combout\))))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (((\mem|mem~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1358_combout\,
	datac => \mem|mem~1348_combout\,
	datad => \mem|mem~1327_combout\,
	combout => \mem|mem~1359_combout\);

-- Location: LCCOMB_X34_Y11_N28
\dp|regFile|rdDataB[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[7]~32_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg6\(7))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg4\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rg6\(7),
	datac => \dp|regFile|rg4\(7),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[7]~32_combout\);

-- Location: LCCOMB_X35_Y14_N8
\dp|regFile|rdDataB[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[7]~33_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[7]~32_combout\ & (\dp|regFile|rg7\(7))) # (!\dp|regFile|rdDataB[7]~32_combout\ & ((\dp|regFile|rg5\(7)))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (\dp|regFile|rdDataB[7]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rdDataB[7]~32_combout\,
	datac => \dp|regFile|rg7\(7),
	datad => \dp|regFile|rg5\(7),
	combout => \dp|regFile|rdDataB[7]~33_combout\);

-- Location: LCCOMB_X35_Y12_N10
\dp|regFile|rdDataA[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[7]~28_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|mux4PcSelect|Mux2~1_combout\)) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg1\(7))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- ((\dp|regFile|rg0\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(7),
	datad => \dp|regFile|rg0\(7),
	combout => \dp|regFile|rdDataA[7]~28_combout\);

-- Location: LCCOMB_X36_Y12_N10
\dp|regFile|rdDataA[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[7]~29_combout\ = (\dp|regFile|rdDataA[7]~28_combout\ & ((\dp|regFile|rg3\(7)) # ((!\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|regFile|rdDataA[7]~28_combout\ & (((\dp|regFile|rg2\(7) & \dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[7]~28_combout\,
	datab => \dp|regFile|rg3\(7),
	datac => \dp|regFile|rg2\(7),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[7]~29_combout\);

-- Location: LCCOMB_X35_Y10_N14
\dp|regFile|rdDataA[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[7]~30_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\) # ((\dp|regFile|rg6\(7))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg6\(7),
	datad => \dp|regFile|rg4\(7),
	combout => \dp|regFile|rdDataA[7]~30_combout\);

-- Location: LCCOMB_X35_Y10_N22
\dp|regFile|rdDataA[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[7]~31_combout\ = (\dp|regFile|rdDataA[7]~30_combout\ & ((\dp|regFile|rg7\(7)) # ((!\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|regFile|rdDataA[7]~30_combout\ & (((\dp|regFile|rg5\(7) & \dp|mux4PcSelect|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg7\(7),
	datab => \dp|regFile|rdDataA[7]~30_combout\,
	datac => \dp|regFile|rg5\(7),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[7]~31_combout\);

-- Location: LCCOMB_X34_Y8_N22
\dp|small_mux_before_alu|result[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[7]~7_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[7]~7_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out[7]~7_combout\,
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out\(7),
	combout => \dp|small_mux_before_alu|result[7]~7_combout\);

-- Location: FF_X32_Y9_N31
\dp|aluOutReg|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(7));

-- Location: FF_X29_Y12_N25
\mem|mem~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1879_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~616_q\);

-- Location: FF_X31_Y12_N31
\mem|mem~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[8]~41_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~600_q\);

-- Location: FF_X31_Y12_N1
\mem|mem~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1880_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~584_q\);

-- Location: LCCOMB_X31_Y12_N18
\mem|mem~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1360_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~600_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((!\mem|mem~584_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~600_q\,
	datad => \mem|mem~584_q\,
	combout => \mem|mem~1360_combout\);

-- Location: FF_X28_Y12_N25
\mem|mem~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~632_q\);

-- Location: LCCOMB_X28_Y12_N24
\mem|mem~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1361_combout\ = (\mem|mem~1360_combout\ & (((\mem|mem~632_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1360_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~616_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1360_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~632_q\,
	datad => \mem|mem~616_q\,
	combout => \mem|mem~1361_combout\);

-- Location: FF_X29_Y19_N29
\mem|mem~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~664_q\);

-- Location: FF_X30_Y19_N3
\mem|mem~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~680_q\);

-- Location: FF_X28_Y18_N29
\mem|mem~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~648feeder_combout\,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~648_q\);

-- Location: LCCOMB_X30_Y19_N2
\mem|mem~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1362_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~680_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~648_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~680_q\,
	datad => \mem|mem~648_q\,
	combout => \mem|mem~1362_combout\);

-- Location: FF_X28_Y19_N11
\mem|mem~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~696_q\);

-- Location: LCCOMB_X29_Y19_N28
\mem|mem~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1363_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1362_combout\ & (\mem|mem~696_q\)) # (!\mem|mem~1362_combout\ & ((\mem|mem~664_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~696_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~664_q\,
	datad => \mem|mem~1362_combout\,
	combout => \mem|mem~1363_combout\);

-- Location: FF_X30_Y17_N21
\mem|mem~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1881_combout\,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~536_q\);

-- Location: FF_X29_Y17_N13
\mem|mem~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~552_q\);

-- Location: FF_X29_Y17_N7
\mem|mem~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1882_combout\,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~520_q\);

-- Location: LCCOMB_X29_Y17_N12
\mem|mem~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1364_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~552_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((!\mem|mem~520_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~552_q\,
	datad => \mem|mem~520_q\,
	combout => \mem|mem~1364_combout\);

-- Location: FF_X30_Y17_N15
\mem|mem~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~568_q\);

-- Location: LCCOMB_X30_Y17_N14
\mem|mem~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1365_combout\ = (\mem|mem~1364_combout\ & (((\mem|mem~568_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1364_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~536_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1364_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~568_q\,
	datad => \mem|mem~536_q\,
	combout => \mem|mem~1365_combout\);

-- Location: LCCOMB_X26_Y16_N26
\mem|mem~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1366_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1363_combout\) # ((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\ & \mem|mem~1365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1363_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1365_combout\,
	combout => \mem|mem~1366_combout\);

-- Location: FF_X21_Y16_N1
\mem|mem~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1883_combout\,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~744_q\);

-- Location: FF_X21_Y15_N5
\mem|mem~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~728_q\);

-- Location: FF_X21_Y15_N7
\mem|mem~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~712_q\);

-- Location: LCCOMB_X21_Y15_N4
\mem|mem~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1367_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~728_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~712_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~712_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~728_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1367_combout\);

-- Location: FF_X21_Y16_N11
\mem|mem~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~760_q\);

-- Location: LCCOMB_X21_Y16_N10
\mem|mem~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1368_combout\ = (\mem|mem~1367_combout\ & (((\mem|mem~760_q\) # (!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1367_combout\ & (!\mem|mem~744_q\ & ((\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1367_combout\,
	datab => \mem|mem~744_q\,
	datac => \mem|mem~760_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1368_combout\);

-- Location: LCCOMB_X26_Y16_N12
\mem|mem~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1369_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1366_combout\ & (\mem|mem~1368_combout\)) # (!\mem|mem~1366_combout\ & ((\mem|mem~1361_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1368_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1366_combout\,
	datad => \mem|mem~1361_combout\,
	combout => \mem|mem~1369_combout\);

-- Location: FF_X25_Y10_N25
\mem|mem~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~360_q\);

-- Location: FF_X25_Y10_N11
\mem|mem~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~424_q\);

-- Location: FF_X28_Y10_N1
\mem|mem~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~296_q\);

-- Location: LCCOMB_X25_Y10_N10
\mem|mem~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1370_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~424_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~424_q\,
	datad => \mem|mem~296_q\,
	combout => \mem|mem~1370_combout\);

-- Location: FF_X26_Y10_N25
\mem|mem~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1884_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~488_q\);

-- Location: LCCOMB_X25_Y10_N24
\mem|mem~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1371_combout\ = (\mem|mem~1370_combout\ & (((!\mem|mem~488_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1370_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~360_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1370_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~360_q\,
	datad => \mem|mem~488_q\,
	combout => \mem|mem~1371_combout\);

-- Location: FF_X26_Y16_N23
\mem|mem~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~408_q\);

-- Location: FF_X26_Y17_N5
\mem|mem~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~344_q\);

-- Location: FF_X26_Y17_N23
\mem|mem~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~280_q\);

-- Location: LCCOMB_X26_Y17_N4
\mem|mem~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1372_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~344_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~280_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~280_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~344_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1372_combout\);

-- Location: FF_X26_Y16_N25
\mem|mem~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~472_q\);

-- Location: LCCOMB_X26_Y16_N22
\mem|mem~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1373_combout\ = (\mem|mem~1372_combout\ & ((\mem|mem~472_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1372_combout\ & (((\mem|mem~408_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1372_combout\,
	datab => \mem|mem~472_q\,
	datac => \mem|mem~408_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1373_combout\);

-- Location: FF_X25_Y16_N9
\mem|mem~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~328_q\);

-- Location: FF_X25_Y14_N1
\mem|mem~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~392_q\);

-- Location: FF_X25_Y14_N27
\mem|mem~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~264_q\);

-- Location: LCCOMB_X25_Y14_N0
\mem|mem~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1374_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~392_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~264_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~264_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~392_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1374_combout\);

-- Location: FF_X25_Y16_N11
\mem|mem~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~456_q\);

-- Location: LCCOMB_X25_Y16_N8
\mem|mem~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1375_combout\ = (\mem|mem~1374_combout\ & (((\mem|mem~456_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1374_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~328_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1374_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~328_q\,
	datad => \mem|mem~456_q\,
	combout => \mem|mem~1375_combout\);

-- Location: LCCOMB_X26_Y16_N2
\mem|mem~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1376_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1373_combout\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1375_combout\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1375_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1373_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1376_combout\);

-- Location: FF_X24_Y16_N5
\mem|mem~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~440_q\);

-- Location: FF_X23_Y16_N9
\mem|mem~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~376_q\);

-- Location: FF_X23_Y16_N11
\mem|mem~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~312_q\);

-- Location: LCCOMB_X23_Y16_N8
\mem|mem~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1377_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~376_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~376_q\,
	datad => \mem|mem~312_q\,
	combout => \mem|mem~1377_combout\);

-- Location: FF_X24_Y16_N15
\mem|mem~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1885_combout\,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~504_q\);

-- Location: LCCOMB_X24_Y16_N4
\mem|mem~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1378_combout\ = (\mem|mem~1377_combout\ & (((!\dp|mux_after_pc|Mux12~1_combout\)) # (!\mem|mem~504_q\))) # (!\mem|mem~1377_combout\ & (((\mem|mem~440_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1377_combout\,
	datab => \mem|mem~504_q\,
	datac => \mem|mem~440_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1378_combout\);

-- Location: LCCOMB_X26_Y16_N4
\mem|mem~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1379_combout\ = (\mem|mem~1376_combout\ & ((\mem|mem~1378_combout\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1376_combout\ & (((\mem|mem~1371_combout\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1378_combout\,
	datab => \mem|mem~1376_combout\,
	datac => \mem|mem~1371_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1379_combout\);

-- Location: FF_X27_Y18_N25
\mem|mem~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~168_q\);

-- Location: FF_X27_Y18_N3
\mem|mem~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~152_q\);

-- Location: FF_X28_Y18_N31
\mem|mem~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~136feeder_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~136_q\);

-- Location: LCCOMB_X27_Y18_N2
\mem|mem~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1380_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~152_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~136_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~152_q\,
	datad => \mem|mem~136_q\,
	combout => \mem|mem~1380_combout\);

-- Location: FF_X26_Y18_N9
\mem|mem~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1886_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~184_q\);

-- Location: LCCOMB_X27_Y18_N24
\mem|mem~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1381_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1380_combout\ & ((!\mem|mem~184_q\))) # (!\mem|mem~1380_combout\ & (\mem|mem~168_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1380_combout\,
	datac => \mem|mem~168_q\,
	datad => \mem|mem~184_q\,
	combout => \mem|mem~1381_combout\);

-- Location: FF_X25_Y17_N21
\mem|mem~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~88_q\);

-- Location: FF_X24_Y17_N23
\mem|mem~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~104_q\);

-- Location: FF_X24_Y17_N25
\mem|mem~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~72_q\);

-- Location: LCCOMB_X24_Y17_N22
\mem|mem~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1382_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~104_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~72_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~104_q\,
	datad => \mem|mem~72_q\,
	combout => \mem|mem~1382_combout\);

-- Location: FF_X25_Y17_N31
\mem|mem~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~120_q\);

-- Location: LCCOMB_X25_Y17_N20
\mem|mem~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1383_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1382_combout\ & (\mem|mem~120_q\)) # (!\mem|mem~1382_combout\ & ((\mem|mem~88_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~120_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~88_q\,
	datad => \mem|mem~1382_combout\,
	combout => \mem|mem~1383_combout\);

-- Location: FF_X24_Y19_N5
\mem|mem~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1887_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~40_q\);

-- Location: FF_X25_Y19_N21
\mem|mem~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1888_combout\,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~24_q\);

-- Location: FF_X24_Y19_N31
\mem|mem~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~8_q\);

-- Location: LCCOMB_X24_Y19_N30
\mem|mem~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1384_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~24_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~8_q\ & !\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~24_q\,
	datac => \mem|mem~8_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1384_combout\);

-- Location: FF_X25_Y19_N31
\mem|mem~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1889_combout\,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~56_q\);

-- Location: LCCOMB_X26_Y16_N30
\mem|mem~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1385_combout\ = (\mem|mem~1384_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\) # (!\mem|mem~56_q\)))) # (!\mem|mem~1384_combout\ & (!\mem|mem~40_q\ & ((\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~40_q\,
	datab => \mem|mem~56_q\,
	datac => \mem|mem~1384_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1385_combout\);

-- Location: LCCOMB_X26_Y16_N16
\mem|mem~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1386_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1383_combout\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~1385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1385_combout\,
	datad => \mem|mem~1383_combout\,
	combout => \mem|mem~1386_combout\);

-- Location: FF_X24_Y15_N27
\mem|mem~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1890_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~216_q\);

-- Location: FF_X23_Y14_N1
\mem|mem~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~232_q\);

-- Location: FF_X23_Y15_N19
\mem|mem~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1891_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~200_q\);

-- Location: LCCOMB_X23_Y14_N0
\mem|mem~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1387_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~232_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~200_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~200_q\,
	datac => \mem|mem~232_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1387_combout\);

-- Location: FF_X24_Y14_N25
\mem|mem~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~248_q\);

-- Location: LCCOMB_X24_Y14_N24
\mem|mem~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1388_combout\ = (\mem|mem~1387_combout\ & (((\mem|mem~248_q\) # (!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1387_combout\ & (!\mem|mem~216_q\ & ((\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1387_combout\,
	datab => \mem|mem~216_q\,
	datac => \mem|mem~248_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1388_combout\);

-- Location: LCCOMB_X26_Y16_N18
\mem|mem~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1389_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1386_combout\ & ((\mem|mem~1388_combout\))) # (!\mem|mem~1386_combout\ & (\mem|mem~1381_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1381_combout\,
	datac => \mem|mem~1388_combout\,
	datad => \mem|mem~1386_combout\,
	combout => \mem|mem~1389_combout\);

-- Location: LCCOMB_X26_Y16_N28
\mem|mem~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1390_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (((\dp|mux_after_pc|Mux11~1_combout\)))) # (!\dp|mux_after_pc|Mux10~1_combout\ & ((\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1379_combout\)) # (!\dp|mux_after_pc|Mux11~1_combout\ & 
-- ((\mem|mem~1389_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \mem|mem~1379_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1389_combout\,
	combout => \mem|mem~1390_combout\);

-- Location: FF_X28_Y16_N17
\mem|mem~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~856_q\);

-- Location: FF_X29_Y16_N1
\mem|mem~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~920_q\);

-- Location: FF_X29_Y16_N19
\mem|mem~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1892_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~792_q\);

-- Location: LCCOMB_X29_Y16_N0
\mem|mem~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1391_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~920_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((!\mem|mem~792_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~920_q\,
	datad => \mem|mem~792_q\,
	combout => \mem|mem~1391_combout\);

-- Location: FF_X28_Y16_N3
\mem|mem~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~984_q\);

-- Location: LCCOMB_X28_Y16_N16
\mem|mem~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1392_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1391_combout\ & ((\mem|mem~984_q\))) # (!\mem|mem~1391_combout\ & (\mem|mem~856_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1391_combout\,
	datac => \mem|mem~856_q\,
	datad => \mem|mem~984_q\,
	combout => \mem|mem~1392_combout\);

-- Location: FF_X31_Y16_N9
\mem|mem~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~936_q\);

-- Location: FF_X32_Y14_N29
\mem|mem~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~872_q\);

-- Location: FF_X32_Y14_N7
\mem|mem~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1893_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~808_q\);

-- Location: LCCOMB_X32_Y14_N28
\mem|mem~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1393_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~872_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~808_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~808_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~872_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1393_combout\);

-- Location: FF_X31_Y16_N27
\mem|mem~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1000_q\);

-- Location: LCCOMB_X31_Y16_N8
\mem|mem~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1394_combout\ = (\mem|mem~1393_combout\ & ((\mem|mem~1000_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1393_combout\ & (((\mem|mem~936_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1000_q\,
	datab => \mem|mem~1393_combout\,
	datac => \mem|mem~936_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1394_combout\);

-- Location: FF_X27_Y11_N13
\mem|mem~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~904_q\);

-- Location: FF_X28_Y11_N3
\mem|mem~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~840_q\);

-- Location: FF_X32_Y15_N23
\mem|mem~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~776feeder_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~776_q\);

-- Location: LCCOMB_X28_Y11_N2
\mem|mem~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1395_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~840_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~776_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~776_q\,
	datac => \mem|mem~840_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1395_combout\);

-- Location: FF_X27_Y11_N7
\mem|mem~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~968_q\);

-- Location: LCCOMB_X27_Y11_N12
\mem|mem~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1396_combout\ = (\mem|mem~1395_combout\ & ((\mem|mem~968_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1395_combout\ & (((\mem|mem~904_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~968_q\,
	datab => \mem|mem~1395_combout\,
	datac => \mem|mem~904_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1396_combout\);

-- Location: LCCOMB_X26_Y16_N6
\mem|mem~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1397_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\) # (\mem|mem~1394_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1396_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1396_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1394_combout\,
	combout => \mem|mem~1397_combout\);

-- Location: FF_X25_Y12_N5
\mem|mem~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~888_q\);

-- Location: FF_X24_Y11_N13
\mem|mem~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~952_q\);

-- Location: FF_X24_Y11_N23
\mem|mem~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~824_q\);

-- Location: LCCOMB_X24_Y11_N12
\mem|mem~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1398_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~952_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~824_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~824_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~952_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1398_combout\);

-- Location: FF_X25_Y12_N23
\mem|mem~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[8]~41_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1016_q\);

-- Location: LCCOMB_X25_Y12_N4
\mem|mem~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1399_combout\ = (\mem|mem~1398_combout\ & ((\mem|mem~1016_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1398_combout\ & (((\mem|mem~888_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1016_q\,
	datab => \mem|mem~1398_combout\,
	datac => \mem|mem~888_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1399_combout\);

-- Location: LCCOMB_X26_Y16_N0
\mem|mem~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1400_combout\ = (\mem|mem~1397_combout\ & (((\mem|mem~1399_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1397_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1397_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1399_combout\,
	datad => \mem|mem~1392_combout\,
	combout => \mem|mem~1400_combout\);

-- Location: LCCOMB_X26_Y16_N10
\mem|mem~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1401_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1390_combout\ & ((\mem|mem~1400_combout\))) # (!\mem|mem~1390_combout\ & (\mem|mem~1369_combout\)))) # (!\dp|mux_after_pc|Mux10~1_combout\ & (((\mem|mem~1390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1369_combout\,
	datab => \mem|mem~1400_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1390_combout\,
	combout => \mem|mem~1401_combout\);

-- Location: LCCOMB_X34_Y12_N8
\dp|regFile|rdDataB[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[8]~39_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(8)) # ((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (((!\dp|mux4B_C|Mux1~1_combout\ & \dp|regFile|rg0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg1\(8),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|mux4B_C|Mux1~1_combout\,
	datad => \dp|regFile|rg0\(8),
	combout => \dp|regFile|rdDataB[8]~39_combout\);

-- Location: LCCOMB_X36_Y12_N4
\dp|regFile|rdDataB[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[8]~40_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[8]~39_combout\ & (\dp|regFile|rg3\(8))) # (!\dp|regFile|rdDataB[8]~39_combout\ & ((\dp|regFile|rg2\(8)))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataB[8]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg3\(8),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg2\(8),
	datad => \dp|regFile|rdDataB[8]~39_combout\,
	combout => \dp|regFile|rdDataB[8]~40_combout\);

-- Location: LCCOMB_X34_Y12_N0
\dp|regFile|rdDataA[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[8]~32_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(8)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(8),
	datac => \dp|regFile|rg1\(8),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[8]~32_combout\);

-- Location: LCCOMB_X35_Y11_N30
\dp|regFile|rdDataA[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[8]~34_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\)) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg6\(8))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- ((\dp|regFile|rg4\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(8),
	datad => \dp|regFile|rg4\(8),
	combout => \dp|regFile|rdDataA[8]~34_combout\);

-- Location: LCCOMB_X35_Y11_N24
\dp|regFile|rdDataA[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[8]~35_combout\ = (\dp|regFile|rdDataA[8]~34_combout\ & ((\dp|regFile|rg7\(8)) # ((!\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|regFile|rdDataA[8]~34_combout\ & (((\dp|regFile|rg5\(8) & \dp|mux4PcSelect|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[8]~34_combout\,
	datab => \dp|regFile|rg7\(8),
	datac => \dp|regFile|rg5\(8),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[8]~35_combout\);

-- Location: FF_X25_Y10_N29
\mem|mem~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[9]~46_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~361_q\);

-- Location: FF_X26_Y10_N3
\mem|mem~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~425_q\);

-- Location: FF_X28_Y10_N27
\mem|mem~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~297feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~297_q\);

-- Location: LCCOMB_X26_Y10_N2
\mem|mem~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1402_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~425_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~297_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~425_q\,
	datad => \mem|mem~297_q\,
	combout => \mem|mem~1402_combout\);

-- Location: FF_X26_Y10_N21
\mem|mem~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~489_q\);

-- Location: LCCOMB_X26_Y10_N20
\mem|mem~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1403_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1402_combout\ & ((\mem|mem~489_q\))) # (!\mem|mem~1402_combout\ & (\mem|mem~361_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~361_q\,
	datac => \mem|mem~489_q\,
	datad => \mem|mem~1402_combout\,
	combout => \mem|mem~1403_combout\);

-- Location: FF_X27_Y19_N5
\mem|mem~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~409_q\);

-- Location: FF_X27_Y19_N7
\mem|mem~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~345_q\);

-- Location: FF_X28_Y19_N5
\mem|mem~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~281_q\);

-- Location: LCCOMB_X27_Y19_N6
\mem|mem~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1404_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\) # ((\mem|mem~345_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~281_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~345_q\,
	datad => \mem|mem~281_q\,
	combout => \mem|mem~1404_combout\);

-- Location: FF_X29_Y19_N23
\mem|mem~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1894_combout\,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~473_q\);

-- Location: LCCOMB_X27_Y19_N4
\mem|mem~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1405_combout\ = (\mem|mem~1404_combout\ & (((!\mem|mem~473_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1404_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~409_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1404_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~409_q\,
	datad => \mem|mem~473_q\,
	combout => \mem|mem~1405_combout\);

-- Location: FF_X25_Y16_N29
\mem|mem~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~329_q\);

-- Location: FF_X25_Y14_N5
\mem|mem~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~393_q\);

-- Location: FF_X25_Y14_N15
\mem|mem~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~265_q\);

-- Location: LCCOMB_X25_Y14_N4
\mem|mem~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1406_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~393_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~265_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~265_q\,
	datac => \mem|mem~393_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1406_combout\);

-- Location: FF_X25_Y16_N15
\mem|mem~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~457_q\);

-- Location: LCCOMB_X25_Y16_N28
\mem|mem~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1407_combout\ = (\mem|mem~1406_combout\ & ((\mem|mem~457_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1406_combout\ & (((\mem|mem~329_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1406_combout\,
	datab => \mem|mem~457_q\,
	datac => \mem|mem~329_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1407_combout\);

-- Location: LCCOMB_X25_Y16_N24
\mem|mem~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1408_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~1405_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1405_combout\,
	datad => \mem|mem~1407_combout\,
	combout => \mem|mem~1408_combout\);

-- Location: FF_X24_Y16_N9
\mem|mem~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~441_q\);

-- Location: FF_X23_Y16_N21
\mem|mem~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~377_q\);

-- Location: FF_X23_Y16_N7
\mem|mem~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~313_q\);

-- Location: LCCOMB_X23_Y16_N20
\mem|mem~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1409_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~377_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~377_q\,
	datad => \mem|mem~313_q\,
	combout => \mem|mem~1409_combout\);

-- Location: FF_X24_Y16_N11
\mem|mem~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~505_q\);

-- Location: LCCOMB_X24_Y16_N8
\mem|mem~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1410_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1409_combout\ & (\mem|mem~505_q\)) # (!\mem|mem~1409_combout\ & ((\mem|mem~441_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~505_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~441_q\,
	datad => \mem|mem~1409_combout\,
	combout => \mem|mem~1410_combout\);

-- Location: LCCOMB_X25_Y16_N2
\mem|mem~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1411_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1408_combout\ & (\mem|mem~1410_combout\)) # (!\mem|mem~1408_combout\ & ((\mem|mem~1403_combout\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1410_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1403_combout\,
	datad => \mem|mem~1408_combout\,
	combout => \mem|mem~1411_combout\);

-- Location: FF_X29_Y12_N19
\mem|mem~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1895_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~617_q\);

-- Location: FF_X31_Y12_N21
\mem|mem~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1896_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~601_q\);

-- Location: FF_X31_Y12_N15
\mem|mem~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1897_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~585_q\);

-- Location: LCCOMB_X31_Y12_N8
\mem|mem~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1412_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (!\mem|mem~601_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((!\mem|mem~585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~601_q\,
	datac => \mem|mem~585_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1412_combout\);

-- Location: FF_X28_Y12_N11
\mem|mem~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~633_q\);

-- Location: LCCOMB_X28_Y12_N10
\mem|mem~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1413_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1412_combout\ & (\mem|mem~633_q\)) # (!\mem|mem~1412_combout\ & ((!\mem|mem~617_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1412_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1412_combout\,
	datac => \mem|mem~633_q\,
	datad => \mem|mem~617_q\,
	combout => \mem|mem~1413_combout\);

-- Location: FF_X29_Y19_N1
\mem|mem~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~665_q\);

-- Location: FF_X30_Y19_N5
\mem|mem~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~681_q\);

-- Location: FF_X28_Y18_N1
\mem|mem~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~649_q\);

-- Location: LCCOMB_X30_Y19_N4
\mem|mem~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1414_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~681_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~649_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~681_q\,
	datad => \mem|mem~649_q\,
	combout => \mem|mem~1414_combout\);

-- Location: FF_X28_Y19_N15
\mem|mem~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~697_q\);

-- Location: LCCOMB_X29_Y19_N0
\mem|mem~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1415_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1414_combout\ & (\mem|mem~697_q\)) # (!\mem|mem~1414_combout\ & ((\mem|mem~665_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~697_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~665_q\,
	datad => \mem|mem~1414_combout\,
	combout => \mem|mem~1415_combout\);

-- Location: FF_X30_Y17_N1
\mem|mem~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1898_combout\,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~537_q\);

-- Location: FF_X29_Y17_N1
\mem|mem~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1899_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~553_q\);

-- Location: FF_X29_Y17_N11
\mem|mem~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~521_q\);

-- Location: LCCOMB_X29_Y17_N10
\mem|mem~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1416_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~553_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~521_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~521_q\,
	datad => \mem|mem~553_q\,
	combout => \mem|mem~1416_combout\);

-- Location: FF_X30_Y17_N11
\mem|mem~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~569_q\);

-- Location: LCCOMB_X30_Y17_N10
\mem|mem~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1417_combout\ = (\mem|mem~1416_combout\ & (((\mem|mem~569_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1416_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~537_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1416_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~569_q\,
	datad => \mem|mem~537_q\,
	combout => \mem|mem~1417_combout\);

-- Location: LCCOMB_X25_Y16_N12
\mem|mem~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1418_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1415_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~1417_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1415_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1417_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1418_combout\);

-- Location: FF_X21_Y16_N29
\mem|mem~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~745_q\);

-- Location: FF_X21_Y15_N1
\mem|mem~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~729_q\);

-- Location: FF_X21_Y15_N27
\mem|mem~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~713_q\);

-- Location: LCCOMB_X21_Y15_N0
\mem|mem~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1419_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~729_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~713_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~713_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~729_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1419_combout\);

-- Location: FF_X21_Y16_N15
\mem|mem~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~761_q\);

-- Location: LCCOMB_X21_Y16_N28
\mem|mem~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1420_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1419_combout\ & (\mem|mem~761_q\)) # (!\mem|mem~1419_combout\ & ((\mem|mem~745_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~761_q\,
	datac => \mem|mem~745_q\,
	datad => \mem|mem~1419_combout\,
	combout => \mem|mem~1420_combout\);

-- Location: LCCOMB_X25_Y16_N30
\mem|mem~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1421_combout\ = (\mem|mem~1418_combout\ & ((\mem|mem~1420_combout\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1418_combout\ & (((\mem|mem~1413_combout\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1418_combout\,
	datab => \mem|mem~1420_combout\,
	datac => \mem|mem~1413_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1421_combout\);

-- Location: FF_X27_Y18_N5
\mem|mem~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~169_q\);

-- Location: FF_X27_Y18_N7
\mem|mem~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~153_q\);

-- Location: FF_X28_Y18_N3
\mem|mem~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1900_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~137_q\);

-- Location: LCCOMB_X27_Y18_N6
\mem|mem~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1422_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~153_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((!\mem|mem~137_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~153_q\,
	datad => \mem|mem~137_q\,
	combout => \mem|mem~1422_combout\);

-- Location: FF_X26_Y18_N19
\mem|mem~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~185feeder_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~185_q\);

-- Location: LCCOMB_X27_Y18_N4
\mem|mem~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1423_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1422_combout\ & (\mem|mem~185_q\)) # (!\mem|mem~1422_combout\ & ((\mem|mem~169_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~185_q\,
	datac => \mem|mem~169_q\,
	datad => \mem|mem~1422_combout\,
	combout => \mem|mem~1423_combout\);

-- Location: FF_X25_Y17_N9
\mem|mem~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~89_q\);

-- Location: FF_X24_Y17_N19
\mem|mem~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~105_q\);

-- Location: FF_X24_Y17_N13
\mem|mem~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~73_q\);

-- Location: LCCOMB_X24_Y17_N18
\mem|mem~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1424_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~105_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~105_q\,
	datad => \mem|mem~73_q\,
	combout => \mem|mem~1424_combout\);

-- Location: FF_X25_Y17_N3
\mem|mem~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1901_combout\,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~121_q\);

-- Location: LCCOMB_X25_Y17_N8
\mem|mem~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1425_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1424_combout\ & ((!\mem|mem~121_q\))) # (!\mem|mem~1424_combout\ & (\mem|mem~89_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1424_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1424_combout\,
	datac => \mem|mem~89_q\,
	datad => \mem|mem~121_q\,
	combout => \mem|mem~1425_combout\);

-- Location: FF_X24_Y19_N25
\mem|mem~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~41_q\);

-- Location: FF_X25_Y19_N17
\mem|mem~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~25_q\);

-- Location: FF_X24_Y19_N3
\mem|mem~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~9_q\);

-- Location: LCCOMB_X25_Y19_N16
\mem|mem~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1426_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~25_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~9_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~9_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~25_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1426_combout\);

-- Location: FF_X25_Y19_N3
\mem|mem~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~57_q\);

-- Location: LCCOMB_X24_Y19_N24
\mem|mem~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1427_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1426_combout\ & (\mem|mem~57_q\)) # (!\mem|mem~1426_combout\ & ((\mem|mem~41_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~57_q\,
	datac => \mem|mem~41_q\,
	datad => \mem|mem~1426_combout\,
	combout => \mem|mem~1427_combout\);

-- Location: LCCOMB_X25_Y16_N16
\mem|mem~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1428_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1425_combout\) # ((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1427_combout\ & !\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1425_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1427_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1428_combout\);

-- Location: FF_X24_Y14_N27
\mem|mem~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~217_q\);

-- Location: FF_X23_Y14_N3
\mem|mem~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~233_q\);

-- Location: FF_X23_Y14_N5
\mem|mem~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~201_q\);

-- Location: LCCOMB_X23_Y14_N2
\mem|mem~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1429_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~233_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~201_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~201_q\,
	datac => \mem|mem~233_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1429_combout\);

-- Location: FF_X24_Y14_N13
\mem|mem~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~249_q\);

-- Location: LCCOMB_X24_Y14_N26
\mem|mem~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1430_combout\ = (\mem|mem~1429_combout\ & (((\mem|mem~249_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1429_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~217_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1429_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~217_q\,
	datad => \mem|mem~249_q\,
	combout => \mem|mem~1430_combout\);

-- Location: LCCOMB_X25_Y16_N18
\mem|mem~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1431_combout\ = (\mem|mem~1428_combout\ & (((\mem|mem~1430_combout\) # (!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1428_combout\ & (\mem|mem~1423_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1423_combout\,
	datab => \mem|mem~1428_combout\,
	datac => \mem|mem~1430_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1431_combout\);

-- Location: LCCOMB_X25_Y16_N4
\mem|mem~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1432_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\dp|mux_after_pc|Mux10~1_combout\)) # (!\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1421_combout\)) # (!\dp|mux_after_pc|Mux10~1_combout\ & 
-- ((\mem|mem~1431_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1421_combout\,
	datad => \mem|mem~1431_combout\,
	combout => \mem|mem~1432_combout\);

-- Location: FF_X28_Y16_N29
\mem|mem~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~857_q\);

-- Location: FF_X29_Y16_N13
\mem|mem~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~921_q\);

-- Location: FF_X29_Y16_N15
\mem|mem~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1902_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~793_q\);

-- Location: LCCOMB_X29_Y16_N12
\mem|mem~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1433_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~921_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (!\mem|mem~793_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~793_q\,
	datac => \mem|mem~921_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1433_combout\);

-- Location: FF_X28_Y16_N7
\mem|mem~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~985_q\);

-- Location: LCCOMB_X28_Y16_N28
\mem|mem~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1434_combout\ = (\mem|mem~1433_combout\ & ((\mem|mem~985_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1433_combout\ & (((\mem|mem~857_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~985_q\,
	datab => \mem|mem~1433_combout\,
	datac => \mem|mem~857_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1434_combout\);

-- Location: FF_X31_Y16_N5
\mem|mem~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~937_q\);

-- Location: FF_X32_Y16_N5
\mem|mem~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~873_q\);

-- Location: FF_X32_Y16_N7
\mem|mem~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1903_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~809_q\);

-- Location: LCCOMB_X32_Y16_N4
\mem|mem~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1435_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~873_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((!\mem|mem~809_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~873_q\,
	datad => \mem|mem~809_q\,
	combout => \mem|mem~1435_combout\);

-- Location: FF_X31_Y16_N7
\mem|mem~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1001_q\);

-- Location: LCCOMB_X31_Y16_N4
\mem|mem~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1436_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1435_combout\ & (\mem|mem~1001_q\)) # (!\mem|mem~1435_combout\ & ((\mem|mem~937_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1001_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~937_q\,
	datad => \mem|mem~1435_combout\,
	combout => \mem|mem~1436_combout\);

-- Location: FF_X27_Y11_N9
\mem|mem~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~905_q\);

-- Location: FF_X28_Y11_N5
\mem|mem~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~841_q\);

-- Location: FF_X28_Y11_N7
\mem|mem~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1904_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~777_q\);

-- Location: LCCOMB_X28_Y11_N4
\mem|mem~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1437_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~841_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((!\mem|mem~777_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~841_q\,
	datad => \mem|mem~777_q\,
	combout => \mem|mem~1437_combout\);

-- Location: FF_X27_Y11_N27
\mem|mem~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~969_q\);

-- Location: LCCOMB_X27_Y11_N8
\mem|mem~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1438_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1437_combout\ & (\mem|mem~969_q\)) # (!\mem|mem~1437_combout\ & ((\mem|mem~905_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~969_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~905_q\,
	datad => \mem|mem~1437_combout\,
	combout => \mem|mem~1438_combout\);

-- Location: LCCOMB_X25_Y16_N6
\mem|mem~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1439_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1436_combout\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~1438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1438_combout\,
	datad => \mem|mem~1436_combout\,
	combout => \mem|mem~1439_combout\);

-- Location: FF_X25_Y11_N1
\mem|mem~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~889_q\);

-- Location: FF_X24_Y11_N9
\mem|mem~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~953_q\);

-- Location: FF_X24_Y11_N11
\mem|mem~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~825_q\);

-- Location: LCCOMB_X24_Y11_N8
\mem|mem~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1440_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~953_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~825_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~953_q\,
	datad => \mem|mem~825_q\,
	combout => \mem|mem~1440_combout\);

-- Location: FF_X25_Y11_N11
\mem|mem~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[9]~46_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1017_q\);

-- Location: LCCOMB_X25_Y11_N0
\mem|mem~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1441_combout\ = (\mem|mem~1440_combout\ & (((\mem|mem~1017_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1440_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~889_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1440_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~889_q\,
	datad => \mem|mem~1017_q\,
	combout => \mem|mem~1441_combout\);

-- Location: LCCOMB_X25_Y16_N0
\mem|mem~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1442_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1439_combout\ & ((\mem|mem~1441_combout\))) # (!\mem|mem~1439_combout\ & (\mem|mem~1434_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1434_combout\,
	datac => \mem|mem~1441_combout\,
	datad => \mem|mem~1439_combout\,
	combout => \mem|mem~1442_combout\);

-- Location: LCCOMB_X25_Y16_N26
\mem|mem~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1443_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1432_combout\ & ((\mem|mem~1442_combout\))) # (!\mem|mem~1432_combout\ & (\mem|mem~1411_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (((\mem|mem~1432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1411_combout\,
	datac => \mem|mem~1432_combout\,
	datad => \mem|mem~1442_combout\,
	combout => \mem|mem~1443_combout\);

-- Location: LCCOMB_X34_Y11_N24
\dp|regFile|rdDataB[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[9]~42_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg6\(9))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg4\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(9),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg4\(9),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[9]~42_combout\);

-- Location: LCCOMB_X34_Y12_N10
\dp|regFile|rdDataA[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[9]~36_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(9)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg0\(9),
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg1\(9),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[9]~36_combout\);

-- Location: LCCOMB_X35_Y11_N0
\dp|regFile|rdDataA[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[9]~38_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\)) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg6\(9))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- ((\dp|regFile|rg4\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(9),
	datad => \dp|regFile|rg4\(9),
	combout => \dp|regFile|rdDataA[9]~38_combout\);

-- Location: LCCOMB_X35_Y11_N18
\dp|regFile|rdDataA[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[9]~39_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[9]~38_combout\ & (\dp|regFile|rg7\(9))) # (!\dp|regFile|rdDataA[9]~38_combout\ & ((\dp|regFile|rg5\(9)))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataA[9]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|regFile|rg7\(9),
	datac => \dp|regFile|rg5\(9),
	datad => \dp|regFile|rdDataA[9]~38_combout\,
	combout => \dp|regFile|rdDataA[9]~39_combout\);

-- Location: LCCOMB_X34_Y12_N6
\dp|mux_after_mdr|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux6~0_combout\ = (\con|memtoreg\(0) & (((\con|WideOr23~combout\)))) # (!\con|memtoreg\(0) & ((\con|WideOr23~combout\ & (\mem|dataout[9]~40_combout\)) # (!\con|WideOr23~combout\ & ((\dp|alu1|Add0~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \mem|dataout[9]~40_combout\,
	datac => \con|WideOr23~combout\,
	datad => \dp|alu1|Add0~122_combout\,
	combout => \dp|mux_after_mdr|Mux6~0_combout\);

-- Location: FF_X29_Y12_N5
\mem|mem~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1905_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~618_q\);

-- Location: FF_X31_Y12_N27
\mem|mem~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[10]~51_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~602_q\);

-- Location: FF_X31_Y12_N29
\mem|mem~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1906_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~586_q\);

-- Location: LCCOMB_X28_Y12_N12
\mem|mem~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1444_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~602_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\mem|mem~586_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~586_q\,
	datab => \mem|mem~602_q\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1444_combout\);

-- Location: FF_X28_Y12_N23
\mem|mem~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~634_q\);

-- Location: LCCOMB_X28_Y12_N22
\mem|mem~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1445_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1444_combout\ & ((\mem|mem~634_q\))) # (!\mem|mem~1444_combout\ & (!\mem|mem~618_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~618_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~634_q\,
	datad => \mem|mem~1444_combout\,
	combout => \mem|mem~1445_combout\);

-- Location: FF_X29_Y19_N3
\mem|mem~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~666_q\);

-- Location: FF_X30_Y19_N31
\mem|mem~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~682_q\);

-- Location: FF_X30_Y19_N25
\mem|mem~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~650_q\);

-- Location: LCCOMB_X30_Y19_N30
\mem|mem~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1446_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~682_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~650_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~682_q\,
	datad => \mem|mem~650_q\,
	combout => \mem|mem~1446_combout\);

-- Location: FF_X28_Y19_N9
\mem|mem~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~698feeder_combout\,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~698_q\);

-- Location: LCCOMB_X29_Y19_N2
\mem|mem~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1447_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1446_combout\ & (\mem|mem~698_q\)) # (!\mem|mem~1446_combout\ & ((\mem|mem~666_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~698_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~666_q\,
	datad => \mem|mem~1446_combout\,
	combout => \mem|mem~1447_combout\);

-- Location: FF_X30_Y17_N31
\mem|mem~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~570_q\);

-- Location: FF_X21_Y15_N13
\mem|mem~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~730_q\);

-- Location: FF_X21_Y15_N31
\mem|mem~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~714_q\);

-- Location: LCCOMB_X21_Y15_N12
\mem|mem~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1451_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~730_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~714_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~714_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~730_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1451_combout\);

-- Location: FF_X25_Y10_N31
\mem|mem~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~362_q\);

-- Location: FF_X25_Y10_N1
\mem|mem~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~426_q\);

-- Location: FF_X28_Y10_N13
\mem|mem~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~298feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~298_q\);

-- Location: LCCOMB_X25_Y10_N0
\mem|mem~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1454_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~426_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~298_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~426_q\,
	datad => \mem|mem~298_q\,
	combout => \mem|mem~1454_combout\);

-- Location: FF_X26_Y10_N7
\mem|mem~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1907_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~490_q\);

-- Location: LCCOMB_X25_Y10_N30
\mem|mem~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1455_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1454_combout\ & (!\mem|mem~490_q\)) # (!\mem|mem~1454_combout\ & ((\mem|mem~362_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~490_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~362_q\,
	datad => \mem|mem~1454_combout\,
	combout => \mem|mem~1455_combout\);

-- Location: FF_X27_Y19_N25
\mem|mem~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~410_q\);

-- Location: FF_X27_Y19_N3
\mem|mem~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~346_q\);

-- Location: FF_X28_Y19_N19
\mem|mem~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~282feeder_combout\,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~282_q\);

-- Location: LCCOMB_X27_Y19_N2
\mem|mem~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1456_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~346_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~282_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~282_q\,
	datac => \mem|mem~346_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1456_combout\);

-- Location: FF_X29_Y19_N13
\mem|mem~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1908_combout\,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~474_q\);

-- Location: LCCOMB_X27_Y19_N24
\mem|mem~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1457_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1456_combout\ & (!\mem|mem~474_q\)) # (!\mem|mem~1456_combout\ & ((\mem|mem~410_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~474_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~410_q\,
	datad => \mem|mem~1456_combout\,
	combout => \mem|mem~1457_combout\);

-- Location: FF_X26_Y14_N25
\mem|mem~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~330_q\);

-- Location: FF_X25_Y14_N9
\mem|mem~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~394_q\);

-- Location: FF_X25_Y14_N11
\mem|mem~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~266_q\);

-- Location: LCCOMB_X25_Y14_N8
\mem|mem~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1458_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~394_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~266_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~266_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~394_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1458_combout\);

-- Location: FF_X26_Y14_N3
\mem|mem~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~458_q\);

-- Location: LCCOMB_X26_Y14_N24
\mem|mem~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1459_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1458_combout\ & (\mem|mem~458_q\)) # (!\mem|mem~1458_combout\ & ((\mem|mem~330_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~458_q\,
	datac => \mem|mem~330_q\,
	datad => \mem|mem~1458_combout\,
	combout => \mem|mem~1459_combout\);

-- Location: LCCOMB_X28_Y17_N20
\mem|mem~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1460_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1457_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~1459_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1457_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1459_combout\,
	combout => \mem|mem~1460_combout\);

-- Location: FF_X24_Y16_N21
\mem|mem~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~442_q\);

-- Location: FF_X23_Y16_N17
\mem|mem~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~378_q\);

-- Location: FF_X23_Y16_N27
\mem|mem~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~314_q\);

-- Location: LCCOMB_X23_Y16_N16
\mem|mem~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1461_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~378_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~314_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~314_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~378_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1461_combout\);

-- Location: FF_X24_Y16_N7
\mem|mem~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~506_q\);

-- Location: LCCOMB_X24_Y16_N20
\mem|mem~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1462_combout\ = (\mem|mem~1461_combout\ & (((\mem|mem~506_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1461_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~442_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1461_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~442_q\,
	datad => \mem|mem~506_q\,
	combout => \mem|mem~1462_combout\);

-- Location: LCCOMB_X28_Y17_N14
\mem|mem~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1463_combout\ = (\mem|mem~1460_combout\ & ((\mem|mem~1462_combout\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1460_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\ & \mem|mem~1455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1462_combout\,
	datab => \mem|mem~1460_combout\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \mem|mem~1455_combout\,
	combout => \mem|mem~1463_combout\);

-- Location: FF_X27_Y20_N19
\mem|mem~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~170_q\);

-- Location: FF_X27_Y20_N13
\mem|mem~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~154_q\);

-- Location: FF_X28_Y18_N13
\mem|mem~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1909_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~138_q\);

-- Location: LCCOMB_X27_Y20_N12
\mem|mem~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1464_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~154_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~138_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~154_q\,
	datad => \mem|mem~138_q\,
	combout => \mem|mem~1464_combout\);

-- Location: FF_X26_Y18_N29
\mem|mem~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1910_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~186_q\);

-- Location: LCCOMB_X27_Y20_N18
\mem|mem~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1465_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1464_combout\ & (!\mem|mem~186_q\)) # (!\mem|mem~1464_combout\ & ((\mem|mem~170_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~186_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~170_q\,
	datad => \mem|mem~1464_combout\,
	combout => \mem|mem~1465_combout\);

-- Location: FF_X25_Y17_N29
\mem|mem~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1911_combout\,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~90_q\);

-- Location: FF_X24_Y17_N15
\mem|mem~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~106_q\);

-- Location: FF_X24_Y17_N1
\mem|mem~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~74_q\);

-- Location: LCCOMB_X24_Y17_N14
\mem|mem~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1466_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~106_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~74_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~106_q\,
	datad => \mem|mem~74_q\,
	combout => \mem|mem~1466_combout\);

-- Location: FF_X25_Y17_N7
\mem|mem~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1912_combout\,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~122_q\);

-- Location: LCCOMB_X28_Y17_N8
\mem|mem~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1467_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1466_combout\ & (!\mem|mem~122_q\)) # (!\mem|mem~1466_combout\ & ((!\mem|mem~90_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~122_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1466_combout\,
	datad => \mem|mem~90_q\,
	combout => \mem|mem~1467_combout\);

-- Location: FF_X24_Y19_N21
\mem|mem~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~42_q\);

-- Location: FF_X25_Y19_N5
\mem|mem~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~26_q\);

-- Location: FF_X24_Y19_N15
\mem|mem~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~10_q\);

-- Location: LCCOMB_X25_Y19_N4
\mem|mem~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1468_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~26_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~10_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~10_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~26_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1468_combout\);

-- Location: FF_X25_Y19_N15
\mem|mem~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1913_combout\,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~58_q\);

-- Location: LCCOMB_X24_Y19_N20
\mem|mem~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1469_combout\ = (\mem|mem~1468_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~58_q\))) # (!\mem|mem~1468_combout\ & (((\mem|mem~42_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1468_combout\,
	datab => \mem|mem~58_q\,
	datac => \mem|mem~42_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1469_combout\);

-- Location: LCCOMB_X28_Y17_N10
\mem|mem~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1470_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1467_combout\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1469_combout\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1469_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1467_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1470_combout\);

-- Location: FF_X24_Y15_N5
\mem|mem~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~218_q\);

-- Location: FF_X23_Y15_N21
\mem|mem~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~234_q\);

-- Location: FF_X23_Y15_N7
\mem|mem~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1914_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~202_q\);

-- Location: LCCOMB_X23_Y15_N20
\mem|mem~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1471_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~234_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (!\mem|mem~202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~202_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~234_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1471_combout\);

-- Location: FF_X24_Y15_N31
\mem|mem~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~250_q\);

-- Location: LCCOMB_X24_Y15_N4
\mem|mem~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1472_combout\ = (\mem|mem~1471_combout\ & ((\mem|mem~250_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1471_combout\ & (((\mem|mem~218_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~250_q\,
	datab => \mem|mem~1471_combout\,
	datac => \mem|mem~218_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1472_combout\);

-- Location: LCCOMB_X28_Y17_N4
\mem|mem~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1473_combout\ = (\mem|mem~1470_combout\ & (((\mem|mem~1472_combout\) # (!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1470_combout\ & (\mem|mem~1465_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1470_combout\,
	datab => \mem|mem~1465_combout\,
	datac => \mem|mem~1472_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1473_combout\);

-- Location: LCCOMB_X28_Y17_N22
\mem|mem~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1474_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (((\dp|mux_after_pc|Mux11~1_combout\)))) # (!\dp|mux_after_pc|Mux10~1_combout\ & ((\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1463_combout\))) # (!\dp|mux_after_pc|Mux11~1_combout\ & 
-- (\mem|mem~1473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \mem|mem~1473_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1463_combout\,
	combout => \mem|mem~1474_combout\);

-- Location: FF_X29_Y16_N17
\mem|mem~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~922_q\);

-- Location: FF_X29_Y16_N11
\mem|mem~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1915_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~794_q\);

-- Location: LCCOMB_X29_Y16_N16
\mem|mem~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1475_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~922_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((!\mem|mem~794_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~922_q\,
	datad => \mem|mem~794_q\,
	combout => \mem|mem~1475_combout\);

-- Location: FF_X28_Y14_N31
\mem|mem~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1002_q\);

-- Location: FF_X31_Y15_N5
\mem|mem~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~906_q\);

-- Location: FF_X28_Y11_N9
\mem|mem~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~842_q\);

-- Location: FF_X28_Y11_N27
\mem|mem~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1917_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~778_q\);

-- Location: LCCOMB_X28_Y11_N8
\mem|mem~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1479_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~842_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~778_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~778_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~842_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1479_combout\);

-- Location: FF_X31_Y15_N7
\mem|mem~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~970_q\);

-- Location: LCCOMB_X31_Y15_N4
\mem|mem~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1480_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1479_combout\ & ((\mem|mem~970_q\))) # (!\mem|mem~1479_combout\ & (\mem|mem~906_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1479_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1479_combout\,
	datac => \mem|mem~906_q\,
	datad => \mem|mem~970_q\,
	combout => \mem|mem~1480_combout\);

-- Location: FF_X28_Y17_N13
\mem|mem~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~890_q\);

-- Location: FF_X24_Y12_N13
\mem|mem~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~954_q\);

-- Location: FF_X24_Y12_N31
\mem|mem~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~826_q\);

-- Location: LCCOMB_X24_Y12_N12
\mem|mem~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1482_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~954_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~826_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~954_q\,
	datad => \mem|mem~826_q\,
	combout => \mem|mem~1482_combout\);

-- Location: FF_X25_Y11_N21
\mem|mem~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1018feeder_combout\,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1018_q\);

-- Location: LCCOMB_X28_Y17_N12
\mem|mem~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1483_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1482_combout\ & (\mem|mem~1018_q\)) # (!\mem|mem~1482_combout\ & ((\mem|mem~890_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1018_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~890_q\,
	datad => \mem|mem~1482_combout\,
	combout => \mem|mem~1483_combout\);

-- Location: LCCOMB_X34_Y11_N10
\dp|regFile|rdDataB[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[10]~47_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg6\(10)) # ((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg4\(10) & !\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(10),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg4\(10),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[10]~47_combout\);

-- Location: LCCOMB_X32_Y12_N28
\dp|regFile|rdDataB[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[10]~48_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[10]~47_combout\ & (\dp|regFile|rg7\(10))) # (!\dp|regFile|rdDataB[10]~47_combout\ & ((\dp|regFile|rg5\(10)))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (\dp|regFile|rdDataB[10]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rdDataB[10]~47_combout\,
	datac => \dp|regFile|rg7\(10),
	datad => \dp|regFile|rg5\(10),
	combout => \dp|regFile|rdDataB[10]~48_combout\);

-- Location: LCCOMB_X35_Y12_N6
\dp|regFile|rdDataB[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[10]~49_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|regFile|rg1\(10)) # (\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg0\(10) & ((!\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rg0\(10),
	datac => \dp|regFile|rg1\(10),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[10]~49_combout\);

-- Location: LCCOMB_X35_Y12_N4
\dp|regFile|rdDataA[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[10]~40_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(10)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(10),
	datac => \dp|regFile|rg1\(10),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[10]~40_combout\);

-- Location: LCCOMB_X35_Y11_N2
\dp|regFile|rdDataA[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[10]~42_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\)) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg6\(10))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- ((\dp|regFile|rg4\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(10),
	datad => \dp|regFile|rg4\(10),
	combout => \dp|regFile|rdDataA[10]~42_combout\);

-- Location: LCCOMB_X35_Y11_N20
\dp|regFile|rdDataA[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[10]~43_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[10]~42_combout\ & (\dp|regFile|rg7\(10))) # (!\dp|regFile|rdDataA[10]~42_combout\ & ((\dp|regFile|rg5\(10)))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataA[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|regFile|rg7\(10),
	datac => \dp|regFile|rg5\(10),
	datad => \dp|regFile|rdDataA[10]~42_combout\,
	combout => \dp|regFile|rdDataA[10]~43_combout\);

-- Location: FF_X29_Y12_N7
\mem|mem~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[11]~56_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~363_q\);

-- Location: FF_X25_Y10_N3
\mem|mem~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~427_q\);

-- Location: FF_X28_Y10_N15
\mem|mem~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~299feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~299_q\);

-- Location: LCCOMB_X25_Y10_N2
\mem|mem~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1486_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~427_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~299_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~427_q\,
	datad => \mem|mem~299_q\,
	combout => \mem|mem~1486_combout\);

-- Location: FF_X26_Y10_N1
\mem|mem~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1918_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~491_q\);

-- Location: LCCOMB_X26_Y12_N2
\mem|mem~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1487_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1486_combout\ & (!\mem|mem~491_q\)) # (!\mem|mem~1486_combout\ & ((\mem|mem~363_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~491_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~363_q\,
	datad => \mem|mem~1486_combout\,
	combout => \mem|mem~1487_combout\);

-- Location: FF_X25_Y14_N7
\mem|mem~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~267_q\);

-- Location: FF_X27_Y14_N31
\mem|mem~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~459_q\);

-- Location: FF_X29_Y12_N9
\mem|mem~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1919_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~619_q\);

-- Location: FF_X31_Y12_N7
\mem|mem~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~587feeder_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~587_q\);

-- Location: FF_X30_Y16_N5
\mem|mem~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~667_q\);

-- Location: FF_X31_Y19_N21
\mem|mem~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~683_q\);

-- Location: FF_X31_Y19_N31
\mem|mem~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~651_q\);

-- Location: LCCOMB_X31_Y19_N20
\mem|mem~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1498_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~683_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~651_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~651_q\,
	datac => \mem|mem~683_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1498_combout\);

-- Location: FF_X30_Y16_N7
\mem|mem~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~699_q\);

-- Location: LCCOMB_X30_Y16_N4
\mem|mem~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1499_combout\ = (\mem|mem~1498_combout\ & (((\mem|mem~699_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1498_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~667_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1498_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~667_q\,
	datad => \mem|mem~699_q\,
	combout => \mem|mem~1499_combout\);

-- Location: FF_X30_Y15_N31
\mem|mem~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~571_q\);

-- Location: FF_X21_Y16_N13
\mem|mem~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~747_q\);

-- Location: FF_X21_Y14_N21
\mem|mem~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~731_q\);

-- Location: FF_X21_Y14_N7
\mem|mem~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~715_q\);

-- Location: LCCOMB_X21_Y14_N20
\mem|mem~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1503_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~731_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~715_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~715_q\,
	datac => \mem|mem~731_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1503_combout\);

-- Location: FF_X21_Y16_N23
\mem|mem~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~763_q\);

-- Location: LCCOMB_X21_Y16_N12
\mem|mem~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1504_combout\ = (\mem|mem~1503_combout\ & ((\mem|mem~763_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1503_combout\ & (((\mem|mem~747_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~763_q\,
	datab => \mem|mem~1503_combout\,
	datac => \mem|mem~747_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1504_combout\);

-- Location: FF_X27_Y18_N9
\mem|mem~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~171_q\);

-- Location: FF_X28_Y20_N29
\mem|mem~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1921_combout\,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~155_q\);

-- Location: FF_X28_Y20_N31
\mem|mem~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~139_q\);

-- Location: LCCOMB_X28_Y20_N30
\mem|mem~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1506_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~155_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~139_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~139_q\,
	datad => \mem|mem~155_q\,
	combout => \mem|mem~1506_combout\);

-- Location: FF_X26_Y18_N31
\mem|mem~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1922_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~187_q\);

-- Location: LCCOMB_X27_Y18_N8
\mem|mem~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1507_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1506_combout\ & (!\mem|mem~187_q\)) # (!\mem|mem~1506_combout\ & ((\mem|mem~171_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~187_q\,
	datac => \mem|mem~171_q\,
	datad => \mem|mem~1506_combout\,
	combout => \mem|mem~1507_combout\);

-- Location: FF_X29_Y13_N5
\mem|mem~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~91_q\);

-- Location: FF_X30_Y13_N5
\mem|mem~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~107_q\);

-- Location: FF_X30_Y13_N7
\mem|mem~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~75_q\);

-- Location: LCCOMB_X30_Y13_N4
\mem|mem~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1508_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~107_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~75_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~75_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~107_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1508_combout\);

-- Location: FF_X29_Y13_N23
\mem|mem~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~123_q\);

-- Location: LCCOMB_X29_Y13_N4
\mem|mem~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1509_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1508_combout\ & (\mem|mem~123_q\)) # (!\mem|mem~1508_combout\ & ((\mem|mem~91_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~123_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~91_q\,
	datad => \mem|mem~1508_combout\,
	combout => \mem|mem~1509_combout\);

-- Location: FF_X26_Y13_N5
\mem|mem~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~43_q\);

-- Location: FF_X25_Y13_N13
\mem|mem~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1923_combout\,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~27_q\);

-- Location: FF_X25_Y13_N15
\mem|mem~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~11_q\);

-- Location: LCCOMB_X25_Y13_N14
\mem|mem~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1510_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((!\mem|mem~27_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~11_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~11_q\,
	datad => \mem|mem~27_q\,
	combout => \mem|mem~1510_combout\);

-- Location: FF_X26_Y13_N7
\mem|mem~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1924_combout\,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~59_q\);

-- Location: LCCOMB_X26_Y13_N4
\mem|mem~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1511_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1510_combout\ & (!\mem|mem~59_q\)) # (!\mem|mem~1510_combout\ & ((\mem|mem~43_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~59_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~43_q\,
	datad => \mem|mem~1510_combout\,
	combout => \mem|mem~1511_combout\);

-- Location: LCCOMB_X26_Y12_N24
\mem|mem~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1512_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1509_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~1511_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1509_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1511_combout\,
	combout => \mem|mem~1512_combout\);

-- Location: FF_X24_Y14_N31
\mem|mem~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1925_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~219_q\);

-- Location: FF_X24_Y13_N13
\mem|mem~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~235_q\);

-- Location: FF_X23_Y14_N7
\mem|mem~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1926_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~203_q\);

-- Location: LCCOMB_X24_Y13_N12
\mem|mem~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1513_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~235_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (!\mem|mem~203_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~203_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~235_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1513_combout\);

-- Location: FF_X24_Y13_N7
\mem|mem~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~251_q\);

-- Location: LCCOMB_X24_Y13_N6
\mem|mem~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1514_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1513_combout\ & ((\mem|mem~251_q\))) # (!\mem|mem~1513_combout\ & (!\mem|mem~219_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~219_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~251_q\,
	datad => \mem|mem~1513_combout\,
	combout => \mem|mem~1514_combout\);

-- Location: LCCOMB_X26_Y12_N26
\mem|mem~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1515_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1512_combout\ & (\mem|mem~1514_combout\)) # (!\mem|mem~1512_combout\ & ((\mem|mem~1507_combout\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1514_combout\,
	datac => \mem|mem~1507_combout\,
	datad => \mem|mem~1512_combout\,
	combout => \mem|mem~1515_combout\);

-- Location: FF_X29_Y16_N21
\mem|mem~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~923_q\);

-- Location: FF_X29_Y16_N31
\mem|mem~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~795_q\);

-- Location: LCCOMB_X29_Y16_N20
\mem|mem~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1517_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~923_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~795_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~795_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~923_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1517_combout\);

-- Location: FF_X28_Y11_N31
\mem|mem~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~779_q\);

-- Location: FF_X24_Y11_N31
\mem|mem~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~827_q\);

-- Location: LCCOMB_X34_Y11_N20
\dp|regFile|rdDataB[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[11]~52_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg6\(11)) # ((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg4\(11) & !\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(11),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg4\(11),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[11]~52_combout\);

-- Location: LCCOMB_X34_Y9_N24
\dp|big_mux_before_alu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux4~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & ((\dp|ir|out\(5)))) # (!\con|WideOr18~1_combout\ & (\dp|regFile|rdDataB[11]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[11]~56_combout\,
	datab => \dp|ir|out\(5),
	datac => \con|WideOr18~1_combout\,
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux4~0_combout\);

-- Location: LCCOMB_X37_Y12_N20
\dp|regFile|rdDataA[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[11]~44_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(11)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(11),
	datac => \dp|regFile|rg1\(11),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[11]~44_combout\);

-- Location: LCCOMB_X36_Y12_N16
\dp|regFile|rdDataA[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[11]~45_combout\ = (\dp|regFile|rdDataA[11]~44_combout\ & (((\dp|regFile|rg3\(11))) # (!\dp|mux4PcSelect|Mux1~1_combout\))) # (!\dp|regFile|rdDataA[11]~44_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[11]~44_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg2\(11),
	datad => \dp|regFile|rg3\(11),
	combout => \dp|regFile|rdDataA[11]~45_combout\);

-- Location: LCCOMB_X34_Y9_N12
\dp|alu1|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~94_combout\ = (!\con|alu_op[1]~0_combout\ & (\con|WideOr14~0_combout\ & ((!\dp|small_mux_before_alu|result[11]~11_combout\) # (!\dp|big_mux_before_alu|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op[1]~0_combout\,
	datab => \dp|big_mux_before_alu|Mux4~0_combout\,
	datac => \con|WideOr14~0_combout\,
	datad => \dp|small_mux_before_alu|result[11]~11_combout\,
	combout => \dp|alu1|Add0~94_combout\);

-- Location: FF_X34_Y9_N17
\dp|aluOutReg|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(11));

-- Location: FF_X29_Y12_N3
\mem|mem~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1928_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~620_q\);

-- Location: FF_X29_Y14_N27
\mem|mem~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1929_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~604_q\);

-- Location: FF_X28_Y12_N1
\mem|mem~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[12]~61_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~588_q\);

-- Location: LCCOMB_X28_Y12_N2
\mem|mem~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1528_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\) # (!\mem|mem~604_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~588_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~588_q\,
	datac => \mem|mem~604_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1528_combout\);

-- Location: FF_X28_Y12_N21
\mem|mem~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~636_q\);

-- Location: LCCOMB_X28_Y12_N20
\mem|mem~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1529_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1528_combout\ & ((\mem|mem~636_q\))) # (!\mem|mem~1528_combout\ & (!\mem|mem~620_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~620_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~636_q\,
	datad => \mem|mem~1528_combout\,
	combout => \mem|mem~1529_combout\);

-- Location: FF_X29_Y19_N15
\mem|mem~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~668_q\);

-- Location: FF_X30_Y19_N19
\mem|mem~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~684_q\);

-- Location: FF_X30_Y19_N13
\mem|mem~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~652_q\);

-- Location: LCCOMB_X30_Y19_N18
\mem|mem~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1530_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~684_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~652_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~684_q\,
	datad => \mem|mem~652_q\,
	combout => \mem|mem~1530_combout\);

-- Location: FF_X28_Y19_N21
\mem|mem~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~700feeder_combout\,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~700_q\);

-- Location: LCCOMB_X29_Y19_N14
\mem|mem~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1531_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1530_combout\ & ((\mem|mem~700_q\))) # (!\mem|mem~1530_combout\ & (\mem|mem~668_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1530_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1530_combout\,
	datac => \mem|mem~668_q\,
	datad => \mem|mem~700_q\,
	combout => \mem|mem~1531_combout\);

-- Location: FF_X30_Y17_N9
\mem|mem~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~540_q\);

-- Location: FF_X29_Y17_N9
\mem|mem~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~556_q\);

-- Location: FF_X29_Y17_N27
\mem|mem~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~524_q\);

-- Location: LCCOMB_X29_Y17_N8
\mem|mem~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1532_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~556_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~524_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~524_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~556_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1532_combout\);

-- Location: FF_X30_Y17_N3
\mem|mem~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~572_q\);

-- Location: LCCOMB_X30_Y17_N8
\mem|mem~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1533_combout\ = (\mem|mem~1532_combout\ & (((\mem|mem~572_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1532_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~540_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1532_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~540_q\,
	datad => \mem|mem~572_q\,
	combout => \mem|mem~1533_combout\);

-- Location: LCCOMB_X25_Y15_N8
\mem|mem~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1534_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1531_combout\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1533_combout\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1533_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1531_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1534_combout\);

-- Location: FF_X21_Y16_N17
\mem|mem~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1930_combout\,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~748_q\);

-- Location: FF_X21_Y15_N25
\mem|mem~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~732_q\);

-- Location: FF_X21_Y15_N19
\mem|mem~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~716_q\);

-- Location: LCCOMB_X21_Y15_N24
\mem|mem~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1535_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~732_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~716_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~716_q\,
	datac => \mem|mem~732_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1535_combout\);

-- Location: FF_X21_Y16_N27
\mem|mem~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1931_combout\,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~764_q\);

-- Location: LCCOMB_X25_Y15_N10
\mem|mem~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1536_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1535_combout\ & (!\mem|mem~764_q\)) # (!\mem|mem~1535_combout\ & ((!\mem|mem~748_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~764_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~748_q\,
	datad => \mem|mem~1535_combout\,
	combout => \mem|mem~1536_combout\);

-- Location: LCCOMB_X25_Y15_N4
\mem|mem~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1537_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1534_combout\ & (\mem|mem~1536_combout\)) # (!\mem|mem~1534_combout\ & ((\mem|mem~1529_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1536_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1534_combout\,
	datad => \mem|mem~1529_combout\,
	combout => \mem|mem~1537_combout\);

-- Location: FF_X25_Y10_N21
\mem|mem~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~364_q\);

-- Location: FF_X25_Y10_N7
\mem|mem~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~428_q\);

-- Location: FF_X28_Y10_N9
\mem|mem~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~300feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~300_q\);

-- Location: LCCOMB_X25_Y10_N6
\mem|mem~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1538_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~428_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~300_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~428_q\,
	datad => \mem|mem~300_q\,
	combout => \mem|mem~1538_combout\);

-- Location: FF_X26_Y10_N27
\mem|mem~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1932_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~492_q\);

-- Location: LCCOMB_X25_Y10_N20
\mem|mem~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1539_combout\ = (\mem|mem~1538_combout\ & (((!\mem|mem~492_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1538_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~364_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1538_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~364_q\,
	datad => \mem|mem~492_q\,
	combout => \mem|mem~1539_combout\);

-- Location: FF_X25_Y15_N31
\mem|mem~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~412_q\);

-- Location: FF_X27_Y19_N29
\mem|mem~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~348_q\);

-- Location: FF_X28_Y19_N23
\mem|mem~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~284feeder_combout\,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~284_q\);

-- Location: LCCOMB_X27_Y19_N28
\mem|mem~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1540_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\) # ((\mem|mem~348_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~284_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~348_q\,
	datad => \mem|mem~284_q\,
	combout => \mem|mem~1540_combout\);

-- Location: FF_X25_Y15_N17
\mem|mem~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1933_combout\,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~476_q\);

-- Location: LCCOMB_X25_Y15_N30
\mem|mem~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1541_combout\ = (\mem|mem~1540_combout\ & (((!\mem|mem~476_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1540_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~412_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1540_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~412_q\,
	datad => \mem|mem~476_q\,
	combout => \mem|mem~1541_combout\);

-- Location: FF_X25_Y16_N21
\mem|mem~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~332_q\);

-- Location: FF_X25_Y14_N17
\mem|mem~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~396_q\);

-- Location: FF_X25_Y14_N19
\mem|mem~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~268_q\);

-- Location: LCCOMB_X25_Y14_N16
\mem|mem~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1542_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~396_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~268_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~396_q\,
	datad => \mem|mem~268_q\,
	combout => \mem|mem~1542_combout\);

-- Location: FF_X25_Y16_N23
\mem|mem~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~460_q\);

-- Location: LCCOMB_X25_Y16_N20
\mem|mem~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1543_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1542_combout\ & (\mem|mem~460_q\)) # (!\mem|mem~1542_combout\ & ((\mem|mem~332_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~460_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~332_q\,
	datad => \mem|mem~1542_combout\,
	combout => \mem|mem~1543_combout\);

-- Location: LCCOMB_X25_Y15_N18
\mem|mem~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1544_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1541_combout\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~1543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1543_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1541_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1544_combout\);

-- Location: FF_X24_Y16_N1
\mem|mem~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~444_q\);

-- Location: FF_X23_Y16_N15
\mem|mem~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~380_q\);

-- Location: FF_X23_Y16_N25
\mem|mem~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~316_q\);

-- Location: LCCOMB_X23_Y16_N14
\mem|mem~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1545_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~380_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~380_q\,
	datad => \mem|mem~316_q\,
	combout => \mem|mem~1545_combout\);

-- Location: FF_X24_Y16_N19
\mem|mem~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1934_combout\,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~508_q\);

-- Location: LCCOMB_X24_Y16_N0
\mem|mem~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1546_combout\ = (\mem|mem~1545_combout\ & (((!\mem|mem~508_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1545_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~444_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1545_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~444_q\,
	datad => \mem|mem~508_q\,
	combout => \mem|mem~1546_combout\);

-- Location: LCCOMB_X25_Y15_N12
\mem|mem~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1547_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1544_combout\ & ((\mem|mem~1546_combout\))) # (!\mem|mem~1544_combout\ & (\mem|mem~1539_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1539_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1546_combout\,
	datad => \mem|mem~1544_combout\,
	combout => \mem|mem~1547_combout\);

-- Location: FF_X27_Y18_N19
\mem|mem~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~172_q\);

-- Location: FF_X27_Y18_N13
\mem|mem~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~156_q\);

-- Location: FF_X28_Y18_N7
\mem|mem~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1935_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~140_q\);

-- Location: LCCOMB_X27_Y18_N12
\mem|mem~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1548_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~156_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((!\mem|mem~140_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~156_q\,
	datad => \mem|mem~140_q\,
	combout => \mem|mem~1548_combout\);

-- Location: FF_X26_Y18_N25
\mem|mem~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~188feeder_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~188_q\);

-- Location: LCCOMB_X27_Y18_N18
\mem|mem~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1549_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1548_combout\ & (\mem|mem~188_q\)) # (!\mem|mem~1548_combout\ & ((\mem|mem~172_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~188_q\,
	datac => \mem|mem~172_q\,
	datad => \mem|mem~1548_combout\,
	combout => \mem|mem~1549_combout\);

-- Location: FF_X25_Y17_N1
\mem|mem~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1936_combout\,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~92_q\);

-- Location: FF_X24_Y17_N27
\mem|mem~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~108_q\);

-- Location: FF_X24_Y17_N29
\mem|mem~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~76_q\);

-- Location: LCCOMB_X24_Y17_N26
\mem|mem~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1550_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~108_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~76_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~108_q\,
	datad => \mem|mem~76_q\,
	combout => \mem|mem~1550_combout\);

-- Location: FF_X25_Y17_N19
\mem|mem~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~124_q\);

-- Location: LCCOMB_X25_Y17_N18
\mem|mem~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1551_combout\ = (\mem|mem~1550_combout\ & (((\mem|mem~124_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1550_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1550_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~124_q\,
	datad => \mem|mem~92_q\,
	combout => \mem|mem~1551_combout\);

-- Location: FF_X24_Y19_N9
\mem|mem~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1937_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~44_q\);

-- Location: FF_X25_Y19_N1
\mem|mem~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~28_q\);

-- Location: FF_X24_Y19_N19
\mem|mem~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~12feeder_combout\,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~12_q\);

-- Location: LCCOMB_X25_Y19_N0
\mem|mem~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1552_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~28_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~12_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~12_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~28_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1552_combout\);

-- Location: FF_X25_Y19_N11
\mem|mem~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~60_q\);

-- Location: LCCOMB_X25_Y19_N10
\mem|mem~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1553_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1552_combout\ & ((\mem|mem~60_q\))) # (!\mem|mem~1552_combout\ & (!\mem|mem~44_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~44_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~60_q\,
	datad => \mem|mem~1552_combout\,
	combout => \mem|mem~1553_combout\);

-- Location: LCCOMB_X25_Y15_N6
\mem|mem~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1554_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1551_combout\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~1553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1553_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1551_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1554_combout\);

-- Location: FF_X24_Y14_N17
\mem|mem~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1938_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~220_q\);

-- Location: FF_X23_Y14_N17
\mem|mem~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~236_q\);

-- Location: FF_X23_Y14_N19
\mem|mem~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~204_q\);

-- Location: LCCOMB_X23_Y14_N16
\mem|mem~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1555_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~236_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~204_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~204_q\,
	datac => \mem|mem~236_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1555_combout\);

-- Location: FF_X24_Y14_N19
\mem|mem~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~252_q\);

-- Location: LCCOMB_X24_Y14_N18
\mem|mem~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1556_combout\ = (\mem|mem~1555_combout\ & (((\mem|mem~252_q\) # (!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1555_combout\ & (!\mem|mem~220_q\ & ((\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1555_combout\,
	datab => \mem|mem~220_q\,
	datac => \mem|mem~252_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1556_combout\);

-- Location: LCCOMB_X25_Y15_N24
\mem|mem~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1557_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1554_combout\ & (\mem|mem~1556_combout\)) # (!\mem|mem~1554_combout\ & ((\mem|mem~1549_combout\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1556_combout\,
	datab => \mem|mem~1549_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \mem|mem~1554_combout\,
	combout => \mem|mem~1557_combout\);

-- Location: LCCOMB_X25_Y15_N26
\mem|mem~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1558_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1547_combout\) # ((\dp|mux_after_pc|Mux10~1_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (((\mem|mem~1557_combout\ & !\dp|mux_after_pc|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1547_combout\,
	datab => \mem|mem~1557_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1558_combout\);

-- Location: FF_X28_Y16_N31
\mem|mem~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~860_q\);

-- Location: FF_X29_Y16_N9
\mem|mem~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~924_q\);

-- Location: FF_X29_Y16_N27
\mem|mem~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1939_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~796_q\);

-- Location: LCCOMB_X29_Y16_N8
\mem|mem~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1559_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~924_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\mem|mem~796_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~796_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~924_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1559_combout\);

-- Location: FF_X28_Y16_N1
\mem|mem~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~988_q\);

-- Location: LCCOMB_X28_Y16_N30
\mem|mem~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1560_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1559_combout\ & ((\mem|mem~988_q\))) # (!\mem|mem~1559_combout\ & (\mem|mem~860_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1559_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1559_combout\,
	datac => \mem|mem~860_q\,
	datad => \mem|mem~988_q\,
	combout => \mem|mem~1560_combout\);

-- Location: FF_X31_Y16_N29
\mem|mem~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~940_q\);

-- Location: FF_X32_Y16_N25
\mem|mem~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~876_q\);

-- Location: FF_X32_Y16_N27
\mem|mem~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~812_q\);

-- Location: LCCOMB_X32_Y16_N24
\mem|mem~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1561_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~876_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~812_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~876_q\,
	datad => \mem|mem~812_q\,
	combout => \mem|mem~1561_combout\);

-- Location: FF_X31_Y16_N23
\mem|mem~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1004_q\);

-- Location: LCCOMB_X31_Y16_N28
\mem|mem~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1562_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1561_combout\ & (\mem|mem~1004_q\)) # (!\mem|mem~1561_combout\ & ((\mem|mem~940_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1004_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~940_q\,
	datad => \mem|mem~1561_combout\,
	combout => \mem|mem~1562_combout\);

-- Location: FF_X27_Y11_N25
\mem|mem~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~908_q\);

-- Location: FF_X28_Y11_N17
\mem|mem~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~844_q\);

-- Location: FF_X28_Y11_N11
\mem|mem~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1940_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~780_q\);

-- Location: LCCOMB_X28_Y11_N16
\mem|mem~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1563_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~844_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((!\mem|mem~780_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~844_q\,
	datad => \mem|mem~780_q\,
	combout => \mem|mem~1563_combout\);

-- Location: FF_X27_Y11_N11
\mem|mem~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~972_q\);

-- Location: LCCOMB_X27_Y11_N24
\mem|mem~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1564_combout\ = (\mem|mem~1563_combout\ & ((\mem|mem~972_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1563_combout\ & (((\mem|mem~908_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~972_q\,
	datab => \mem|mem~1563_combout\,
	datac => \mem|mem~908_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1564_combout\);

-- Location: LCCOMB_X25_Y15_N28
\mem|mem~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1565_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1562_combout\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1564_combout\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1564_combout\,
	datac => \mem|mem~1562_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1565_combout\);

-- Location: FF_X25_Y11_N3
\mem|mem~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~892_q\);

-- Location: FF_X24_Y11_N25
\mem|mem~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~956_q\);

-- Location: FF_X24_Y11_N3
\mem|mem~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~828_q\);

-- Location: LCCOMB_X24_Y11_N24
\mem|mem~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1566_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~956_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~828_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~956_q\,
	datad => \mem|mem~828_q\,
	combout => \mem|mem~1566_combout\);

-- Location: FF_X25_Y11_N13
\mem|mem~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[12]~61_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1020_q\);

-- Location: LCCOMB_X25_Y11_N2
\mem|mem~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1567_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1566_combout\ & ((\mem|mem~1020_q\))) # (!\mem|mem~1566_combout\ & (\mem|mem~892_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1566_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1566_combout\,
	datac => \mem|mem~892_q\,
	datad => \mem|mem~1020_q\,
	combout => \mem|mem~1567_combout\);

-- Location: LCCOMB_X25_Y15_N14
\mem|mem~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1568_combout\ = (\mem|mem~1565_combout\ & (((\mem|mem~1567_combout\) # (!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1565_combout\ & (\mem|mem~1560_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1560_combout\,
	datab => \mem|mem~1565_combout\,
	datac => \mem|mem~1567_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1568_combout\);

-- Location: LCCOMB_X25_Y15_N0
\mem|mem~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1569_combout\ = (\mem|mem~1558_combout\ & ((\mem|mem~1568_combout\) # ((!\dp|mux_after_pc|Mux10~1_combout\)))) # (!\mem|mem~1558_combout\ & (((\mem|mem~1537_combout\ & \dp|mux_after_pc|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1568_combout\,
	datab => \mem|mem~1537_combout\,
	datac => \mem|mem~1558_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1569_combout\);

-- Location: LCCOMB_X34_Y11_N22
\dp|regFile|rdDataB[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[12]~57_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg6\(12)) # ((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg4\(12) & !\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(12),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg4\(12),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[12]~57_combout\);

-- Location: LCCOMB_X35_Y13_N18
\dp|regFile|rdDataB[12]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[12]~58_combout\ = (\dp|regFile|rdDataB[12]~57_combout\ & (((\dp|regFile|rg7\(12)) # (!\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|regFile|rdDataB[12]~57_combout\ & (\dp|regFile|rg5\(12) & ((\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(12),
	datab => \dp|regFile|rdDataB[12]~57_combout\,
	datac => \dp|regFile|rg7\(12),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[12]~58_combout\);

-- Location: LCCOMB_X34_Y12_N24
\dp|regFile|rdDataB[12]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[12]~59_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(12)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg0\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(12),
	datac => \dp|regFile|rg1\(12),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[12]~59_combout\);

-- Location: LCCOMB_X36_Y12_N26
\dp|regFile|rdDataB[12]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[12]~60_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[12]~59_combout\ & (\dp|regFile|rg3\(12))) # (!\dp|regFile|rdDataB[12]~59_combout\ & ((\dp|regFile|rg2\(12)))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataB[12]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg3\(12),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg2\(12),
	datad => \dp|regFile|rdDataB[12]~59_combout\,
	combout => \dp|regFile|rdDataB[12]~60_combout\);

-- Location: LCCOMB_X28_Y12_N0
\dp|regFile|rdDataB[12]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[12]~61_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[12]~58_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[12]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[12]~58_combout\,
	datac => \dp|mux4B_C|Mux0~1_combout\,
	datad => \dp|regFile|rdDataB[12]~60_combout\,
	combout => \dp|regFile|rdDataB[12]~61_combout\);

-- Location: LCCOMB_X34_Y12_N20
\dp|regFile|rdDataA[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[12]~48_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(12)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(12),
	datac => \dp|regFile|rg1\(12),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[12]~48_combout\);

-- Location: LCCOMB_X35_Y12_N12
\dp|regFile|rdDataA[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[12]~49_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rdDataA[12]~48_combout\ & ((\dp|regFile|rg3\(12)))) # (!\dp|regFile|rdDataA[12]~48_combout\ & (\dp|regFile|rg2\(12))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataA[12]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg2\(12),
	datac => \dp|regFile|rg3\(12),
	datad => \dp|regFile|rdDataA[12]~48_combout\,
	combout => \dp|regFile|rdDataA[12]~49_combout\);

-- Location: LCCOMB_X35_Y11_N4
\dp|regFile|rdDataA[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[12]~50_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\)) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg6\(12))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- ((\dp|regFile|rg4\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(12),
	datad => \dp|regFile|rg4\(12),
	combout => \dp|regFile|rdDataA[12]~50_combout\);

-- Location: LCCOMB_X35_Y11_N22
\dp|regFile|rdDataA[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[12]~51_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[12]~50_combout\ & ((\dp|regFile|rg7\(12)))) # (!\dp|regFile|rdDataA[12]~50_combout\ & (\dp|regFile|rg5\(12))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rdDataA[12]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|regFile|rdDataA[12]~50_combout\,
	datac => \dp|regFile|rg5\(12),
	datad => \dp|regFile|rg7\(12),
	combout => \dp|regFile|rdDataA[12]~51_combout\);

-- Location: LCCOMB_X34_Y9_N20
\dp|small_mux_before_alu|result[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[12]~12_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[12]~12_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out[12]~12_combout\,
	datab => \con|WideOr16~1_combout\,
	datac => \dp|regA|out\(12),
	combout => \dp|small_mux_before_alu|result[12]~12_combout\);

-- Location: LCCOMB_X34_Y9_N30
\dp|alu1|Add0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~97_combout\ = (!\con|alu_op[1]~0_combout\ & (((!\con|WideOr14~0_combout\) # (!\dp|small_mux_before_alu|result[12]~12_combout\)) # (!\dp|big_mux_before_alu|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux3~0_combout\,
	datab => \dp|small_mux_before_alu|result[12]~12_combout\,
	datac => \con|WideOr14~0_combout\,
	datad => \con|alu_op[1]~0_combout\,
	combout => \dp|alu1|Add0~97_combout\);

-- Location: FF_X34_Y9_N9
\dp|aluOutReg|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(12));

-- Location: FF_X25_Y10_N9
\mem|mem~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[13]~66_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~365_q\);

-- Location: FF_X26_Y10_N29
\mem|mem~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~429_q\);

-- Location: FF_X28_Y10_N19
\mem|mem~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~301_q\);

-- Location: LCCOMB_X26_Y10_N28
\mem|mem~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1570_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~429_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~429_q\,
	datad => \mem|mem~301_q\,
	combout => \mem|mem~1570_combout\);

-- Location: FF_X26_Y10_N31
\mem|mem~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~493_q\);

-- Location: LCCOMB_X26_Y10_N30
\mem|mem~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1571_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1570_combout\ & (\mem|mem~493_q\)) # (!\mem|mem~1570_combout\ & ((\mem|mem~365_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1570_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1570_combout\,
	datac => \mem|mem~493_q\,
	datad => \mem|mem~365_q\,
	combout => \mem|mem~1571_combout\);

-- Location: FF_X29_Y19_N17
\mem|mem~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~477_q\);

-- Location: FF_X25_Y14_N31
\mem|mem~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~269_q\);

-- Location: FF_X24_Y16_N31
\mem|mem~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~509_q\);

-- Location: FF_X29_Y12_N29
\mem|mem~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~621_q\);

-- Location: FF_X29_Y14_N5
\mem|mem~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~605_q\);

-- Location: FF_X28_Y12_N31
\mem|mem~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~589feeder_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~589_q\);

-- Location: LCCOMB_X29_Y14_N4
\mem|mem~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1580_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~605_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~589_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~605_q\,
	datad => \mem|mem~589_q\,
	combout => \mem|mem~1580_combout\);

-- Location: FF_X28_Y12_N9
\mem|mem~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~637feeder_combout\,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~637_q\);

-- Location: LCCOMB_X29_Y12_N28
\mem|mem~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1581_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1580_combout\ & ((\mem|mem~637_q\))) # (!\mem|mem~1580_combout\ & (\mem|mem~621_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1580_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1580_combout\,
	datac => \mem|mem~621_q\,
	datad => \mem|mem~637_q\,
	combout => \mem|mem~1581_combout\);

-- Location: FF_X29_Y19_N11
\mem|mem~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~669_q\);

-- Location: FF_X30_Y19_N23
\mem|mem~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~685_q\);

-- Location: FF_X30_Y19_N1
\mem|mem~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~653_q\);

-- Location: LCCOMB_X30_Y19_N22
\mem|mem~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1582_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~685_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~653_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~685_q\,
	datad => \mem|mem~653_q\,
	combout => \mem|mem~1582_combout\);

-- Location: FF_X28_Y19_N27
\mem|mem~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~701_q\);

-- Location: LCCOMB_X29_Y19_N10
\mem|mem~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1583_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1582_combout\ & (\mem|mem~701_q\)) # (!\mem|mem~1582_combout\ & ((\mem|mem~669_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~701_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~669_q\,
	datad => \mem|mem~1582_combout\,
	combout => \mem|mem~1583_combout\);

-- Location: FF_X30_Y17_N13
\mem|mem~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~541_q\);

-- Location: FF_X29_Y17_N29
\mem|mem~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~557_q\);

-- Location: FF_X29_Y17_N31
\mem|mem~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~525_q\);

-- Location: LCCOMB_X29_Y17_N28
\mem|mem~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1584_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~557_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~525_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~525_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~557_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1584_combout\);

-- Location: FF_X30_Y17_N7
\mem|mem~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~573_q\);

-- Location: LCCOMB_X30_Y17_N12
\mem|mem~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1585_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1584_combout\ & (\mem|mem~573_q\)) # (!\mem|mem~1584_combout\ & ((\mem|mem~541_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~573_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~541_q\,
	datad => \mem|mem~1584_combout\,
	combout => \mem|mem~1585_combout\);

-- Location: LCCOMB_X30_Y17_N24
\mem|mem~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1586_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1583_combout\) # ((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\ & \mem|mem~1585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1583_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1585_combout\,
	combout => \mem|mem~1586_combout\);

-- Location: FF_X21_Y16_N21
\mem|mem~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~749_q\);

-- Location: FF_X21_Y15_N21
\mem|mem~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~733_q\);

-- Location: FF_X21_Y15_N15
\mem|mem~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~717_q\);

-- Location: LCCOMB_X21_Y15_N20
\mem|mem~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1587_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~733_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~717_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~717_q\,
	datac => \mem|mem~733_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1587_combout\);

-- Location: FF_X21_Y16_N7
\mem|mem~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1941_combout\,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~765_q\);

-- Location: LCCOMB_X21_Y16_N20
\mem|mem~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1588_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1587_combout\ & ((!\mem|mem~765_q\))) # (!\mem|mem~1587_combout\ & (\mem|mem~749_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1587_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1587_combout\,
	datac => \mem|mem~749_q\,
	datad => \mem|mem~765_q\,
	combout => \mem|mem~1588_combout\);

-- Location: LCCOMB_X24_Y19_N6
\mem|mem~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1589_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1586_combout\ & (\mem|mem~1588_combout\)) # (!\mem|mem~1586_combout\ & ((\mem|mem~1581_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1588_combout\,
	datac => \mem|mem~1581_combout\,
	datad => \mem|mem~1586_combout\,
	combout => \mem|mem~1589_combout\);

-- Location: FF_X25_Y17_N13
\mem|mem~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~93_q\);

-- Location: FF_X24_Y17_N31
\mem|mem~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1943_combout\,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~109_q\);

-- Location: FF_X24_Y17_N17
\mem|mem~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1944_combout\,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~77_q\);

-- Location: LCCOMB_X24_Y17_N2
\mem|mem~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1592_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((!\mem|mem~109_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~77_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~109_q\,
	datad => \mem|mem~77_q\,
	combout => \mem|mem~1592_combout\);

-- Location: FF_X25_Y17_N15
\mem|mem~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1945_combout\,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~125_q\);

-- Location: LCCOMB_X25_Y17_N12
\mem|mem~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1593_combout\ = (\mem|mem~1592_combout\ & (((!\mem|mem~125_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1592_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~93_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1592_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~93_q\,
	datad => \mem|mem~125_q\,
	combout => \mem|mem~1593_combout\);

-- Location: FF_X24_Y19_N1
\mem|mem~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~45_q\);

-- Location: FF_X25_Y19_N29
\mem|mem~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~29_q\);

-- Location: FF_X26_Y19_N25
\mem|mem~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~13_q\);

-- Location: LCCOMB_X25_Y19_N28
\mem|mem~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1594_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~29_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~13_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~29_q\,
	datad => \mem|mem~13_q\,
	combout => \mem|mem~1594_combout\);

-- Location: FF_X25_Y19_N7
\mem|mem~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~61_q\);

-- Location: LCCOMB_X24_Y19_N0
\mem|mem~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1595_combout\ = (\mem|mem~1594_combout\ & ((\mem|mem~61_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1594_combout\ & (((\mem|mem~45_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~61_q\,
	datab => \mem|mem~1594_combout\,
	datac => \mem|mem~45_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1595_combout\);

-- Location: LCCOMB_X24_Y19_N10
\mem|mem~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1596_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\) # ((\mem|mem~1593_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1593_combout\,
	datad => \mem|mem~1595_combout\,
	combout => \mem|mem~1596_combout\);

-- Location: FF_X29_Y16_N29
\mem|mem~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~925_q\);

-- Location: FF_X29_Y16_N7
\mem|mem~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~797_q\);

-- Location: LCCOMB_X29_Y16_N28
\mem|mem~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1601_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~925_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~797_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~925_q\,
	datad => \mem|mem~797_q\,
	combout => \mem|mem~1601_combout\);

-- Location: FF_X31_Y16_N17
\mem|mem~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~941_q\);

-- Location: FF_X32_Y16_N21
\mem|mem~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~877_q\);

-- Location: FF_X32_Y16_N23
\mem|mem~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~813_q\);

-- Location: LCCOMB_X32_Y16_N20
\mem|mem~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1603_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~877_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~813_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~813_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~877_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1603_combout\);

-- Location: FF_X31_Y16_N19
\mem|mem~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1005_q\);

-- Location: LCCOMB_X31_Y16_N16
\mem|mem~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1604_combout\ = (\mem|mem~1603_combout\ & ((\mem|mem~1005_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1603_combout\ & (((\mem|mem~941_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1603_combout\,
	datab => \mem|mem~1005_q\,
	datac => \mem|mem~941_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1604_combout\);

-- Location: FF_X28_Y11_N23
\mem|mem~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~781_q\);

-- Location: FF_X27_Y11_N31
\mem|mem~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~973_q\);

-- Location: LCCOMB_X32_Y10_N16
\dp|big_mux_before_alu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux2~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & ((\dp|ir|out\(5)))) # (!\con|WideOr18~1_combout\ & (\dp|regFile|rdDataB[13]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr18~1_combout\,
	datab => \con|WideOr17~combout\,
	datac => \dp|regFile|rdDataB[13]~66_combout\,
	datad => \dp|ir|out\(5),
	combout => \dp|big_mux_before_alu|Mux2~0_combout\);

-- Location: LCCOMB_X35_Y12_N30
\dp|regFile|rdDataA[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[13]~52_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(13)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg0\(13),
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg1\(13),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[13]~52_combout\);

-- Location: LCCOMB_X35_Y11_N6
\dp|regFile|rdDataA[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[13]~54_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\)) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg6\(13))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- ((\dp|regFile|rg4\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(13),
	datad => \dp|regFile|rg4\(13),
	combout => \dp|regFile|rdDataA[13]~54_combout\);

-- Location: LCCOMB_X35_Y8_N30
\dp|alu1|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~100_combout\ = (\con|WideOr14~0_combout\ & (!\con|alu_op[1]~0_combout\ & ((!\dp|big_mux_before_alu|Mux2~0_combout\) # (!\dp|small_mux_before_alu|result[13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr14~0_combout\,
	datab => \dp|small_mux_before_alu|result[13]~13_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \dp|big_mux_before_alu|Mux2~0_combout\,
	combout => \dp|alu1|Add0~100_combout\);

-- Location: FF_X29_Y12_N23
\mem|mem~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[14]~71_combout\,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~622_q\);

-- Location: FF_X29_Y14_N31
\mem|mem~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~606_q\);

-- Location: FF_X28_Y12_N19
\mem|mem~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~590feeder_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~590_q\);

-- Location: LCCOMB_X29_Y14_N30
\mem|mem~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1612_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~606_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~606_q\,
	datad => \mem|mem~590_q\,
	combout => \mem|mem~1612_combout\);

-- Location: FF_X28_Y12_N29
\mem|mem~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~638_q\);

-- Location: LCCOMB_X28_Y12_N28
\mem|mem~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1613_combout\ = (\mem|mem~1612_combout\ & (((\mem|mem~638_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1612_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~622_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1612_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~638_q\,
	datad => \mem|mem~622_q\,
	combout => \mem|mem~1613_combout\);

-- Location: FF_X29_Y19_N21
\mem|mem~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~670_q\);

-- Location: FF_X30_Y19_N11
\mem|mem~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~686_q\);

-- Location: FF_X28_Y18_N19
\mem|mem~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~654feeder_combout\,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~654_q\);

-- Location: LCCOMB_X30_Y19_N10
\mem|mem~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1614_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~686_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~654_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~654_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~686_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1614_combout\);

-- Location: FF_X28_Y19_N13
\mem|mem~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~702_q\);

-- Location: LCCOMB_X29_Y19_N20
\mem|mem~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1615_combout\ = (\mem|mem~1614_combout\ & ((\mem|mem~702_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1614_combout\ & (((\mem|mem~670_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~702_q\,
	datab => \mem|mem~1614_combout\,
	datac => \mem|mem~670_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1615_combout\);

-- Location: FF_X30_Y17_N19
\mem|mem~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1946_combout\,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~542_q\);

-- Location: FF_X29_Y17_N25
\mem|mem~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1947_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~558_q\);

-- Location: FF_X29_Y17_N19
\mem|mem~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1948_combout\,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~526_q\);

-- Location: LCCOMB_X30_Y17_N4
\mem|mem~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1616_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\) # (!\mem|mem~558_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~526_q\ & (!\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~526_q\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~558_q\,
	combout => \mem|mem~1616_combout\);

-- Location: FF_X30_Y17_N23
\mem|mem~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~574_q\);

-- Location: LCCOMB_X30_Y17_N22
\mem|mem~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1617_combout\ = (\mem|mem~1616_combout\ & (((\mem|mem~574_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1616_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~542_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1616_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~574_q\,
	datad => \mem|mem~542_q\,
	combout => \mem|mem~1617_combout\);

-- Location: LCCOMB_X26_Y15_N16
\mem|mem~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1618_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1615_combout\) # ((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\ & \mem|mem~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1615_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1617_combout\,
	combout => \mem|mem~1618_combout\);

-- Location: FF_X21_Y16_N25
\mem|mem~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~750_q\);

-- Location: FF_X21_Y15_N17
\mem|mem~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~734_q\);

-- Location: FF_X21_Y15_N11
\mem|mem~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~718_q\);

-- Location: LCCOMB_X21_Y15_N16
\mem|mem~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1619_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~734_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~718_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~718_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~734_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1619_combout\);

-- Location: FF_X21_Y16_N3
\mem|mem~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1949_combout\,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~766_q\);

-- Location: LCCOMB_X21_Y16_N24
\mem|mem~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1620_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1619_combout\ & ((!\mem|mem~766_q\))) # (!\mem|mem~1619_combout\ & (\mem|mem~750_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1619_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1619_combout\,
	datac => \mem|mem~750_q\,
	datad => \mem|mem~766_q\,
	combout => \mem|mem~1620_combout\);

-- Location: LCCOMB_X26_Y15_N26
\mem|mem~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1621_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1618_combout\ & (\mem|mem~1620_combout\)) # (!\mem|mem~1618_combout\ & ((\mem|mem~1613_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1620_combout\,
	datac => \mem|mem~1613_combout\,
	datad => \mem|mem~1618_combout\,
	combout => \mem|mem~1621_combout\);

-- Location: FF_X25_Y10_N27
\mem|mem~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~366_q\);

-- Location: FF_X25_Y10_N13
\mem|mem~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~430_q\);

-- Location: FF_X28_Y10_N29
\mem|mem~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~302feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~302_q\);

-- Location: LCCOMB_X25_Y10_N12
\mem|mem~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1622_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~430_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~302_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~430_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1622_combout\);

-- Location: FF_X25_Y18_N9
\mem|mem~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~494feeder_combout\,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~494_q\);

-- Location: LCCOMB_X25_Y10_N26
\mem|mem~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1623_combout\ = (\mem|mem~1622_combout\ & (((\mem|mem~494_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1622_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~366_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1622_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~366_q\,
	datad => \mem|mem~494_q\,
	combout => \mem|mem~1623_combout\);

-- Location: FF_X27_Y19_N21
\mem|mem~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~414_q\);

-- Location: FF_X27_Y19_N23
\mem|mem~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~350_q\);

-- Location: FF_X28_Y19_N7
\mem|mem~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~286_q\);

-- Location: LCCOMB_X27_Y19_N22
\mem|mem~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1624_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\) # ((\mem|mem~350_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~286_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~350_q\,
	datad => \mem|mem~286_q\,
	combout => \mem|mem~1624_combout\);

-- Location: FF_X29_Y19_N31
\mem|mem~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~478_q\);

-- Location: LCCOMB_X27_Y19_N20
\mem|mem~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1625_combout\ = (\mem|mem~1624_combout\ & (((\mem|mem~478_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1624_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~414_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1624_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~414_q\,
	datad => \mem|mem~478_q\,
	combout => \mem|mem~1625_combout\);

-- Location: FF_X26_Y14_N1
\mem|mem~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~334_q\);

-- Location: FF_X25_Y14_N25
\mem|mem~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~398_q\);

-- Location: FF_X25_Y14_N3
\mem|mem~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~270_q\);

-- Location: LCCOMB_X25_Y14_N24
\mem|mem~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1626_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~398_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~270_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~398_q\,
	datad => \mem|mem~270_q\,
	combout => \mem|mem~1626_combout\);

-- Location: FF_X26_Y14_N19
\mem|mem~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~462_q\);

-- Location: LCCOMB_X26_Y14_N0
\mem|mem~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1627_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1626_combout\ & ((\mem|mem~462_q\))) # (!\mem|mem~1626_combout\ & (\mem|mem~334_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1626_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1626_combout\,
	datac => \mem|mem~334_q\,
	datad => \mem|mem~462_q\,
	combout => \mem|mem~1627_combout\);

-- Location: LCCOMB_X26_Y15_N12
\mem|mem~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1628_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1625_combout\) # ((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1627_combout\ & !\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1625_combout\,
	datab => \mem|mem~1627_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1628_combout\);

-- Location: FF_X26_Y15_N15
\mem|mem~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~446_q\);

-- Location: FF_X27_Y13_N23
\mem|mem~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~382_q\);

-- Location: FF_X27_Y13_N25
\mem|mem~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~318feeder_combout\,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~318_q\);

-- Location: LCCOMB_X27_Y13_N22
\mem|mem~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1629_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\) # ((\mem|mem~382_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~318_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~382_q\,
	datad => \mem|mem~318_q\,
	combout => \mem|mem~1629_combout\);

-- Location: FF_X26_Y15_N25
\mem|mem~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1950_combout\,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~510_q\);

-- Location: LCCOMB_X26_Y15_N14
\mem|mem~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1630_combout\ = (\mem|mem~1629_combout\ & (((!\dp|mux_after_pc|Mux12~1_combout\)) # (!\mem|mem~510_q\))) # (!\mem|mem~1629_combout\ & (((\mem|mem~446_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~510_q\,
	datab => \mem|mem~1629_combout\,
	datac => \mem|mem~446_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1630_combout\);

-- Location: LCCOMB_X26_Y15_N2
\mem|mem~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1631_combout\ = (\mem|mem~1628_combout\ & ((\mem|mem~1630_combout\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1628_combout\ & (((\mem|mem~1623_combout\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1628_combout\,
	datab => \mem|mem~1630_combout\,
	datac => \mem|mem~1623_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1631_combout\);

-- Location: FF_X27_Y18_N11
\mem|mem~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~174_q\);

-- Location: FF_X27_Y18_N21
\mem|mem~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~158_q\);

-- Location: FF_X28_Y18_N5
\mem|mem~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~142feeder_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~142_q\);

-- Location: LCCOMB_X27_Y18_N20
\mem|mem~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1632_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~158_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~142_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~158_q\,
	datad => \mem|mem~142_q\,
	combout => \mem|mem~1632_combout\);

-- Location: FF_X26_Y18_N13
\mem|mem~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~190feeder_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~190_q\);

-- Location: LCCOMB_X27_Y18_N10
\mem|mem~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1633_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1632_combout\ & ((\mem|mem~190_q\))) # (!\mem|mem~1632_combout\ & (\mem|mem~174_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1632_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1632_combout\,
	datac => \mem|mem~174_q\,
	datad => \mem|mem~190_q\,
	combout => \mem|mem~1633_combout\);

-- Location: FF_X25_Y17_N25
\mem|mem~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~94_q\);

-- Location: FF_X24_Y17_N21
\mem|mem~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~110_q\);

-- Location: FF_X24_Y17_N7
\mem|mem~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1951_combout\,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~78_q\);

-- Location: LCCOMB_X24_Y17_N20
\mem|mem~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1634_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~110_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~78_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~110_q\,
	datad => \mem|mem~78_q\,
	combout => \mem|mem~1634_combout\);

-- Location: FF_X25_Y17_N27
\mem|mem~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~126_q\);

-- Location: LCCOMB_X25_Y17_N24
\mem|mem~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1635_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1634_combout\ & (\mem|mem~126_q\)) # (!\mem|mem~1634_combout\ & ((\mem|mem~94_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~126_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~94_q\,
	datad => \mem|mem~1634_combout\,
	combout => \mem|mem~1635_combout\);

-- Location: FF_X25_Y18_N27
\mem|mem~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~46_q\);

-- Location: FF_X26_Y19_N3
\mem|mem~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1952_combout\,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~30_q\);

-- Location: FF_X26_Y19_N21
\mem|mem~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~14_q\);

-- Location: LCCOMB_X26_Y19_N20
\mem|mem~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1636_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~30_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~14_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~14_q\,
	datad => \mem|mem~30_q\,
	combout => \mem|mem~1636_combout\);

-- Location: FF_X25_Y19_N9
\mem|mem~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1953_combout\,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~62_q\);

-- Location: LCCOMB_X25_Y18_N26
\mem|mem~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1637_combout\ = (\mem|mem~1636_combout\ & (((!\mem|mem~62_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\))) # (!\mem|mem~1636_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~46_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1636_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~46_q\,
	datad => \mem|mem~62_q\,
	combout => \mem|mem~1637_combout\);

-- Location: LCCOMB_X26_Y15_N4
\mem|mem~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1638_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1635_combout\) # ((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1637_combout\ & !\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1635_combout\,
	datab => \mem|mem~1637_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1638_combout\);

-- Location: FF_X24_Y14_N1
\mem|mem~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1954_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~222_q\);

-- Location: FF_X23_Y14_N9
\mem|mem~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~238_q\);

-- Location: FF_X23_Y14_N27
\mem|mem~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1955_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~206_q\);

-- Location: LCCOMB_X23_Y14_N8
\mem|mem~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1639_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~238_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~206_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~206_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~238_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1639_combout\);

-- Location: FF_X24_Y14_N11
\mem|mem~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~254_q\);

-- Location: LCCOMB_X24_Y14_N10
\mem|mem~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1640_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1639_combout\ & ((\mem|mem~254_q\))) # (!\mem|mem~1639_combout\ & (!\mem|mem~222_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~222_q\,
	datac => \mem|mem~254_q\,
	datad => \mem|mem~1639_combout\,
	combout => \mem|mem~1640_combout\);

-- Location: LCCOMB_X26_Y15_N22
\mem|mem~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1641_combout\ = (\mem|mem~1638_combout\ & (((\mem|mem~1640_combout\) # (!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1638_combout\ & (\mem|mem~1633_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1633_combout\,
	datab => \mem|mem~1640_combout\,
	datac => \mem|mem~1638_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1641_combout\);

-- Location: LCCOMB_X26_Y15_N0
\mem|mem~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1642_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\) # ((\mem|mem~1631_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1641_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1641_combout\,
	datad => \mem|mem~1631_combout\,
	combout => \mem|mem~1642_combout\);

-- Location: FF_X28_Y16_N23
\mem|mem~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~862_q\);

-- Location: FF_X29_Y16_N25
\mem|mem~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~926_q\);

-- Location: FF_X29_Y16_N3
\mem|mem~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1956_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~798_q\);

-- Location: LCCOMB_X29_Y16_N24
\mem|mem~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1643_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~926_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((!\mem|mem~798_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~926_q\,
	datad => \mem|mem~798_q\,
	combout => \mem|mem~1643_combout\);

-- Location: FF_X28_Y16_N9
\mem|mem~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~990_q\);

-- Location: LCCOMB_X28_Y16_N22
\mem|mem~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1644_combout\ = (\mem|mem~1643_combout\ & ((\mem|mem~990_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1643_combout\ & (((\mem|mem~862_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~990_q\,
	datab => \mem|mem~1643_combout\,
	datac => \mem|mem~862_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1644_combout\);

-- Location: FF_X31_Y16_N21
\mem|mem~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~942_q\);

-- Location: FF_X32_Y16_N17
\mem|mem~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~878_q\);

-- Location: FF_X32_Y16_N19
\mem|mem~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1957_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~814_q\);

-- Location: LCCOMB_X32_Y16_N16
\mem|mem~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1645_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~878_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((!\mem|mem~814_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~878_q\,
	datad => \mem|mem~814_q\,
	combout => \mem|mem~1645_combout\);

-- Location: FF_X31_Y16_N31
\mem|mem~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1006_q\);

-- Location: LCCOMB_X31_Y16_N20
\mem|mem~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1646_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1645_combout\ & (\mem|mem~1006_q\)) # (!\mem|mem~1645_combout\ & ((\mem|mem~942_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1006_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~942_q\,
	datad => \mem|mem~1645_combout\,
	combout => \mem|mem~1646_combout\);

-- Location: FF_X27_Y11_N23
\mem|mem~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~910_q\);

-- Location: FF_X28_Y11_N25
\mem|mem~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~846_q\);

-- Location: FF_X28_Y11_N19
\mem|mem~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~782_q\);

-- Location: LCCOMB_X28_Y11_N24
\mem|mem~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1647_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~846_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~782_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~782_q\,
	datac => \mem|mem~846_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1647_combout\);

-- Location: FF_X29_Y11_N9
\mem|mem~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~974_q\);

-- Location: LCCOMB_X27_Y11_N22
\mem|mem~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1648_combout\ = (\mem|mem~1647_combout\ & ((\mem|mem~974_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1647_combout\ & (((\mem|mem~910_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~974_q\,
	datab => \mem|mem~1647_combout\,
	datac => \mem|mem~910_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1648_combout\);

-- Location: LCCOMB_X26_Y15_N10
\mem|mem~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1649_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1646_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~1648_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1646_combout\,
	datab => \mem|mem~1648_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1649_combout\);

-- Location: FF_X25_Y11_N19
\mem|mem~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~894_q\);

-- Location: FF_X24_Y11_N17
\mem|mem~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~958_q\);

-- Location: FF_X24_Y11_N19
\mem|mem~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~830feeder_combout\,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~830_q\);

-- Location: LCCOMB_X24_Y11_N16
\mem|mem~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1650_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~958_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~830_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~958_q\,
	datad => \mem|mem~830_q\,
	combout => \mem|mem~1650_combout\);

-- Location: FF_X25_Y11_N5
\mem|mem~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[14]~71_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1022_q\);

-- Location: LCCOMB_X25_Y11_N18
\mem|mem~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1651_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1650_combout\ & (\mem|mem~1022_q\)) # (!\mem|mem~1650_combout\ & ((\mem|mem~894_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1022_q\,
	datac => \mem|mem~894_q\,
	datad => \mem|mem~1650_combout\,
	combout => \mem|mem~1651_combout\);

-- Location: LCCOMB_X26_Y15_N28
\mem|mem~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1652_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1649_combout\ & (\mem|mem~1651_combout\)) # (!\mem|mem~1649_combout\ & ((\mem|mem~1644_combout\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1651_combout\,
	datab => \mem|mem~1644_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1649_combout\,
	combout => \mem|mem~1652_combout\);

-- Location: LCCOMB_X26_Y15_N6
\mem|mem~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1653_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1642_combout\ & (\mem|mem~1652_combout\)) # (!\mem|mem~1642_combout\ & ((\mem|mem~1621_combout\))))) # (!\dp|mux_after_pc|Mux10~1_combout\ & (((\mem|mem~1642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1652_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1621_combout\,
	datad => \mem|mem~1642_combout\,
	combout => \mem|mem~1653_combout\);

-- Location: LCCOMB_X34_Y12_N22
\dp|regFile|rdDataA[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[14]~56_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (((\dp|regFile|rg1\(14)) # (\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg0\(14) & ((!\dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg0\(14),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(14),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[14]~56_combout\);

-- Location: LCCOMB_X36_Y9_N16
\dp|regFile|rdDataA[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[14]~57_combout\ = (\dp|regFile|rdDataA[14]~56_combout\ & (((\dp|regFile|rg3\(14))) # (!\dp|mux4PcSelect|Mux1~1_combout\))) # (!\dp|regFile|rdDataA[14]~56_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rg2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[14]~56_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg3\(14),
	datad => \dp|regFile|rg2\(14),
	combout => \dp|regFile|rdDataA[14]~57_combout\);

-- Location: LCCOMB_X36_Y10_N8
\dp|regFile|rdDataA[14]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[14]~58_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (((\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rg6\(14)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (\dp|regFile|rg4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg4\(14),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg6\(14),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[14]~58_combout\);

-- Location: LCCOMB_X35_Y11_N26
\dp|regFile|rdDataA[14]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[14]~59_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[14]~58_combout\ & ((\dp|regFile|rg7\(14)))) # (!\dp|regFile|rdDataA[14]~58_combout\ & (\dp|regFile|rg5\(14))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rdDataA[14]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|regFile|rdDataA[14]~58_combout\,
	datac => \dp|regFile|rg5\(14),
	datad => \dp|regFile|rg7\(14),
	combout => \dp|regFile|rdDataA[14]~59_combout\);

-- Location: LCCOMB_X31_Y8_N4
\dp|small_mux_before_alu|result[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[14]~14_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[14]~14_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|regA|out[14]~14_combout\,
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out\(14),
	combout => \dp|small_mux_before_alu|result[14]~14_combout\);

-- Location: FF_X25_Y10_N23
\mem|mem~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regFile|rdDataB[15]~76_combout\,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~367_q\);

-- Location: FF_X25_Y10_N17
\mem|mem~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~431_q\);

-- Location: FF_X28_Y10_N31
\mem|mem~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~303feeder_combout\,
	ena => \mem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~303_q\);

-- Location: LCCOMB_X25_Y10_N16
\mem|mem~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1654_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~431_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~303_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~431_q\,
	datad => \mem|mem~303_q\,
	combout => \mem|mem~1654_combout\);

-- Location: FF_X25_Y18_N29
\mem|mem~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~495_q\);

-- Location: LCCOMB_X25_Y18_N28
\mem|mem~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1655_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1654_combout\ & ((\mem|mem~495_q\))) # (!\mem|mem~1654_combout\ & (\mem|mem~367_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~367_q\,
	datac => \mem|mem~495_q\,
	datad => \mem|mem~1654_combout\,
	combout => \mem|mem~1655_combout\);

-- Location: FF_X27_Y19_N9
\mem|mem~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~415_q\);

-- Location: FF_X27_Y19_N11
\mem|mem~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~351_q\);

-- Location: FF_X28_Y19_N1
\mem|mem~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~287_q\);

-- Location: LCCOMB_X27_Y19_N10
\mem|mem~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1656_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~351_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~287_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~287_q\,
	datac => \mem|mem~351_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1656_combout\);

-- Location: FF_X29_Y19_N9
\mem|mem~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~479feeder_combout\,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~479_q\);

-- Location: LCCOMB_X27_Y19_N8
\mem|mem~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1657_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1656_combout\ & (\mem|mem~479_q\)) # (!\mem|mem~1656_combout\ & ((\mem|mem~415_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~479_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~415_q\,
	datad => \mem|mem~1656_combout\,
	combout => \mem|mem~1657_combout\);

-- Location: FF_X26_Y14_N29
\mem|mem~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~335_q\);

-- Location: FF_X25_Y14_N29
\mem|mem~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~399_q\);

-- Location: FF_X25_Y14_N23
\mem|mem~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~271_q\);

-- Location: LCCOMB_X25_Y14_N28
\mem|mem~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1658_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~399_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~271_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~271_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~399_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1658_combout\);

-- Location: FF_X34_Y14_N17
\mem|mem~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~463feeder_combout\,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~463_q\);

-- Location: LCCOMB_X26_Y14_N28
\mem|mem~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1659_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1658_combout\ & (\mem|mem~463_q\)) # (!\mem|mem~1658_combout\ & ((\mem|mem~335_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~463_q\,
	datac => \mem|mem~335_q\,
	datad => \mem|mem~1658_combout\,
	combout => \mem|mem~1659_combout\);

-- Location: LCCOMB_X27_Y19_N12
\mem|mem~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1660_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~1657_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1657_combout\,
	datad => \mem|mem~1659_combout\,
	combout => \mem|mem~1660_combout\);

-- Location: FF_X23_Y12_N19
\mem|mem~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~447_q\);

-- Location: FF_X23_Y16_N23
\mem|mem~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~383_q\);

-- Location: FF_X23_Y16_N1
\mem|mem~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~319_q\);

-- Location: LCCOMB_X23_Y16_N22
\mem|mem~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1661_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~383_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~383_q\,
	datad => \mem|mem~319_q\,
	combout => \mem|mem~1661_combout\);

-- Location: FF_X23_Y12_N13
\mem|mem~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~511_q\);

-- Location: LCCOMB_X23_Y12_N18
\mem|mem~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1662_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1661_combout\ & ((\mem|mem~511_q\))) # (!\mem|mem~1661_combout\ & (\mem|mem~447_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1661_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1661_combout\,
	datac => \mem|mem~447_q\,
	datad => \mem|mem~511_q\,
	combout => \mem|mem~1662_combout\);

-- Location: LCCOMB_X27_Y19_N30
\mem|mem~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1663_combout\ = (\mem|mem~1660_combout\ & ((\mem|mem~1662_combout\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1660_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\ & \mem|mem~1655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1660_combout\,
	datab => \mem|mem~1662_combout\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \mem|mem~1655_combout\,
	combout => \mem|mem~1663_combout\);

-- Location: FF_X29_Y14_N1
\mem|mem~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~623_q\);

-- Location: FF_X29_Y14_N3
\mem|mem~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~607_q\);

-- Location: FF_X28_Y12_N15
\mem|mem~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~591feeder_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~591_q\);

-- Location: LCCOMB_X29_Y14_N2
\mem|mem~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1664_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~607_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~591_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~607_q\,
	datad => \mem|mem~591_q\,
	combout => \mem|mem~1664_combout\);

-- Location: FF_X28_Y12_N17
\mem|mem~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~639feeder_combout\,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~639_q\);

-- Location: LCCOMB_X29_Y14_N0
\mem|mem~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1665_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1664_combout\ & (\mem|mem~639_q\)) # (!\mem|mem~1664_combout\ & ((\mem|mem~623_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~639_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~623_q\,
	datad => \mem|mem~1664_combout\,
	combout => \mem|mem~1665_combout\);

-- Location: FF_X29_Y19_N27
\mem|mem~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~671_q\);

-- Location: FF_X30_Y19_N21
\mem|mem~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~687_q\);

-- Location: FF_X30_Y19_N7
\mem|mem~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~655_q\);

-- Location: LCCOMB_X30_Y19_N20
\mem|mem~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1666_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~687_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~655_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~687_q\,
	datad => \mem|mem~655_q\,
	combout => \mem|mem~1666_combout\);

-- Location: FF_X28_Y19_N3
\mem|mem~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~703_q\);

-- Location: LCCOMB_X29_Y19_N26
\mem|mem~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1667_combout\ = (\mem|mem~1666_combout\ & (((\mem|mem~703_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1666_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~671_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1666_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~671_q\,
	datad => \mem|mem~703_q\,
	combout => \mem|mem~1667_combout\);

-- Location: FF_X31_Y17_N1
\mem|mem~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~543_q\);

-- Location: FF_X29_Y17_N5
\mem|mem~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1958_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~559_q\);

-- Location: FF_X29_Y17_N23
\mem|mem~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~527_q\);

-- Location: LCCOMB_X29_Y17_N22
\mem|mem~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1668_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~559_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~527_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~559_q\,
	datac => \mem|mem~527_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1668_combout\);

-- Location: FF_X31_Y17_N3
\mem|mem~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~575_q\);

-- Location: LCCOMB_X31_Y17_N0
\mem|mem~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1669_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1668_combout\ & (\mem|mem~575_q\)) # (!\mem|mem~1668_combout\ & ((\mem|mem~543_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~575_q\,
	datac => \mem|mem~543_q\,
	datad => \mem|mem~1668_combout\,
	combout => \mem|mem~1669_combout\);

-- Location: LCCOMB_X25_Y11_N6
\mem|mem~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1670_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1667_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~1669_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1667_combout\,
	datab => \mem|mem~1669_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1670_combout\);

-- Location: FF_X21_Y16_N5
\mem|mem~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~751_q\);

-- Location: FF_X21_Y15_N29
\mem|mem~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~735_q\);

-- Location: FF_X21_Y15_N23
\mem|mem~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~719_q\);

-- Location: LCCOMB_X21_Y15_N28
\mem|mem~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1671_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~735_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~719_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~719_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~735_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1671_combout\);

-- Location: FF_X21_Y16_N31
\mem|mem~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~767_q\);

-- Location: LCCOMB_X21_Y16_N4
\mem|mem~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1672_combout\ = (\mem|mem~1671_combout\ & ((\mem|mem~767_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1671_combout\ & (((\mem|mem~751_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~767_q\,
	datab => \mem|mem~1671_combout\,
	datac => \mem|mem~751_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1672_combout\);

-- Location: LCCOMB_X29_Y14_N28
\mem|mem~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1673_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1670_combout\ & (\mem|mem~1672_combout\)) # (!\mem|mem~1670_combout\ & ((\mem|mem~1665_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1672_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1670_combout\,
	datad => \mem|mem~1665_combout\,
	combout => \mem|mem~1673_combout\);

-- Location: FF_X27_Y18_N23
\mem|mem~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~175_q\);

-- Location: FF_X27_Y18_N1
\mem|mem~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~159_q\);

-- Location: FF_X28_Y18_N23
\mem|mem~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~143_q\);

-- Location: LCCOMB_X27_Y18_N0
\mem|mem~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1674_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~159_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~143_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~159_q\,
	datad => \mem|mem~143_q\,
	combout => \mem|mem~1674_combout\);

-- Location: FF_X26_Y18_N15
\mem|mem~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~191_q\);

-- Location: LCCOMB_X27_Y18_N22
\mem|mem~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1675_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1674_combout\ & ((\mem|mem~191_q\))) # (!\mem|mem~1674_combout\ & (\mem|mem~175_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1674_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1674_combout\,
	datac => \mem|mem~175_q\,
	datad => \mem|mem~191_q\,
	combout => \mem|mem~1675_combout\);

-- Location: FF_X25_Y17_N5
\mem|mem~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~95_q\);

-- Location: FF_X23_Y17_N25
\mem|mem~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~111_q\);

-- Location: FF_X23_Y17_N3
\mem|mem~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~79_q\);

-- Location: LCCOMB_X23_Y17_N24
\mem|mem~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1676_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\) # ((\mem|mem~111_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~79_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~111_q\,
	datad => \mem|mem~79_q\,
	combout => \mem|mem~1676_combout\);

-- Location: FF_X25_Y17_N23
\mem|mem~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~127_q\);

-- Location: LCCOMB_X25_Y17_N4
\mem|mem~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1677_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1676_combout\ & (\mem|mem~127_q\)) # (!\mem|mem~1676_combout\ & ((\mem|mem~95_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~127_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~95_q\,
	datad => \mem|mem~1676_combout\,
	combout => \mem|mem~1677_combout\);

-- Location: FF_X25_Y18_N23
\mem|mem~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~47_q\);

-- Location: FF_X25_Y19_N19
\mem|mem~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~31_q\);

-- Location: FF_X26_Y19_N7
\mem|mem~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1959_combout\,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~15_q\);

-- Location: LCCOMB_X25_Y19_N18
\mem|mem~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1678_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~31_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (!\mem|mem~15_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~15_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~31_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1678_combout\);

-- Location: FF_X25_Y19_N13
\mem|mem~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~63_q\);

-- Location: LCCOMB_X25_Y18_N22
\mem|mem~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1679_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1678_combout\ & (\mem|mem~63_q\)) # (!\mem|mem~1678_combout\ & ((\mem|mem~47_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~63_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~47_q\,
	datad => \mem|mem~1678_combout\,
	combout => \mem|mem~1679_combout\);

-- Location: LCCOMB_X27_Y18_N26
\mem|mem~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1680_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1677_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~1679_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1677_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1679_combout\,
	combout => \mem|mem~1680_combout\);

-- Location: FF_X24_Y14_N29
\mem|mem~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~223_q\);

-- Location: FF_X23_Y14_N21
\mem|mem~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~239_q\);

-- Location: FF_X23_Y14_N23
\mem|mem~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1960_combout\,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~207_q\);

-- Location: LCCOMB_X23_Y14_N20
\mem|mem~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1681_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~239_q\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~207_q\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~207_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~239_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1681_combout\);

-- Location: FF_X24_Y14_N7
\mem|mem~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~255_q\);

-- Location: LCCOMB_X24_Y14_N28
\mem|mem~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1682_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1681_combout\ & ((\mem|mem~255_q\))) # (!\mem|mem~1681_combout\ & (\mem|mem~223_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1681_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1681_combout\,
	datac => \mem|mem~223_q\,
	datad => \mem|mem~255_q\,
	combout => \mem|mem~1682_combout\);

-- Location: LCCOMB_X27_Y18_N28
\mem|mem~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1683_combout\ = (\mem|mem~1680_combout\ & (((\mem|mem~1682_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1680_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1675_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1680_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1675_combout\,
	datad => \mem|mem~1682_combout\,
	combout => \mem|mem~1683_combout\);

-- Location: LCCOMB_X29_Y14_N14
\mem|mem~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1684_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\dp|mux_after_pc|Mux10~1_combout\)) # (!\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1673_combout\))) # (!\dp|mux_after_pc|Mux10~1_combout\ & 
-- (\mem|mem~1683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1683_combout\,
	datad => \mem|mem~1673_combout\,
	combout => \mem|mem~1684_combout\);

-- Location: FF_X28_Y16_N19
\mem|mem~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~863_q\);

-- Location: FF_X29_Y16_N5
\mem|mem~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~927_q\);

-- Location: FF_X29_Y16_N23
\mem|mem~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~799_q\);

-- Location: LCCOMB_X29_Y16_N4
\mem|mem~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1685_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~927_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~799_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~799_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~927_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1685_combout\);

-- Location: FF_X28_Y16_N13
\mem|mem~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~991_q\);

-- Location: LCCOMB_X28_Y16_N18
\mem|mem~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1686_combout\ = (\mem|mem~1685_combout\ & (((\mem|mem~991_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1685_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~863_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1685_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~863_q\,
	datad => \mem|mem~991_q\,
	combout => \mem|mem~1686_combout\);

-- Location: FF_X31_Y16_N1
\mem|mem~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~943_q\);

-- Location: FF_X32_Y16_N29
\mem|mem~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~879_q\);

-- Location: FF_X32_Y16_N31
\mem|mem~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~815feeder_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~815_q\);

-- Location: LCCOMB_X32_Y16_N28
\mem|mem~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1687_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~879_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~815_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~879_q\,
	datad => \mem|mem~815_q\,
	combout => \mem|mem~1687_combout\);

-- Location: FF_X31_Y16_N11
\mem|mem~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1007_q\);

-- Location: LCCOMB_X31_Y16_N0
\mem|mem~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1688_combout\ = (\mem|mem~1687_combout\ & ((\mem|mem~1007_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1687_combout\ & (((\mem|mem~943_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1007_q\,
	datab => \mem|mem~1687_combout\,
	datac => \mem|mem~943_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1688_combout\);

-- Location: FF_X29_Y11_N27
\mem|mem~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~911_q\);

-- Location: FF_X28_Y11_N21
\mem|mem~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~847_q\);

-- Location: FF_X28_Y11_N15
\mem|mem~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~783_q\);

-- Location: LCCOMB_X28_Y11_N20
\mem|mem~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1689_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~847_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~783_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~783_q\,
	datac => \mem|mem~847_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1689_combout\);

-- Location: FF_X29_Y11_N13
\mem|mem~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~975_q\);

-- Location: LCCOMB_X29_Y11_N26
\mem|mem~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1690_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1689_combout\ & ((\mem|mem~975_q\))) # (!\mem|mem~1689_combout\ & (\mem|mem~911_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1689_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1689_combout\,
	datac => \mem|mem~911_q\,
	datad => \mem|mem~975_q\,
	combout => \mem|mem~1690_combout\);

-- Location: LCCOMB_X28_Y12_N26
\mem|mem~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1691_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1688_combout\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~1690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1690_combout\,
	datab => \mem|mem~1688_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1691_combout\);

-- Location: FF_X25_Y11_N9
\mem|mem~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~895_q\);

-- Location: FF_X24_Y11_N21
\mem|mem~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~959_q\);

-- Location: FF_X24_Y11_N15
\mem|mem~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~831_q\);

-- Location: LCCOMB_X24_Y11_N20
\mem|mem~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1692_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~959_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~831_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~831_q\,
	datac => \mem|mem~959_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1692_combout\);

-- Location: FF_X25_Y11_N27
\mem|mem~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[15]~76_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1023_q\);

-- Location: LCCOMB_X25_Y11_N8
\mem|mem~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1693_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1692_combout\ & (\mem|mem~1023_q\)) # (!\mem|mem~1692_combout\ & ((\mem|mem~895_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1023_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~895_q\,
	datad => \mem|mem~1692_combout\,
	combout => \mem|mem~1693_combout\);

-- Location: LCCOMB_X28_Y12_N4
\mem|mem~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1694_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1691_combout\ & (\mem|mem~1693_combout\)) # (!\mem|mem~1691_combout\ & ((\mem|mem~1686_combout\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1693_combout\,
	datac => \mem|mem~1691_combout\,
	datad => \mem|mem~1686_combout\,
	combout => \mem|mem~1694_combout\);

-- Location: LCCOMB_X29_Y14_N8
\mem|mem~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1695_combout\ = (\mem|mem~1684_combout\ & ((\mem|mem~1694_combout\) # ((!\dp|mux_after_pc|Mux11~1_combout\)))) # (!\mem|mem~1684_combout\ & (((\mem|mem~1663_combout\ & \dp|mux_after_pc|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1694_combout\,
	datab => \mem|mem~1663_combout\,
	datac => \mem|mem~1684_combout\,
	datad => \dp|mux_after_pc|Mux11~1_combout\,
	combout => \mem|mem~1695_combout\);

-- Location: LCCOMB_X34_Y11_N2
\dp|regFile|rdDataB[15]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[15]~72_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg6\(15))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg4\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rg6\(15),
	datac => \dp|regFile|rg4\(15),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[15]~72_combout\);

-- Location: LCCOMB_X35_Y9_N18
\dp|regFile|rdDataB[15]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[15]~74_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(15)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg0\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg0\(15),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|mux4B_C|Mux2~1_combout\,
	datad => \dp|regFile|rg1\(15),
	combout => \dp|regFile|rdDataB[15]~74_combout\);

-- Location: LCCOMB_X35_Y9_N24
\dp|regFile|rdDataA[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[15]~60_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(15)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg0\(15),
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg1\(15),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[15]~60_combout\);

-- Location: LCCOMB_X36_Y9_N26
\dp|regFile|rdDataA[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[15]~61_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rdDataA[15]~60_combout\ & ((\dp|regFile|rg3\(15)))) # (!\dp|regFile|rdDataA[15]~60_combout\ & (\dp|regFile|rg2\(15))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataA[15]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg2\(15),
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg3\(15),
	datad => \dp|regFile|rdDataA[15]~60_combout\,
	combout => \dp|regFile|rdDataA[15]~61_combout\);

-- Location: LCCOMB_X26_Y12_N14
\mem|mem~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1697_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1696_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1696_combout\,
	combout => \mem|mem~1697_combout\);

-- Location: LCCOMB_X29_Y8_N22
\con|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~2_combout\ = (\dp|ir|out\(12) & (!\dp|ir|out\(15) & (\dp|ir|out\(14) & \dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y7_N12
\con|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector0~2_combout\ = (!\dp|encoder|out_en~1_combout\ & ((\con|state.LM2~q\) # (\con|state.SM2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM2~q\,
	datab => \con|state.SM2~q\,
	datad => \dp|encoder|out_en~1_combout\,
	combout => \con|Selector0~2_combout\);

-- Location: LCCOMB_X29_Y7_N22
\dp|encoder|din~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~4_combout\ = ((\dp|encoder|dout[0]~5_combout\) # (!\dp|encoder|dout[2]~7_combout\)) # (!\dp|encoder|dout[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|encoder|dout[1]~2_combout\,
	datac => \dp|encoder|dout[2]~7_combout\,
	datad => \dp|encoder|dout[0]~5_combout\,
	combout => \dp|encoder|din~4_combout\);

-- Location: LCCOMB_X29_Y7_N0
\dp|encoder|din~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~6_combout\ = ((!\dp|encoder|dout[0]~5_combout\) # (!\dp|encoder|dout[2]~7_combout\)) # (!\dp|encoder|dout[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|encoder|dout[1]~2_combout\,
	datac => \dp|encoder|dout[2]~7_combout\,
	datad => \dp|encoder|dout[0]~5_combout\,
	combout => \dp|encoder|din~6_combout\);

-- Location: LCCOMB_X29_Y7_N26
\dp|encoder|din~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~7_combout\ = (\con|WideOr12~0_combout\ & (\dp|encoder|din~6_combout\ & ((\dp|encoder|din\(7))))) # (!\con|WideOr12~0_combout\ & (((\dp|ir|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din~6_combout\,
	datab => \dp|ir|out\(7),
	datac => \dp|encoder|din\(7),
	datad => \con|WideOr12~0_combout\,
	combout => \dp|encoder|din~7_combout\);

-- Location: LCCOMB_X30_Y11_N12
\con|state~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~52_combout\ = (\reset~input_o\ & (\con|state.br_check~q\ & \dp|flagregs|out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \con|state.br_check~q\,
	datad => \dp|flagregs|out\(0),
	combout => \con|state~52_combout\);

-- Location: LCCOMB_X29_Y8_N14
\con|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~8_combout\ = (!\dp|ir|out\(12) & (!\dp|ir|out\(15) & (!\dp|ir|out\(14) & !\dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~8_combout\);

-- Location: LCCOMB_X27_Y16_N8
\mem|mem~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1706_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1706_combout\);

-- Location: LCCOMB_X28_Y14_N0
\mem|mem~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1707_combout\ = (\mem|mem~1706_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1706_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1707_combout\);

-- Location: LCCOMB_X28_Y18_N8
\mem|mem~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1709_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1708_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1708_combout\,
	combout => \mem|mem~1709_combout\);

-- Location: LCCOMB_X28_Y14_N18
\mem|mem~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1716_combout\ = (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & !\dp|mux_after_pc|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1716_combout\);

-- Location: LCCOMB_X28_Y14_N6
\mem|mem~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1720_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\ & \dp|mux_after_pc|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1720_combout\);

-- Location: LCCOMB_X23_Y14_N10
\mem|mem~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1725_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1724_combout\,
	combout => \mem|mem~1725_combout\);

-- Location: LCCOMB_X29_Y14_N10
\mem|mem~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1749_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1714_combout\ & (\con|Selector3~0_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1714_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1749_combout\);

-- Location: LCCOMB_X34_Y10_N30
\dp|alu1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Equal0~3_combout\ = (!\dp|alu1|Add0~63_combout\ & (!\dp|alu1|Add0~113_combout\ & (!\dp|alu1|Add0~78_combout\ & !\dp|alu1|Add0~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~63_combout\,
	datab => \dp|alu1|Add0~113_combout\,
	datac => \dp|alu1|Add0~78_combout\,
	datad => \dp|alu1|Add0~110_combout\,
	combout => \dp|alu1|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y9_N8
\dp|alu1|Add0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~109_combout\ = \dp|big_mux_before_alu|Mux12~0_combout\ $ (((\con|state.branch_compare~q\) # (\con|state.br_check~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.branch_compare~q\,
	datac => \dp|big_mux_before_alu|Mux12~0_combout\,
	datad => \con|state.br_check~q\,
	combout => \dp|alu1|Add0~109_combout\);

-- Location: LCCOMB_X32_Y10_N30
\dp|alu1|Add0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~111_combout\ = \dp|big_mux_before_alu|Mux10~0_combout\ $ (((\con|state.branch_compare~q\) # (\con|state.br_check~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.branch_compare~q\,
	datac => \con|state.br_check~q\,
	datad => \dp|big_mux_before_alu|Mux10~0_combout\,
	combout => \dp|alu1|Add0~111_combout\);

-- Location: LCCOMB_X32_Y9_N20
\dp|alu1|Add0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~121_combout\ = \dp|big_mux_before_alu|Mux6~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	datad => \dp|big_mux_before_alu|Mux6~0_combout\,
	combout => \dp|alu1|Add0~121_combout\);

-- Location: LCCOMB_X31_Y9_N22
\dp|alu1|Add0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~123_combout\ = \dp|big_mux_before_alu|Mux5~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	datad => \dp|big_mux_before_alu|Mux5~0_combout\,
	combout => \dp|alu1|Add0~123_combout\);

-- Location: LCCOMB_X34_Y9_N28
\dp|alu1|Add0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~125_combout\ = \dp|big_mux_before_alu|Mux4~0_combout\ $ (((\con|state.branch_compare~q\) # (\con|state.br_check~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.branch_compare~q\,
	datac => \con|state.br_check~q\,
	datad => \dp|big_mux_before_alu|Mux4~0_combout\,
	combout => \dp|alu1|Add0~125_combout\);

-- Location: LCCOMB_X32_Y9_N6
\dp|alu1|Add0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~129_combout\ = \dp|big_mux_before_alu|Mux2~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	datad => \dp|big_mux_before_alu|Mux2~0_combout\,
	combout => \dp|alu1|Add0~129_combout\);

-- Location: LCCOMB_X31_Y8_N20
\dp|alu1|Add0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~131_combout\ = \dp|big_mux_before_alu|Mux1~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	datad => \dp|big_mux_before_alu|Mux1~0_combout\,
	combout => \dp|alu1|Add0~131_combout\);

-- Location: LCCOMB_X31_Y8_N22
\dp|alu1|Add0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~133_combout\ = \dp|big_mux_before_alu|Mux0~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux0~0_combout\,
	datab => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	combout => \dp|alu1|Add0~133_combout\);

-- Location: LCCOMB_X29_Y12_N16
\mem|mem~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1776_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1776_combout\);

-- Location: LCCOMB_X30_Y15_N16
\mem|mem~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1778_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1778_combout\);

-- Location: LCCOMB_X29_Y15_N0
\mem|mem~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1779_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1779_combout\);

-- Location: LCCOMB_X30_Y13_N26
\mem|mem~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1781_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1781_combout\);

-- Location: LCCOMB_X23_Y15_N0
\mem|mem~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1785_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1785_combout\);

-- Location: LCCOMB_X26_Y10_N16
\mem|mem~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1787_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1787_combout\);

-- Location: LCCOMB_X23_Y13_N8
\mem|mem~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1788_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1788_combout\);

-- Location: LCCOMB_X27_Y19_N16
\mem|mem~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1790_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1790_combout\);

-- Location: LCCOMB_X32_Y13_N10
\mem|mem~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1791_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1791_combout\);

-- Location: LCCOMB_X32_Y15_N10
\mem|mem~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1792_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1792_combout\);

-- Location: LCCOMB_X26_Y10_N18
\mem|mem~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1793_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1793_combout\);

-- Location: LCCOMB_X27_Y19_N18
\mem|mem~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1794_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1794_combout\);

-- Location: LCCOMB_X29_Y12_N10
\mem|mem~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1796_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1796_combout\);

-- Location: LCCOMB_X29_Y10_N0
\mem|mem~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1797_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1797_combout\);

-- Location: LCCOMB_X29_Y10_N2
\mem|mem~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1798_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1798_combout\);

-- Location: LCCOMB_X29_Y15_N12
\mem|mem~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1799_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1799_combout\);

-- Location: LCCOMB_X21_Y13_N4
\mem|mem~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1800_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1800_combout\);

-- Location: LCCOMB_X26_Y18_N26
\mem|mem~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1801_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1801_combout\);

-- Location: LCCOMB_X30_Y13_N30
\mem|mem~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1802_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1802_combout\);

-- Location: LCCOMB_X24_Y15_N18
\mem|mem~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1803_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1803_combout\);

-- Location: LCCOMB_X29_Y14_N16
\mem|mem~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1805_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1805_combout\);

-- Location: LCCOMB_X21_Y13_N10
\mem|mem~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1806_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1806_combout\);

-- Location: LCCOMB_X26_Y10_N12
\mem|mem~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1807_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1807_combout\);

-- Location: LCCOMB_X26_Y17_N28
\mem|mem~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1808_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1808_combout\);

-- Location: LCCOMB_X23_Y13_N24
\mem|mem~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1809_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1809_combout\);

-- Location: LCCOMB_X28_Y13_N26
\mem|mem~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1810_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1810_combout\);

-- Location: LCCOMB_X26_Y13_N24
\mem|mem~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1811_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1811_combout\);

-- Location: LCCOMB_X25_Y13_N2
\mem|mem~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1813_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1813_combout\);

-- Location: LCCOMB_X32_Y14_N10
\mem|mem~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1817_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1817_combout\);

-- Location: LCCOMB_X32_Y15_N18
\mem|mem~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1818_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1818_combout\);

-- Location: LCCOMB_X26_Y17_N0
\mem|mem~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1819_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1819_combout\);

-- Location: LCCOMB_X29_Y12_N30
\mem|mem~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1820_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1820_combout\);

-- Location: LCCOMB_X31_Y12_N10
\mem|mem~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1821_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1821_combout\);

-- Location: LCCOMB_X29_Y15_N20
\mem|mem~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1822_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1822_combout\);

-- Location: LCCOMB_X30_Y13_N12
\mem|mem~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1823_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1823_combout\);

-- Location: LCCOMB_X29_Y13_N14
\mem|mem~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1824_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1824_combout\);

-- Location: LCCOMB_X26_Y13_N28
\mem|mem~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1825_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1825_combout\);

-- Location: LCCOMB_X25_Y13_N6
\mem|mem~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1826_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1826_combout\);

-- Location: LCCOMB_X23_Y15_N8
\mem|mem~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1827_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1827_combout\);

-- Location: LCCOMB_X32_Y15_N6
\mem|mem~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1828_combout\ = !\dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~1828_combout\);

-- Location: LCCOMB_X29_Y12_N0
\mem|mem~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1829_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1829_combout\);

-- Location: LCCOMB_X26_Y10_N8
\mem|mem~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1833_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1833_combout\);

-- Location: LCCOMB_X26_Y18_N16
\mem|mem~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1834_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1834_combout\);

-- Location: LCCOMB_X30_Y13_N8
\mem|mem~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1835_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1835_combout\);

-- Location: LCCOMB_X26_Y13_N16
\mem|mem~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1837_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1837_combout\);

-- Location: LCCOMB_X25_Y13_N26
\mem|mem~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1838_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1838_combout\);

-- Location: LCCOMB_X23_Y15_N4
\mem|mem~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1840_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1840_combout\);

-- Location: LCCOMB_X32_Y15_N26
\mem|mem~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1841_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1841_combout\);

-- Location: LCCOMB_X26_Y17_N24
\mem|mem~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1842_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1842_combout\);

-- Location: LCCOMB_X29_Y12_N26
\mem|mem~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1843_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1843_combout\);

-- Location: LCCOMB_X30_Y12_N22
\mem|mem~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1844_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1844_combout\);

-- Location: LCCOMB_X28_Y20_N12
\mem|mem~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1846_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1846_combout\);

-- Location: LCCOMB_X26_Y18_N10
\mem|mem~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1847_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1847_combout\);

-- Location: LCCOMB_X23_Y15_N16
\mem|mem~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1849_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1849_combout\);

-- Location: LCCOMB_X29_Y12_N12
\mem|mem~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1851_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1851_combout\);

-- Location: LCCOMB_X30_Y12_N28
\mem|mem~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1852_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1852_combout\);

-- Location: LCCOMB_X29_Y15_N24
\mem|mem~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1853_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1853_combout\);

-- Location: LCCOMB_X27_Y17_N20
\mem|mem~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1854_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1854_combout\);

-- Location: LCCOMB_X28_Y20_N18
\mem|mem~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1855_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1855_combout\);

-- Location: LCCOMB_X30_Y13_N0
\mem|mem~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1856_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1856_combout\);

-- Location: LCCOMB_X29_Y13_N18
\mem|mem~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1857_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1857_combout\);

-- Location: LCCOMB_X24_Y15_N10
\mem|mem~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1858_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1858_combout\);

-- Location: LCCOMB_X23_Y15_N28
\mem|mem~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1859_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1859_combout\);

-- Location: LCCOMB_X32_Y15_N8
\mem|mem~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1860_combout\ = !\dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~1860_combout\);

-- Location: LCCOMB_X26_Y10_N22
\mem|mem~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1861_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1861_combout\);

-- Location: LCCOMB_X26_Y16_N8
\mem|mem~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1862_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1862_combout\);

-- Location: LCCOMB_X24_Y16_N2
\mem|mem~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1863_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1863_combout\);

-- Location: LCCOMB_X29_Y12_N14
\mem|mem~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1864_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1864_combout\);

-- Location: LCCOMB_X30_Y17_N16
\mem|mem~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1865_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1865_combout\);

-- Location: LCCOMB_X29_Y17_N2
\mem|mem~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1866_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1866_combout\);

-- Location: LCCOMB_X30_Y17_N26
\mem|mem~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1867_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1867_combout\);

-- Location: LCCOMB_X21_Y13_N12
\mem|mem~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1868_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1868_combout\);

-- Location: LCCOMB_X27_Y20_N24
\mem|mem~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1869_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1869_combout\);

-- Location: LCCOMB_X28_Y18_N26
\mem|mem~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1870_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1870_combout\);

-- Location: LCCOMB_X26_Y18_N6
\mem|mem~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1871_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1871_combout\);

-- Location: LCCOMB_X25_Y17_N10
\mem|mem~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1872_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1872_combout\);

-- Location: LCCOMB_X24_Y19_N16
\mem|mem~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1873_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1873_combout\);

-- Location: LCCOMB_X25_Y19_N24
\mem|mem~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1874_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1874_combout\);

-- Location: LCCOMB_X25_Y19_N26
\mem|mem~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1875_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1875_combout\);

-- Location: LCCOMB_X32_Y13_N22
\mem|mem~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1876_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1876_combout\);

-- Location: LCCOMB_X32_Y16_N10
\mem|mem~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1877_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1877_combout\);

-- Location: LCCOMB_X32_Y15_N12
\mem|mem~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1878_combout\ = !\dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~1878_combout\);

-- Location: LCCOMB_X29_Y12_N24
\mem|mem~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1879_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1879_combout\);

-- Location: LCCOMB_X31_Y12_N0
\mem|mem~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1880_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1880_combout\);

-- Location: LCCOMB_X30_Y17_N20
\mem|mem~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1881_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1881_combout\);

-- Location: LCCOMB_X29_Y17_N6
\mem|mem~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1882_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1882_combout\);

-- Location: LCCOMB_X21_Y16_N0
\mem|mem~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1883_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1883_combout\);

-- Location: LCCOMB_X26_Y10_N24
\mem|mem~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1884_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1884_combout\);

-- Location: LCCOMB_X24_Y16_N14
\mem|mem~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1885_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1885_combout\);

-- Location: LCCOMB_X26_Y18_N8
\mem|mem~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1886_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1886_combout\);

-- Location: LCCOMB_X24_Y19_N4
\mem|mem~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1887_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1887_combout\);

-- Location: LCCOMB_X25_Y19_N20
\mem|mem~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1888_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1888_combout\);

-- Location: LCCOMB_X25_Y19_N30
\mem|mem~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1889_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1889_combout\);

-- Location: LCCOMB_X24_Y15_N26
\mem|mem~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1890_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1890_combout\);

-- Location: LCCOMB_X23_Y15_N18
\mem|mem~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1891_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1891_combout\);

-- Location: LCCOMB_X29_Y16_N18
\mem|mem~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1892_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1892_combout\);

-- Location: LCCOMB_X32_Y14_N6
\mem|mem~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1893_combout\ = !\dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~1893_combout\);

-- Location: LCCOMB_X29_Y19_N22
\mem|mem~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1894_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1894_combout\);

-- Location: LCCOMB_X29_Y12_N18
\mem|mem~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1895_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1895_combout\);

-- Location: LCCOMB_X31_Y12_N20
\mem|mem~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1896_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1896_combout\);

-- Location: LCCOMB_X31_Y12_N14
\mem|mem~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1897_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1897_combout\);

-- Location: LCCOMB_X30_Y17_N0
\mem|mem~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1898_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1898_combout\);

-- Location: LCCOMB_X29_Y17_N0
\mem|mem~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1899_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1899_combout\);

-- Location: LCCOMB_X28_Y18_N2
\mem|mem~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1900_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1900_combout\);

-- Location: LCCOMB_X25_Y17_N2
\mem|mem~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1901_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1901_combout\);

-- Location: LCCOMB_X29_Y16_N14
\mem|mem~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1902_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1902_combout\);

-- Location: LCCOMB_X32_Y16_N6
\mem|mem~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1903_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1903_combout\);

-- Location: LCCOMB_X28_Y11_N6
\mem|mem~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1904_combout\ = !\dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~1904_combout\);

-- Location: LCCOMB_X29_Y12_N4
\mem|mem~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1905_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1905_combout\);

-- Location: LCCOMB_X31_Y12_N28
\mem|mem~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1906_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1906_combout\);

-- Location: LCCOMB_X26_Y10_N6
\mem|mem~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1907_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1907_combout\);

-- Location: LCCOMB_X29_Y19_N12
\mem|mem~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1908_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1908_combout\);

-- Location: LCCOMB_X28_Y18_N12
\mem|mem~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1909_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1909_combout\);

-- Location: LCCOMB_X26_Y18_N28
\mem|mem~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1910_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1910_combout\);

-- Location: LCCOMB_X25_Y17_N28
\mem|mem~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1911_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1911_combout\);

-- Location: LCCOMB_X25_Y17_N6
\mem|mem~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1912_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1912_combout\);

-- Location: LCCOMB_X25_Y19_N14
\mem|mem~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1913_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1913_combout\);

-- Location: LCCOMB_X23_Y15_N6
\mem|mem~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1914_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1914_combout\);

-- Location: LCCOMB_X29_Y16_N10
\mem|mem~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1915_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1915_combout\);

-- Location: LCCOMB_X28_Y11_N26
\mem|mem~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1917_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1917_combout\);

-- Location: LCCOMB_X26_Y10_N0
\mem|mem~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1918_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1918_combout\);

-- Location: LCCOMB_X29_Y12_N8
\mem|mem~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1919_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1919_combout\);

-- Location: LCCOMB_X28_Y20_N28
\mem|mem~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1921_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1921_combout\);

-- Location: LCCOMB_X26_Y18_N30
\mem|mem~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1922_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1922_combout\);

-- Location: LCCOMB_X25_Y13_N12
\mem|mem~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1923_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1923_combout\);

-- Location: LCCOMB_X26_Y13_N6
\mem|mem~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1924_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1924_combout\);

-- Location: LCCOMB_X24_Y14_N30
\mem|mem~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1925_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1925_combout\);

-- Location: LCCOMB_X23_Y14_N6
\mem|mem~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1926_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1926_combout\);

-- Location: LCCOMB_X29_Y12_N2
\mem|mem~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1928_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1928_combout\);

-- Location: LCCOMB_X29_Y14_N26
\mem|mem~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1929_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1929_combout\);

-- Location: LCCOMB_X21_Y16_N16
\mem|mem~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1930_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1930_combout\);

-- Location: LCCOMB_X21_Y16_N26
\mem|mem~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1931_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1931_combout\);

-- Location: LCCOMB_X26_Y10_N26
\mem|mem~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1932_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1932_combout\);

-- Location: LCCOMB_X25_Y15_N16
\mem|mem~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1933_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1933_combout\);

-- Location: LCCOMB_X24_Y16_N18
\mem|mem~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1934_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1934_combout\);

-- Location: LCCOMB_X28_Y18_N6
\mem|mem~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1935_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1935_combout\);

-- Location: LCCOMB_X25_Y17_N0
\mem|mem~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1936_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1936_combout\);

-- Location: LCCOMB_X24_Y19_N8
\mem|mem~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1937_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1937_combout\);

-- Location: LCCOMB_X24_Y14_N16
\mem|mem~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1938_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1938_combout\);

-- Location: LCCOMB_X29_Y16_N26
\mem|mem~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1939_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1939_combout\);

-- Location: LCCOMB_X28_Y11_N10
\mem|mem~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1940_combout\ = !\dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~1940_combout\);

-- Location: LCCOMB_X21_Y16_N6
\mem|mem~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1941_combout\ = !\dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~1941_combout\);

-- Location: LCCOMB_X24_Y17_N30
\mem|mem~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1943_combout\ = !\dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~1943_combout\);

-- Location: LCCOMB_X24_Y17_N16
\mem|mem~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1944_combout\ = !\dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~1944_combout\);

-- Location: LCCOMB_X25_Y17_N14
\mem|mem~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1945_combout\ = !\dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~1945_combout\);

-- Location: LCCOMB_X30_Y17_N18
\mem|mem~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1946_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1946_combout\);

-- Location: LCCOMB_X29_Y17_N24
\mem|mem~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1947_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1947_combout\);

-- Location: LCCOMB_X29_Y17_N18
\mem|mem~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1948_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1948_combout\);

-- Location: LCCOMB_X21_Y16_N2
\mem|mem~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1949_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1949_combout\);

-- Location: LCCOMB_X26_Y15_N24
\mem|mem~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1950_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1950_combout\);

-- Location: LCCOMB_X24_Y17_N6
\mem|mem~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1951_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1951_combout\);

-- Location: LCCOMB_X26_Y19_N2
\mem|mem~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1952_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1952_combout\);

-- Location: LCCOMB_X25_Y19_N8
\mem|mem~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1953_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1953_combout\);

-- Location: LCCOMB_X24_Y14_N0
\mem|mem~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1954_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1954_combout\);

-- Location: LCCOMB_X23_Y14_N26
\mem|mem~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1955_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1955_combout\);

-- Location: LCCOMB_X29_Y16_N2
\mem|mem~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1956_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1956_combout\);

-- Location: LCCOMB_X32_Y16_N18
\mem|mem~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1957_combout\ = !\dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~1957_combout\);

-- Location: LCCOMB_X29_Y17_N4
\mem|mem~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1958_combout\ = !\dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~1958_combout\);

-- Location: LCCOMB_X26_Y19_N6
\mem|mem~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1959_combout\ = !\dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~1959_combout\);

-- Location: LCCOMB_X23_Y14_N22
\mem|mem~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1960_combout\ = !\dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~1960_combout\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X27_Y21_N11
\auto_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[0]~5_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X27_Y21_N10
\auto_hub|hub_info_reg|word_counter[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~5_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~6\);

-- Location: FF_X27_Y21_N19
\auto_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[4]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X27_Y21_N16
\auto_hub|hub_info_reg|word_counter[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~12\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~14\);

-- Location: LCCOMB_X27_Y21_N18
\auto_hub|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~15_combout\);

-- Location: FF_X29_Y23_N1
\auto_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][0]~q\);

-- Location: FF_X29_Y23_N7
\auto_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][3]~q\);

-- Location: FF_X29_Y23_N9
\auto_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][4]~q\);

-- Location: FF_X29_Y23_N3
\auto_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][5]~q\);

-- Location: FF_X29_Y23_N13
\auto_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][6]~q\);

-- Location: FF_X30_Y23_N1
\auto_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][7]~q\);

-- Location: FF_X26_Y23_N11
\auto_hub|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|node_ena[1]~reg0_q\);

-- Location: FF_X26_Y21_N31
\auto_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(5));

-- Location: FF_X25_Y21_N11
\auto_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X27_Y23_N10
\auto_hub|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|tdo~3_combout\);

-- Location: FF_X29_Y23_N23
\auto_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X29_Y23_N0
\auto_hub|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][0]~q\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: LCCOMB_X27_Y23_N26
\auto_hub|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: FF_X29_Y23_N27
\auto_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][2]~q\);

-- Location: FF_X29_Y23_N29
\auto_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][3]~q\);

-- Location: FF_X26_Y23_N29
\auto_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X29_Y23_N6
\auto_hub|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: FF_X29_Y23_N15
\auto_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][4]~q\);

-- Location: FF_X30_Y23_N25
\auto_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X29_Y23_N8
\auto_hub|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][4]~q\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: FF_X29_Y23_N17
\auto_hub|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][5]~q\);

-- Location: FF_X30_Y23_N3
\auto_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X29_Y23_N2
\auto_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][5]~q\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: FF_X29_Y23_N11
\auto_hub|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][6]~q\);

-- Location: FF_X30_Y23_N29
\auto_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X29_Y23_N12
\auto_hub|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][6]~q\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: FF_X29_Y23_N21
\auto_hub|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][7]~q\);

-- Location: FF_X30_Y23_N23
\auto_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(7));

-- Location: LCCOMB_X30_Y23_N0
\auto_hub|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][7]~q\,
	datac => \auto_hub|irsr_reg\(7),
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: LCCOMB_X26_Y23_N6
\auto_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X26_Y23_N8
\auto_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~0_combout\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(2),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X26_Y23_N26
\auto_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X26_Y23_N12
\auto_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X26_Y23_N10
\auto_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~2_combout\,
	datab => \auto_hub|node_ena~1_combout\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: LCCOMB_X25_Y21_N26
\auto_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(7),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y21_N30
\auto_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X27_Y21_N23
\auto_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X29_Y23_N22
\auto_hub|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X27_Y23_N12
\auto_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|irf_proc~0_combout\,
	datad => \auto_hub|Equal6~0_combout\,
	combout => \auto_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X29_Y23_N26
\auto_hub|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X29_Y23_N28
\auto_hub|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X26_Y23_N16
\auto_hub|irsr_reg[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[4]~1_combout\,
	datab => \auto_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X26_Y23_N2
\auto_hub|irsr_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|hub_mode_reg\(0),
	combout => \auto_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X26_Y23_N20
\auto_hub|irsr_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg[3]~7_combout\,
	combout => \auto_hub|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X26_Y23_N28
\auto_hub|irsr_reg[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[3]~8_combout\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irsr_reg[3]~6_combout\,
	combout => \auto_hub|irsr_reg[3]~9_combout\);

-- Location: LCCOMB_X29_Y23_N14
\auto_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X30_Y23_N24
\auto_hub|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irsr_reg~10_combout\);

-- Location: LCCOMB_X29_Y23_N16
\auto_hub|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][5]~q\,
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X30_Y23_N2
\auto_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: LCCOMB_X29_Y23_N10
\auto_hub|shadow_irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][6]~q\,
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|shadow_irf_reg~8_combout\);

-- Location: LCCOMB_X30_Y23_N28
\auto_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(7),
	combout => \auto_hub|irsr_reg~12_combout\);

-- Location: LCCOMB_X29_Y23_N20
\auto_hub|shadow_irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][7]~q\,
	datad => \auto_hub|irsr_reg\(7),
	combout => \auto_hub|shadow_irf_reg~9_combout\);

-- Location: LCCOMB_X30_Y23_N22
\auto_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][7]~q\,
	combout => \auto_hub|irsr_reg~13_combout\);

-- Location: LCCOMB_X30_Y23_N8
\auto_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X26_Y21_N22
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X27_Y21_N9
\auto_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X27_Y21_N20
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X27_Y21_N6
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X27_Y21_N22
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X26_Y21_N28
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X27_Y21_N25
\auto_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X27_Y21_N8
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X27_Y21_N26
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X27_Y21_N28
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X27_Y21_N24
\auto_hub|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X29_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X29_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X29_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X29_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X23_Y23_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: FF_X23_Y23_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: FF_X23_Y23_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: FF_X23_Y23_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: FF_X23_Y23_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: FF_X23_Y23_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: FF_X23_Y23_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LCCOMB_X29_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X29_Y22_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X29_Y22_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X29_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X29_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X21_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X21_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X21_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X21_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X21_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X21_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X21_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\);

-- Location: LCCOMB_X24_Y23_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X24_Y23_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X24_Y23_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X24_Y23_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X24_Y23_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X24_Y23_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X24_Y23_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X24_Y23_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\);

-- Location: LCCOMB_X23_Y23_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\);

-- Location: LCCOMB_X23_Y23_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\);

-- Location: LCCOMB_X23_Y23_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\);

-- Location: LCCOMB_X23_Y23_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\);

-- Location: LCCOMB_X23_Y23_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\);

-- Location: LCCOMB_X23_Y23_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\);

-- Location: LCCOMB_X23_Y23_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\);

-- Location: FF_X30_Y21_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X30_Y21_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X30_Y21_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: M9K_X33_Y17_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fu14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 34,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 34,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clk_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X31_Y21_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X31_Y21_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X31_Y21_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: FF_X31_Y21_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X31_Y21_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X31_Y21_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X32_Y21_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X32_Y21_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X32_Y21_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X32_Y21_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X32_Y21_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X32_Y21_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: FF_X32_Y21_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: LCCOMB_X31_Y21_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X31_Y21_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X31_Y21_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X31_Y21_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X31_Y21_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X31_Y21_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X31_Y21_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\);

-- Location: LCCOMB_X32_Y21_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X32_Y21_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X32_Y21_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X32_Y21_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X32_Y21_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X32_Y21_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X32_Y21_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\);

-- Location: LCCOMB_X28_Y23_N20
\auto_signaltap_0|sld_signaltap_body|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~q\,
	datab => \auto_hub|irf_reg[1][4]~q\,
	datac => \auto_hub|irf_reg[1][7]~q\,
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\);

-- Location: FF_X28_Y24_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0));

-- Location: FF_X28_Y23_N29
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LCCOMB_X28_Y23_N12
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X28_Y23_N0
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|irf_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: LCCOMB_X28_Y23_N10
\auto_signaltap_0|sld_signaltap_body|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\);

-- Location: FF_X27_Y24_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: FF_X28_Y23_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: FF_X27_Y22_N25
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X28_Y23_N22
\auto_signaltap_0|sld_signaltap_body|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X28_Y23_N24
\auto_signaltap_0|sld_signaltap_body|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datac => \auto_hub|irf_reg[1][7]~q\,
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\);

-- Location: FF_X28_Y23_N15
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X28_Y23_N14
\auto_signaltap_0|sld_signaltap_body|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\);

-- Location: FF_X25_Y23_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: FF_X28_Y24_N27
\auto_signaltap_0|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_hub|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|run~q\);

-- Location: FF_X28_Y24_N5
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X28_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\);

-- Location: LCCOMB_X28_Y24_N0
\auto_signaltap_0|sld_signaltap_body|status_load_on~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|irf_reg[1][6]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X28_Y24_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\);

-- Location: LCCOMB_X28_Y23_N28
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|node_ena[1]~reg0_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: FF_X30_Y24_N25
\auto_signaltap_0|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|reset_all~q\);

-- Location: FF_X27_Y24_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: FF_X27_Y24_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X29_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X29_Y22_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|irf_reg[1][7]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X27_Y24_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X20_Y24_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: FF_X25_Y23_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: LCCOMB_X28_Y23_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: FF_X28_Y22_N25
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X28_Y22_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X27_Y22_N3
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: FF_X27_Y22_N13
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: FF_X27_Y22_N31
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCCOMB_X27_Y22_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout\);

-- Location: FF_X27_Y22_N19
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X27_Y22_N28
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X27_Y22_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X28_Y23_N9
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCCOMB_X28_Y23_N2
\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X31_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: FF_X31_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: FF_X31_Y18_N23
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: FF_X25_Y23_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: FF_X23_Y24_N29
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: LCCOMB_X28_Y24_N2
\auto_signaltap_0|sld_signaltap_body|state_status[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: FF_X25_Y23_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: LCCOMB_X28_Y24_N26
\auto_signaltap_0|sld_signaltap_body|state_status[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X31_Y18_N16
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: FF_X25_Y23_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: FF_X25_Y23_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: FF_X25_Y23_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: FF_X25_Y23_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X23_Y23_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: FF_X25_Y23_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: FF_X25_Y23_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: FF_X24_Y23_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: FF_X24_Y23_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X23_Y23_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y23_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: FF_X23_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: FF_X23_Y23_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LCCOMB_X23_Y23_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LCCOMB_X23_Y23_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LCCOMB_X23_Y23_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LCCOMB_X23_Y23_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X25_Y23_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X23_Y24_N11
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X23_Y24_N10
\auto_signaltap_0|sld_signaltap_body|collect_data\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X28_Y24_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X28_Y24_N4
\auto_signaltap_0|sld_signaltap_body|status_register|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\);

-- Location: LCCOMB_X30_Y24_N24
\auto_signaltap_0|sld_signaltap_body|reset_all~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|clr_reg~q\,
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X27_Y24_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: FF_X27_Y24_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCCOMB_X27_Y24_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: FF_X26_Y24_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: FF_X26_Y24_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: FF_X27_Y24_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X27_Y24_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X29_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\);

-- Location: FF_X20_Y24_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: FF_X20_Y24_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X20_Y24_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCCOMB_X31_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\);

-- Location: LCCOMB_X25_Y23_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCCOMB_X25_Y23_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: FF_X25_Y23_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: LCCOMB_X23_Y23_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\);

-- Location: LCCOMB_X25_Y23_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: LCCOMB_X25_Y23_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: LCCOMB_X27_Y22_N14
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout\);

-- Location: LCCOMB_X28_Y22_N12
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X28_Y22_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

-- Location: LCCOMB_X27_Y22_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\);

-- Location: LCCOMB_X27_Y22_N12
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\);

-- Location: LCCOMB_X27_Y22_N30
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X27_Y22_N16
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X27_Y22_N11
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X27_Y22_N18
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: FF_X28_Y23_N27
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: FF_X30_Y20_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: FF_X31_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\);

-- Location: LCCOMB_X31_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: FF_X37_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\);

-- Location: FF_X37_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\);

-- Location: FF_X37_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\);

-- Location: LCCOMB_X31_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: FF_X36_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\);

-- Location: FF_X36_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\);

-- Location: FF_X36_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\);

-- Location: FF_X35_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\);

-- Location: LCCOMB_X31_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: FF_X35_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\);

-- Location: FF_X36_Y14_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\);

-- Location: FF_X34_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\);

-- Location: FF_X34_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: LCCOMB_X31_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: FF_X34_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: FF_X32_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: FF_X32_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: FF_X32_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: LCCOMB_X31_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: LCCOMB_X31_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: FF_X29_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: FF_X32_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: FF_X30_Y20_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LCCOMB_X31_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: FF_X32_Y20_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: FF_X32_Y20_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: FF_X32_Y20_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: FF_X32_Y20_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: LCCOMB_X32_Y20_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\);

-- Location: FF_X31_Y20_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: FF_X35_Y17_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: FF_X35_Y17_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: FF_X35_Y17_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: LCCOMB_X35_Y17_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\);

-- Location: FF_X35_Y20_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: FF_X35_Y20_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: FF_X35_Y20_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: FF_X35_Y20_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: LCCOMB_X35_Y20_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\);

-- Location: FF_X36_Y20_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: FF_X30_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: FF_X29_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: FF_X29_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: LCCOMB_X30_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\);

-- Location: LCCOMB_X31_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\);

-- Location: LCCOMB_X31_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\);

-- Location: FF_X31_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X31_Y18_N22
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\,
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: LCCOMB_X25_Y23_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X21_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: FF_X21_Y24_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: FF_X21_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: FF_X21_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LCCOMB_X21_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: FF_X21_Y24_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: FF_X21_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: FF_X21_Y24_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LCCOMB_X21_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X25_Y23_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X25_Y23_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: LCCOMB_X25_Y23_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: LCCOMB_X25_Y23_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: LCCOMB_X25_Y23_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: LCCOMB_X25_Y23_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: LCCOMB_X25_Y23_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: LCCOMB_X25_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: LCCOMB_X24_Y23_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: LCCOMB_X24_Y23_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: FF_X28_Y23_N19
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: FF_X28_Y23_N5
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: FF_X28_Y23_N31
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: FF_X28_Y23_N7
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: FF_X23_Y24_N9
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2));

-- Location: FF_X28_Y24_N15
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X28_Y24_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X27_Y24_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X27_Y24_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCCOMB_X27_Y24_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: FF_X26_Y24_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: FF_X26_Y24_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: LCCOMB_X27_Y24_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: FF_X24_Y23_N31
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: FF_X25_Y23_N11
\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0));

-- Location: FF_X25_Y23_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LCCOMB_X29_Y21_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datab => \auto_hub|irf_reg[1][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: LCCOMB_X25_Y23_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X20_Y24_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: FF_X20_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X20_Y24_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X20_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCCOMB_X23_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: FF_X27_Y22_N5
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X27_Y22_N22
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X28_Y22_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X27_Y22_N10
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

-- Location: FF_X30_Y20_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X31_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|run~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X37_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100));

-- Location: FF_X37_Y18_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33));

-- Location: FF_X37_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99));

-- Location: FF_X37_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101));

-- Location: FF_X37_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\);

-- Location: FF_X37_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97));

-- Location: FF_X37_Y18_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32));

-- Location: FF_X37_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96));

-- Location: FF_X37_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98));

-- Location: FF_X37_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\);

-- Location: FF_X37_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94));

-- Location: FF_X37_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31));

-- Location: FF_X36_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93));

-- Location: FF_X37_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95));

-- Location: FF_X37_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\);

-- Location: FF_X36_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91));

-- Location: FF_X36_Y18_N11
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30));

-- Location: FF_X36_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90));

-- Location: FF_X36_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92));

-- Location: FF_X36_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\);

-- Location: FF_X36_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88));

-- Location: FF_X36_Y18_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29));

-- Location: FF_X36_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87));

-- Location: FF_X36_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89));

-- Location: FF_X36_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\);

-- Location: FF_X35_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85));

-- Location: FF_X36_Y15_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28));

-- Location: FF_X35_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84));

-- Location: FF_X36_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86));

-- Location: FF_X36_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\);

-- Location: FF_X35_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82));

-- Location: FF_X35_Y18_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27));

-- Location: FF_X35_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81));

-- Location: FF_X35_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83));

-- Location: FF_X35_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\);

-- Location: FF_X35_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: FF_X35_Y18_N15
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26));

-- Location: FF_X35_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: FF_X35_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: FF_X35_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\);

-- Location: FF_X35_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: FF_X36_Y14_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25));

-- Location: FF_X34_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: FF_X35_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: FF_X36_Y14_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\);

-- Location: FF_X34_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: FF_X34_Y18_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24));

-- Location: FF_X34_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: FF_X34_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: FF_X34_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\);

-- Location: FF_X34_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: FF_X34_Y18_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23));

-- Location: FF_X34_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: FF_X34_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: FF_X34_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: FF_X34_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: FF_X34_Y13_N9
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22));

-- Location: FF_X32_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: FF_X34_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: FF_X34_Y13_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: FF_X32_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: FF_X32_Y18_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21));

-- Location: FF_X32_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: FF_X32_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: FF_X32_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: FF_X32_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: FF_X32_Y18_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20));

-- Location: FF_X32_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: FF_X32_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: FF_X32_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: FF_X32_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: FF_X36_Y13_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19));

-- Location: FF_X32_Y20_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: FF_X32_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: FF_X36_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: FF_X29_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: FF_X29_Y18_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2));

-- Location: FF_X29_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: FF_X29_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: FF_X29_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: FF_X30_Y20_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: FF_X32_Y12_N9
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1));

-- Location: FF_X31_Y20_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: FF_X29_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: FF_X32_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: FF_X30_Y20_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: FF_X30_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0));

-- Location: FF_X30_Y20_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: FF_X30_Y20_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: FF_X30_Y20_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: FF_X32_Y20_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: FF_X32_Y20_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18));

-- Location: FF_X32_Y20_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: FF_X32_Y20_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: FF_X32_Y20_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: FF_X32_Y20_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: FF_X32_Y20_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17));

-- Location: FF_X32_Y20_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: FF_X32_Y20_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: FF_X32_Y20_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: FF_X31_Y20_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: FF_X31_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \clk~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16));

-- Location: FF_X31_Y20_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: FF_X31_Y20_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: FF_X31_Y20_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: FF_X31_Y20_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: FF_X31_Y20_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15));

-- Location: FF_X31_Y20_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: FF_X31_Y20_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: FF_X31_Y20_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: FF_X31_Y20_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: FF_X36_Y11_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14));

-- Location: FF_X31_Y20_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: FF_X31_Y20_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: FF_X31_Y20_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: FF_X35_Y17_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: FF_X35_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13));

-- Location: FF_X35_Y17_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: FF_X35_Y17_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: FF_X35_Y17_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: FF_X35_Y17_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: FF_X35_Y17_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12));

-- Location: FF_X35_Y17_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: FF_X35_Y17_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: FF_X35_Y17_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: FF_X35_Y17_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: FF_X35_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11));

-- Location: FF_X35_Y20_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: FF_X35_Y17_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: FF_X35_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: FF_X35_Y20_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: FF_X35_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10));

-- Location: FF_X35_Y20_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: FF_X35_Y20_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: FF_X35_Y20_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: FF_X35_Y20_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: FF_X35_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9));

-- Location: FF_X35_Y20_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: FF_X35_Y20_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: FF_X35_Y20_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: FF_X36_Y20_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: FF_X36_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8));

-- Location: FF_X36_Y20_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: FF_X36_Y20_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: FF_X36_Y20_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: FF_X36_Y20_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: FF_X36_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7));

-- Location: FF_X36_Y20_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: FF_X36_Y20_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: FF_X36_Y20_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: FF_X36_Y20_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: FF_X36_Y20_N15
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6));

-- Location: FF_X36_Y20_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: FF_X36_Y20_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: FF_X36_Y20_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: FF_X30_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: FF_X30_Y18_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5));

-- Location: FF_X30_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: FF_X30_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: FF_X30_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: FF_X29_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: FF_X35_Y14_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4));

-- Location: FF_X29_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: FF_X30_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: FF_X35_Y14_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: FF_X29_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: FF_X29_Y18_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3));

-- Location: FF_X29_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: FF_X29_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: FF_X29_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: FF_X30_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X21_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: LCCOMB_X21_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: LCCOMB_X21_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCCOMB_X21_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: LCCOMB_X21_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: LCCOMB_X21_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: FF_X23_Y24_N5
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1));

-- Location: FF_X28_Y24_N9
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X28_Y24_N14
\auto_signaltap_0|sld_signaltap_body|status_register|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X27_Y24_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X27_Y24_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCCOMB_X27_Y24_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: FF_X26_Y24_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: FF_X26_Y24_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: LCCOMB_X27_Y24_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: FF_X23_Y24_N25
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCCOMB_X31_Y21_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|reset_all~q\,
	datab => \auto_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\);

-- Location: LCCOMB_X31_Y21_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][7]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\);

-- Location: LCCOMB_X29_Y22_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X20_Y24_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: FF_X20_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X20_Y24_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X27_Y22_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\);

-- Location: FF_X30_Y20_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: FF_X31_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X23_Y24_N1
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0));

-- Location: FF_X28_Y24_N11
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X28_Y24_N8
\auto_signaltap_0|sld_signaltap_body|status_register|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X27_Y24_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X27_Y24_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCCOMB_X27_Y24_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: FF_X26_Y24_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: FF_X26_Y24_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: LCCOMB_X27_Y24_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: FF_X23_Y24_N27
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: FF_X23_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: FF_X20_Y24_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: FF_X20_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X20_Y24_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: FF_X30_Y20_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: FF_X31_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: FF_X28_Y24_N21
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X28_Y24_N10
\auto_signaltap_0|sld_signaltap_body|status_register|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X27_Y24_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: FF_X27_Y24_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCCOMB_X27_Y24_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: FF_X26_Y24_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: FF_X26_Y24_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: LCCOMB_X27_Y24_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: FF_X24_Y24_N9
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: FF_X23_Y24_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: FF_X20_Y24_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: FF_X20_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X20_Y24_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: FF_X30_Y20_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: FF_X28_Y24_N23
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X28_Y24_N20
\auto_signaltap_0|sld_signaltap_body|status_register|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X27_Y24_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: FF_X27_Y24_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LCCOMB_X27_Y24_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: FF_X26_Y24_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: FF_X26_Y24_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: LCCOMB_X27_Y24_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: FF_X24_Y24_N11
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: FF_X23_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: FF_X20_Y24_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: FF_X20_Y24_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X20_Y24_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: FF_X30_Y20_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: FF_X28_Y24_N17
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X28_Y24_N22
\auto_signaltap_0|sld_signaltap_body|status_register|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X28_Y21_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X28_Y21_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X27_Y24_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: FF_X26_Y24_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: FF_X26_Y24_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: LCCOMB_X27_Y24_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: FF_X24_Y24_N29
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: FF_X23_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: FF_X20_Y24_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: FF_X20_Y24_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X20_Y24_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: FF_X30_Y20_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: FF_X28_Y24_N19
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X28_Y24_N16
\auto_signaltap_0|sld_signaltap_body|status_register|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X28_Y21_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X28_Y21_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCCOMB_X28_Y21_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: FF_X29_Y21_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: FF_X29_Y21_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: LCCOMB_X28_Y21_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: FF_X24_Y24_N15
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: FF_X23_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: FF_X20_Y24_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCCOMB_X20_Y24_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: FF_X30_Y20_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: FF_X28_Y24_N29
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X28_Y24_N18
\auto_signaltap_0|sld_signaltap_body|status_register|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X28_Y21_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X28_Y21_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X28_Y21_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: FF_X29_Y21_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: FF_X29_Y21_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: LCCOMB_X28_Y21_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: FF_X24_Y24_N25
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: FF_X23_Y24_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: FF_X24_Y24_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCCOMB_X20_Y24_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: FF_X30_Y20_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: FF_X28_Y24_N31
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X28_Y24_N28
\auto_signaltap_0|sld_signaltap_body|status_register|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X28_Y21_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X28_Y21_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X28_Y21_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: FF_X29_Y21_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: FF_X29_Y21_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: LCCOMB_X28_Y21_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: FF_X25_Y23_N9
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: FF_X23_Y23_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X24_Y24_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCCOMB_X24_Y24_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: FF_X29_Y24_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X28_Y24_N30
\auto_signaltap_0|sld_signaltap_body|status_register|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X28_Y21_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X28_Y21_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCCOMB_X28_Y21_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: FF_X29_Y21_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: FF_X29_Y21_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: LCCOMB_X28_Y21_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: FF_X25_Y24_N1
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: FF_X24_Y24_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCCOMB_X24_Y24_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: FF_X29_Y24_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X29_Y24_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X28_Y21_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X28_Y21_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X28_Y21_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: FF_X29_Y21_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: FF_X29_Y21_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: LCCOMB_X28_Y21_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: FF_X21_Y24_N31
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: FF_X24_Y24_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LCCOMB_X24_Y24_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: FF_X29_Y24_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X29_Y24_N2
\auto_signaltap_0|sld_signaltap_body|status_register|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X28_Y21_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X28_Y21_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X28_Y21_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: FF_X26_Y24_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: FF_X26_Y24_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: LCCOMB_X28_Y21_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: FF_X25_Y24_N11
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: FF_X24_Y24_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCCOMB_X24_Y24_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: FF_X29_Y24_N7
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X29_Y24_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X28_Y21_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X28_Y21_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: FF_X29_Y21_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: FF_X29_Y21_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: LCCOMB_X28_Y21_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: FF_X25_Y24_N21
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X32_Y17_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LCCOMB_X24_Y24_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: FF_X29_Y24_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X29_Y24_N6
\auto_signaltap_0|sld_signaltap_body|status_register|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X29_Y21_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: FF_X29_Y21_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: LCCOMB_X28_Y21_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: FF_X25_Y24_N7
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: FF_X32_Y17_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCCOMB_X31_Y21_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\);

-- Location: LCCOMB_X31_Y21_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y21_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\);

-- Location: LCCOMB_X32_Y17_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: LCCOMB_X29_Y24_N0
\auto_signaltap_0|sld_signaltap_body|status_register|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\);

-- Location: FF_X25_Y24_N9
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: FF_X32_Y17_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X32_Y17_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

-- Location: FF_X37_Y10_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LCCOMB_X31_Y21_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\);

-- Location: FF_X32_Y17_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: LCCOMB_X32_Y17_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

-- Location: FF_X32_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: FF_X37_Y10_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: LCCOMB_X31_Y21_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|reset_all~q\,
	datad => \auto_hub|irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X31_Y21_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X32_Y17_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: LCCOMB_X32_Y17_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\);

-- Location: FF_X37_Y10_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: FF_X32_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: FF_X37_Y10_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: FF_X32_Y17_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: LCCOMB_X32_Y17_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\);

-- Location: FF_X35_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: FF_X37_Y10_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: FF_X32_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: FF_X37_Y10_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: FF_X32_Y17_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: LCCOMB_X32_Y17_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\);

-- Location: FF_X35_Y14_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: FF_X35_Y13_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: FF_X37_Y10_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: FF_X32_Y12_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: FF_X37_Y10_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0));

-- Location: FF_X32_Y17_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: LCCOMB_X32_Y17_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\);

-- Location: FF_X30_Y18_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: FF_X35_Y14_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: FF_X35_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: FF_X37_Y10_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: FF_X32_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1));

-- Location: FF_X32_Y17_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LCCOMB_X32_Y17_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\);

-- Location: FF_X37_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: FF_X30_Y18_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: FF_X35_Y14_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: FF_X35_Y13_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X37_Y10_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2));

-- Location: FF_X32_Y17_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: LCCOMB_X32_Y17_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\);

-- Location: FF_X36_Y17_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: FF_X37_Y11_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: FF_X30_Y18_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X35_Y14_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: FF_X35_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3));

-- Location: FF_X32_Y17_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: LCCOMB_X32_Y17_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\);

-- Location: FF_X37_Y11_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: FF_X36_Y17_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: FF_X37_Y11_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: FF_X30_Y18_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X35_Y14_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4));

-- Location: FF_X32_Y17_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: LCCOMB_X32_Y17_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\);

-- Location: FF_X36_Y17_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: FF_X37_Y11_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: FF_X37_Y10_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: FF_X37_Y11_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: FF_X30_Y18_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5));

-- Location: FF_X32_Y17_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: LCCOMB_X32_Y17_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\);

-- Location: FF_X32_Y12_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: FF_X36_Y17_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: FF_X37_Y11_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: FF_X37_Y10_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: FF_X37_Y11_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6));

-- Location: FF_X32_Y17_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: LCCOMB_X32_Y17_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\);

-- Location: FF_X35_Y16_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: FF_X32_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: FF_X36_Y17_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: FF_X37_Y11_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: FF_X37_Y10_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7));

-- Location: FF_X32_Y17_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: LCCOMB_X32_Y17_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\);

-- Location: FF_X36_Y17_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: FF_X35_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: FF_X32_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: FF_X37_Y11_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: FF_X37_Y11_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8));

-- Location: FF_X32_Y17_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: LCCOMB_X32_Y17_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\);

-- Location: FF_X36_Y17_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: FF_X35_Y13_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: FF_X35_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: FF_X32_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: FF_X37_Y11_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9));

-- Location: FF_X34_Y17_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: LCCOMB_X32_Y17_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\);

-- Location: FF_X36_Y11_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: FF_X36_Y17_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: FF_X35_Y13_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: FF_X35_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X32_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10));

-- Location: FF_X34_Y17_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: LCCOMB_X34_Y17_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\);

-- Location: FF_X36_Y11_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: FF_X36_Y11_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: FF_X36_Y17_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: FF_X35_Y13_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: FF_X35_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11));

-- Location: FF_X34_Y17_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: LCCOMB_X34_Y17_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\);

-- Location: FF_X32_Y11_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: FF_X36_Y11_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: FF_X36_Y11_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: FF_X35_Y14_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: FF_X35_Y13_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12));

-- Location: FF_X34_Y17_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: LCCOMB_X34_Y17_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\);

-- Location: FF_X35_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: FF_X32_Y11_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: FF_X36_Y11_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: FF_X36_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X35_Y14_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg7\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13));

-- Location: FF_X34_Y17_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: LCCOMB_X34_Y17_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\);

-- Location: FF_X36_Y14_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: FF_X35_Y13_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: FF_X32_Y11_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: FF_X36_Y11_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: FF_X36_Y11_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14));

-- Location: FF_X34_Y17_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: LCCOMB_X34_Y17_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\);

-- Location: FF_X36_Y13_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: FF_X36_Y14_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: FF_X35_Y13_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: FF_X32_Y11_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: FF_X36_Y11_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15));

-- Location: FF_X34_Y17_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: LCCOMB_X34_Y17_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\);

-- Location: FF_X36_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: FF_X36_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X36_Y14_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: FF_X35_Y13_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: FF_X32_Y11_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \clk~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16));

-- Location: FF_X34_Y17_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: LCCOMB_X34_Y17_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\);

-- Location: FF_X35_Y14_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: FF_X36_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X36_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: FF_X36_Y14_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: FF_X35_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17));

-- Location: FF_X34_Y17_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24));

-- Location: LCCOMB_X34_Y17_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\);

-- Location: FF_X34_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: FF_X35_Y14_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: FF_X36_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: FF_X36_Y13_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: FF_X36_Y14_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18));

-- Location: FF_X34_Y17_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25));

-- Location: LCCOMB_X34_Y17_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\);

-- Location: FF_X34_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: FF_X34_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: FF_X35_Y14_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: FF_X36_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: FF_X36_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19));

-- Location: FF_X34_Y17_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26));

-- Location: LCCOMB_X34_Y17_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\);

-- Location: FF_X36_Y9_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\);

-- Location: FF_X34_Y13_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: FF_X34_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: FF_X35_Y14_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: FF_X36_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20));

-- Location: FF_X34_Y17_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27));

-- Location: LCCOMB_X34_Y17_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\);

-- Location: FF_X36_Y14_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

-- Location: FF_X36_Y9_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\);

-- Location: FF_X34_Y13_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: FF_X34_Y13_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: FF_X35_Y14_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21));

-- Location: FF_X34_Y17_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28));

-- Location: LCCOMB_X34_Y17_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\);

-- Location: FF_X36_Y17_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\);

-- Location: FF_X36_Y14_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\);

-- Location: FF_X36_Y9_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\);

-- Location: FF_X34_Y13_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: FF_X34_Y13_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22));

-- Location: FF_X34_Y17_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29));

-- Location: LCCOMB_X34_Y17_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\);

-- Location: FF_X36_Y13_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\);

-- Location: FF_X36_Y17_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\);

-- Location: FF_X36_Y14_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\);

-- Location: FF_X36_Y9_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\);

-- Location: FF_X34_Y13_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(23));

-- Location: FF_X34_Y17_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30));

-- Location: LCCOMB_X34_Y17_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\);

-- Location: FF_X36_Y17_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\);

-- Location: FF_X36_Y13_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\);

-- Location: FF_X36_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\);

-- Location: FF_X36_Y14_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\);

-- Location: FF_X36_Y9_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(24));

-- Location: FF_X34_Y17_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31));

-- Location: LCCOMB_X34_Y17_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\);

-- Location: FF_X37_Y17_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\);

-- Location: FF_X36_Y17_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\);

-- Location: FF_X36_Y13_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\);

-- Location: FF_X36_Y17_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\);

-- Location: FF_X36_Y14_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(25));

-- Location: FF_X34_Y20_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32));

-- Location: LCCOMB_X34_Y17_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\);

-- Location: FF_X36_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\);

-- Location: FF_X37_Y17_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\);

-- Location: FF_X36_Y15_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\);

-- Location: FF_X36_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\);

-- Location: FF_X36_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(26));

-- Location: FF_X34_Y20_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33));

-- Location: LCCOMB_X34_Y20_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\);

-- Location: FF_X37_Y17_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\);

-- Location: FF_X36_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\);

-- Location: FF_X37_Y17_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\);

-- Location: FF_X36_Y15_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\);

-- Location: FF_X36_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(27));

-- Location: LCCOMB_X34_Y20_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\);

-- Location: FF_X37_Y17_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\);

-- Location: FF_X37_Y17_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\);

-- Location: FF_X36_Y12_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\);

-- Location: FF_X37_Y17_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\);

-- Location: FF_X36_Y15_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(28));

-- Location: FF_X34_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\);

-- Location: FF_X37_Y17_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\);

-- Location: FF_X37_Y17_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\);

-- Location: FF_X36_Y12_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\);

-- Location: FF_X37_Y17_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(29));

-- Location: FF_X34_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\);

-- Location: FF_X37_Y17_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\);

-- Location: FF_X37_Y17_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\);

-- Location: FF_X36_Y12_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \dp|regFile|rg2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(30));

-- Location: FF_X34_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\);

-- Location: FF_X37_Y17_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\);

-- Location: FF_X37_Y17_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(31));

-- Location: FF_X34_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\);

-- Location: FF_X37_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(32));

-- Location: FF_X34_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(33));

-- Location: LCCOMB_X27_Y22_N8
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout\);

-- Location: LCCOMB_X27_Y22_N26
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~17_combout\);

-- Location: LCCOMB_X27_Y22_N20
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout\);

-- Location: LCCOMB_X23_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: LCCOMB_X27_Y22_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout\);

-- Location: LCCOMB_X29_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X29_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X30_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y20_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X36_Y20_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y20_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y20_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y20_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y20_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y20_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y20_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y20_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y20_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y17_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y17_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y17_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y17_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y17_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y17_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X31_Y20_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X31_Y20_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X31_Y20_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y20_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X31_Y20_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y20_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X32_Y20_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y20_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X32_Y20_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y20_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X30_Y20_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y20_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X30_Y20_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y12_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X29_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X32_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X32_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X32_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X34_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X34_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X34_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X34_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X34_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X34_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X36_Y14_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X36_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X36_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X36_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X37_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X37_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X37_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X37_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X37_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X37_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y24_N28
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: LCCOMB_X31_Y21_N30
\auto_signaltap_0|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: IOIBUF_X27_Y0_N22
\clk_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: CLKCTRL_G10
\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: CLKCTRL_G18
\clk_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X36_Y14_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N16
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N16
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[32]~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N2
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[33]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N20
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N8
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg2\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N22
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N22
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N20
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N26
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N16
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N8
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N20
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N14
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rg7\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N6
\mem|mem~291feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~291feeder_combout\ = \dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~291feeder_combout\);

-- Location: LCCOMB_X26_Y18_N22
\mem|mem~179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~179feeder_combout\ = \dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~179feeder_combout\);

-- Location: LCCOMB_X30_Y16_N14
\mem|mem~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~691feeder_combout\ = \dp|regFile|rdDataB[3]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[3]~16_combout\,
	combout => \mem|mem~691feeder_combout\);

-- Location: LCCOMB_X28_Y10_N10
\mem|mem~293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~293feeder_combout\ = \dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~293feeder_combout\);

-- Location: LCCOMB_X28_Y11_N0
\mem|mem~837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~837feeder_combout\ = \dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~837feeder_combout\);

-- Location: LCCOMB_X32_Y16_N0
\mem|mem~805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~805feeder_combout\ = \dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~805feeder_combout\);

-- Location: LCCOMB_X28_Y10_N16
\mem|mem~292feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~292feeder_combout\ = \dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~292feeder_combout\);

-- Location: LCCOMB_X26_Y18_N20
\mem|mem~182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~182feeder_combout\ = \dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~182feeder_combout\);

-- Location: LCCOMB_X26_Y11_N10
\mem|mem~262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~262feeder_combout\ = \dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~262feeder_combout\);

-- Location: LCCOMB_X28_Y10_N20
\mem|mem~294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~294feeder_combout\ = \dp|regFile|rdDataB[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[6]~31_combout\,
	combout => \mem|mem~294feeder_combout\);

-- Location: LCCOMB_X26_Y11_N30
\mem|mem~263feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~263feeder_combout\ = \dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~263feeder_combout\);

-- Location: LCCOMB_X28_Y19_N16
\mem|mem~695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~695feeder_combout\ = \dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~695feeder_combout\);

-- Location: LCCOMB_X28_Y18_N16
\mem|mem~647feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~647feeder_combout\ = \dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~647feeder_combout\);

-- Location: LCCOMB_X32_Y14_N18
\mem|mem~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~871feeder_combout\ = \dp|regFile|rdDataB[7]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[7]~36_combout\,
	combout => \mem|mem~871feeder_combout\);

-- Location: LCCOMB_X32_Y15_N22
\mem|mem~776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~776feeder_combout\ = \dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~776feeder_combout\);

-- Location: LCCOMB_X28_Y18_N30
\mem|mem~136feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~136feeder_combout\ = \dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~136feeder_combout\);

-- Location: LCCOMB_X28_Y18_N28
\mem|mem~648feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~648feeder_combout\ = \dp|regFile|rdDataB[8]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[8]~41_combout\,
	combout => \mem|mem~648feeder_combout\);

-- Location: LCCOMB_X26_Y18_N18
\mem|mem~185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~185feeder_combout\ = \dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~185feeder_combout\);

-- Location: LCCOMB_X28_Y10_N26
\mem|mem~297feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~297feeder_combout\ = \dp|regFile|rdDataB[9]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[9]~46_combout\,
	combout => \mem|mem~297feeder_combout\);

-- Location: LCCOMB_X25_Y11_N20
\mem|mem~1018feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1018feeder_combout\ = \dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1018feeder_combout\);

-- Location: LCCOMB_X28_Y10_N12
\mem|mem~298feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~298feeder_combout\ = \dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~298feeder_combout\);

-- Location: LCCOMB_X28_Y19_N18
\mem|mem~282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~282feeder_combout\ = \dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~282feeder_combout\);

-- Location: LCCOMB_X28_Y19_N8
\mem|mem~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~698feeder_combout\ = \dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~698feeder_combout\);

-- Location: LCCOMB_X31_Y12_N6
\mem|mem~587feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~587feeder_combout\ = \dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~587feeder_combout\);

-- Location: LCCOMB_X28_Y10_N14
\mem|mem~299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~299feeder_combout\ = \dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~299feeder_combout\);

-- Location: LCCOMB_X28_Y10_N8
\mem|mem~300feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~300feeder_combout\ = \dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~300feeder_combout\);

-- Location: LCCOMB_X28_Y19_N22
\mem|mem~284feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~284feeder_combout\ = \dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~284feeder_combout\);

-- Location: LCCOMB_X28_Y19_N20
\mem|mem~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~700feeder_combout\ = \dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~700feeder_combout\);

-- Location: LCCOMB_X24_Y19_N18
\mem|mem~12feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~12feeder_combout\ = \dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~12feeder_combout\);

-- Location: LCCOMB_X26_Y18_N24
\mem|mem~188feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~188feeder_combout\ = \dp|regFile|rdDataB[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[12]~61_combout\,
	combout => \mem|mem~188feeder_combout\);

-- Location: LCCOMB_X28_Y12_N8
\mem|mem~637feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~637feeder_combout\ = \dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~637feeder_combout\);

-- Location: LCCOMB_X28_Y12_N30
\mem|mem~589feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~589feeder_combout\ = \dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~589feeder_combout\);

-- Location: LCCOMB_X28_Y12_N18
\mem|mem~590feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~590feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~590feeder_combout\);

-- Location: LCCOMB_X24_Y11_N18
\mem|mem~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~830feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~830feeder_combout\);

-- Location: LCCOMB_X28_Y10_N28
\mem|mem~302feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~302feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~302feeder_combout\);

-- Location: LCCOMB_X27_Y13_N24
\mem|mem~318feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~318feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~318feeder_combout\);

-- Location: LCCOMB_X26_Y18_N12
\mem|mem~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~190feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~190feeder_combout\);

-- Location: LCCOMB_X25_Y18_N8
\mem|mem~494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~494feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~494feeder_combout\);

-- Location: LCCOMB_X28_Y18_N18
\mem|mem~654feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~654feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~654feeder_combout\);

-- Location: LCCOMB_X28_Y18_N4
\mem|mem~142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~142feeder_combout\ = \dp|regFile|rdDataB[14]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[14]~71_combout\,
	combout => \mem|mem~142feeder_combout\);

-- Location: LCCOMB_X28_Y12_N16
\mem|mem~639feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~639feeder_combout\ = \dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~639feeder_combout\);

-- Location: LCCOMB_X28_Y12_N14
\mem|mem~591feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~591feeder_combout\ = \dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~591feeder_combout\);

-- Location: LCCOMB_X29_Y19_N8
\mem|mem~479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~479feeder_combout\ = \dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~479feeder_combout\);

-- Location: LCCOMB_X32_Y16_N30
\mem|mem~815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~815feeder_combout\ = \dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~815feeder_combout\);

-- Location: LCCOMB_X34_Y14_N16
\mem|mem~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~463feeder_combout\ = \dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~463feeder_combout\);

-- Location: LCCOMB_X28_Y10_N30
\mem|mem~303feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~303feeder_combout\ = \dp|regFile|rdDataB[15]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[15]~76_combout\,
	combout => \mem|mem~303feeder_combout\);

-- Location: LCCOMB_X26_Y17_N16
\mem|mem~272feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~272feeder_combout\ = \dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~272feeder_combout\);

-- Location: LCCOMB_X26_Y18_N0
\mem|mem~176feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~176feeder_combout\ = \dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~176feeder_combout\);

-- Location: LCCOMB_X23_Y15_N26
\mem|mem~193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~193feeder_combout\ = \dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~193feeder_combout\);

-- Location: LCCOMB_X32_Y15_N30
\mem|mem~833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~833feeder_combout\ = \dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~833feeder_combout\);

-- Location: LCCOMB_X28_Y10_N2
\mem|mem~289feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~289feeder_combout\ = \dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~289feeder_combout\);

-- Location: LCCOMB_X23_Y15_N12
\mem|mem~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~194feeder_combout\ = \dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~194feeder_combout\);

-- Location: LCCOMB_X26_Y18_N4
\mem|mem~178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~178feeder_combout\ = \dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~178feeder_combout\);

-- Location: LCCOMB_X28_Y10_N4
\mem|mem~290feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~290feeder_combout\ = \dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~290feeder_combout\);

-- Location: LCCOMB_X27_Y24_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N8
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCCOMB_X25_Y24_N0
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N30
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y24_N10
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X25_Y24_N6
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N26
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N30
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N4
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N24
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N26
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N10
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N28
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N14
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N24
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\);

-- Location: LCCOMB_X37_Y10_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\);

-- Location: LCCOMB_X37_Y11_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\);

-- Location: LCCOMB_X37_Y11_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: LCCOMB_X37_Y11_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y11_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\);

-- Location: LCCOMB_X37_Y11_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\);

-- Location: LCCOMB_X37_Y11_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\);

-- Location: LCCOMB_X32_Y11_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\);

-- Location: LCCOMB_X32_Y11_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\);

-- Location: LCCOMB_X32_Y11_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\);

-- Location: LCCOMB_X32_Y11_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\);

-- Location: LCCOMB_X35_Y13_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\);

-- Location: LCCOMB_X36_Y9_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\);

-- Location: LCCOMB_X36_Y9_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\);

-- Location: LCCOMB_X36_Y14_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout\);

-- Location: LCCOMB_X36_Y9_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reset~input_o\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N0
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: IOOBUF_X53_Y13_N9
\rg0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(0),
	devoe => ww_devoe,
	o => ww_rg0(0));

-- Location: IOOBUF_X53_Y9_N16
\rg0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(1),
	devoe => ww_devoe,
	o => ww_rg0(1));

-- Location: IOOBUF_X53_Y9_N23
\rg0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(2),
	devoe => ww_devoe,
	o => ww_rg0(2));

-- Location: IOOBUF_X14_Y0_N16
\rg0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(3),
	devoe => ww_devoe,
	o => ww_rg0(3));

-- Location: IOOBUF_X53_Y30_N9
\rg0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(4),
	devoe => ww_devoe,
	o => ww_rg0(4));

-- Location: IOOBUF_X53_Y22_N9
\rg0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(5),
	devoe => ww_devoe,
	o => ww_rg0(5));

-- Location: IOOBUF_X0_Y24_N16
\rg0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(6),
	devoe => ww_devoe,
	o => ww_rg0(6));

-- Location: IOOBUF_X5_Y0_N16
\rg0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(7),
	devoe => ww_devoe,
	o => ww_rg0(7));

-- Location: IOOBUF_X0_Y24_N23
\rg0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(8),
	devoe => ww_devoe,
	o => ww_rg0(8));

-- Location: IOOBUF_X3_Y0_N2
\rg0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(9),
	devoe => ww_devoe,
	o => ww_rg0(9));

-- Location: IOOBUF_X23_Y34_N23
\rg0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(10),
	devoe => ww_devoe,
	o => ww_rg0(10));

-- Location: IOOBUF_X43_Y0_N16
\rg0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(11),
	devoe => ww_devoe,
	o => ww_rg0(11));

-- Location: IOOBUF_X1_Y34_N2
\rg0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(12),
	devoe => ww_devoe,
	o => ww_rg0(12));

-- Location: IOOBUF_X34_Y0_N16
\rg0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(13),
	devoe => ww_devoe,
	o => ww_rg0(13));

-- Location: IOOBUF_X0_Y4_N23
\rg0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(14),
	devoe => ww_devoe,
	o => ww_rg0(14));

-- Location: IOOBUF_X16_Y0_N23
\rg0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg0\(15),
	devoe => ww_devoe,
	o => ww_rg0(15));

-- Location: IOOBUF_X53_Y6_N16
\rg1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(0),
	devoe => ww_devoe,
	o => ww_rg1(0));

-- Location: IOOBUF_X43_Y34_N23
\rg1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(1),
	devoe => ww_devoe,
	o => ww_rg1(1));

-- Location: IOOBUF_X38_Y0_N2
\rg1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(2),
	devoe => ww_devoe,
	o => ww_rg1(2));

-- Location: IOOBUF_X49_Y34_N2
\rg1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(3),
	devoe => ww_devoe,
	o => ww_rg1(3));

-- Location: IOOBUF_X40_Y34_N2
\rg1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(4),
	devoe => ww_devoe,
	o => ww_rg1(4));

-- Location: IOOBUF_X45_Y34_N9
\rg1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(5),
	devoe => ww_devoe,
	o => ww_rg1(5));

-- Location: IOOBUF_X0_Y12_N9
\rg1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(6),
	devoe => ww_devoe,
	o => ww_rg1(6));

-- Location: IOOBUF_X16_Y34_N16
\rg1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(7),
	devoe => ww_devoe,
	o => ww_rg1(7));

-- Location: IOOBUF_X29_Y0_N2
\rg1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(8),
	devoe => ww_devoe,
	o => ww_rg1(8));

-- Location: IOOBUF_X5_Y0_N23
\rg1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(9),
	devoe => ww_devoe,
	o => ww_rg1(9));

-- Location: IOOBUF_X0_Y23_N23
\rg1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(10),
	devoe => ww_devoe,
	o => ww_rg1(10));

-- Location: IOOBUF_X53_Y9_N9
\rg1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(11),
	devoe => ww_devoe,
	o => ww_rg1(11));

-- Location: IOOBUF_X20_Y34_N16
\rg1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(12),
	devoe => ww_devoe,
	o => ww_rg1(12));

-- Location: IOOBUF_X1_Y0_N16
\rg1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(13),
	devoe => ww_devoe,
	o => ww_rg1(13));

-- Location: IOOBUF_X0_Y23_N2
\rg1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(14),
	devoe => ww_devoe,
	o => ww_rg1(14));

-- Location: IOOBUF_X11_Y0_N16
\rg1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg1\(15),
	devoe => ww_devoe,
	o => ww_rg1(15));

-- Location: IOOBUF_X45_Y34_N16
\rg2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(0),
	devoe => ww_devoe,
	o => ww_rg2(0));

-- Location: IOOBUF_X53_Y24_N23
\rg2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(1),
	devoe => ww_devoe,
	o => ww_rg2(1));

-- Location: IOOBUF_X53_Y21_N23
\rg2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(2),
	devoe => ww_devoe,
	o => ww_rg2(2));

-- Location: IOOBUF_X16_Y34_N2
\rg2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(3),
	devoe => ww_devoe,
	o => ww_rg2(3));

-- Location: IOOBUF_X49_Y0_N9
\rg2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(4),
	devoe => ww_devoe,
	o => ww_rg2(4));

-- Location: IOOBUF_X53_Y16_N9
\rg2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(5),
	devoe => ww_devoe,
	o => ww_rg2(5));

-- Location: IOOBUF_X53_Y26_N23
\rg2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(6),
	devoe => ww_devoe,
	o => ww_rg2(6));

-- Location: IOOBUF_X47_Y34_N23
\rg2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(7),
	devoe => ww_devoe,
	o => ww_rg2(7));

-- Location: IOOBUF_X38_Y34_N16
\rg2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(8),
	devoe => ww_devoe,
	o => ww_rg2(8));

-- Location: IOOBUF_X53_Y20_N23
\rg2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(9),
	devoe => ww_devoe,
	o => ww_rg2(9));

-- Location: IOOBUF_X34_Y34_N2
\rg2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(10),
	devoe => ww_devoe,
	o => ww_rg2(10));

-- Location: IOOBUF_X14_Y34_N23
\rg2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(11),
	devoe => ww_devoe,
	o => ww_rg2(11));

-- Location: IOOBUF_X31_Y34_N9
\rg2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(12),
	devoe => ww_devoe,
	o => ww_rg2(12));

-- Location: IOOBUF_X9_Y34_N23
\rg2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(13),
	devoe => ww_devoe,
	o => ww_rg2(13));

-- Location: IOOBUF_X0_Y11_N9
\rg2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(14),
	devoe => ww_devoe,
	o => ww_rg2(14));

-- Location: IOOBUF_X53_Y15_N9
\rg2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg2\(15),
	devoe => ww_devoe,
	o => ww_rg2(15));

-- Location: IOOBUF_X43_Y34_N16
\rg3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(0),
	devoe => ww_devoe,
	o => ww_rg3(0));

-- Location: IOOBUF_X53_Y14_N9
\rg3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(1),
	devoe => ww_devoe,
	o => ww_rg3(1));

-- Location: IOOBUF_X40_Y34_N9
\rg3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(2),
	devoe => ww_devoe,
	o => ww_rg3(2));

-- Location: IOOBUF_X36_Y0_N9
\rg3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(3),
	devoe => ww_devoe,
	o => ww_rg3(3));

-- Location: IOOBUF_X53_Y22_N2
\rg3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(4),
	devoe => ww_devoe,
	o => ww_rg3(4));

-- Location: IOOBUF_X36_Y0_N23
\rg3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(5),
	devoe => ww_devoe,
	o => ww_rg3(5));

-- Location: IOOBUF_X0_Y12_N2
\rg3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(6),
	devoe => ww_devoe,
	o => ww_rg3(6));

-- Location: IOOBUF_X51_Y34_N16
\rg3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(7),
	devoe => ww_devoe,
	o => ww_rg3(7));

-- Location: IOOBUF_X0_Y5_N23
\rg3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(8),
	devoe => ww_devoe,
	o => ww_rg3(8));

-- Location: IOOBUF_X0_Y15_N2
\rg3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(9),
	devoe => ww_devoe,
	o => ww_rg3(9));

-- Location: IOOBUF_X0_Y15_N9
\rg3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(10),
	devoe => ww_devoe,
	o => ww_rg3(10));

-- Location: IOOBUF_X53_Y12_N2
\rg3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(11),
	devoe => ww_devoe,
	o => ww_rg3(11));

-- Location: IOOBUF_X53_Y8_N23
\rg3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(12),
	devoe => ww_devoe,
	o => ww_rg3(12));

-- Location: IOOBUF_X0_Y26_N16
\rg3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(13),
	devoe => ww_devoe,
	o => ww_rg3(13));

-- Location: IOOBUF_X20_Y0_N2
\rg3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(14),
	devoe => ww_devoe,
	o => ww_rg3(14));

-- Location: IOOBUF_X38_Y0_N9
\rg3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg3\(15),
	devoe => ww_devoe,
	o => ww_rg3(15));

-- Location: IOOBUF_X38_Y34_N2
\rg4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(0),
	devoe => ww_devoe,
	o => ww_rg4(0));

-- Location: IOOBUF_X40_Y0_N16
\rg4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(1),
	devoe => ww_devoe,
	o => ww_rg4(1));

-- Location: IOOBUF_X40_Y0_N23
\rg4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(2),
	devoe => ww_devoe,
	o => ww_rg4(2));

-- Location: IOOBUF_X53_Y6_N23
\rg4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(3),
	devoe => ww_devoe,
	o => ww_rg4(3));

-- Location: IOOBUF_X53_Y10_N16
\rg4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(4),
	devoe => ww_devoe,
	o => ww_rg4(4));

-- Location: IOOBUF_X34_Y0_N2
\rg4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(5),
	devoe => ww_devoe,
	o => ww_rg4(5));

-- Location: IOOBUF_X5_Y0_N9
\rg4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(6),
	devoe => ww_devoe,
	o => ww_rg4(6));

-- Location: IOOBUF_X14_Y0_N2
\rg4[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(7),
	devoe => ww_devoe,
	o => ww_rg4(7));

-- Location: IOOBUF_X5_Y34_N16
\rg4[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(8),
	devoe => ww_devoe,
	o => ww_rg4(8));

-- Location: IOOBUF_X16_Y0_N16
\rg4[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(9),
	devoe => ww_devoe,
	o => ww_rg4(9));

-- Location: IOOBUF_X7_Y34_N9
\rg4[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(10),
	devoe => ww_devoe,
	o => ww_rg4(10));

-- Location: IOOBUF_X25_Y0_N16
\rg4[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(11),
	devoe => ww_devoe,
	o => ww_rg4(11));

-- Location: IOOBUF_X0_Y23_N16
\rg4[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(12),
	devoe => ww_devoe,
	o => ww_rg4(12));

-- Location: IOOBUF_X0_Y11_N2
\rg4[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(13),
	devoe => ww_devoe,
	o => ww_rg4(13));

-- Location: IOOBUF_X14_Y0_N23
\rg4[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(14),
	devoe => ww_devoe,
	o => ww_rg4(14));

-- Location: IOOBUF_X45_Y0_N23
\rg4[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg4\(15),
	devoe => ww_devoe,
	o => ww_rg4(15));

-- Location: IOOBUF_X45_Y34_N2
\rg5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(0),
	devoe => ww_devoe,
	o => ww_rg5(0));

-- Location: IOOBUF_X0_Y4_N16
\rg5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(1),
	devoe => ww_devoe,
	o => ww_rg5(1));

-- Location: IOOBUF_X43_Y0_N23
\rg5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(2),
	devoe => ww_devoe,
	o => ww_rg5(2));

-- Location: IOOBUF_X45_Y0_N16
\rg5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(3),
	devoe => ww_devoe,
	o => ww_rg5(3));

-- Location: IOOBUF_X51_Y34_N9
\rg5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(4),
	devoe => ww_devoe,
	o => ww_rg5(4));

-- Location: IOOBUF_X0_Y7_N9
\rg5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(5),
	devoe => ww_devoe,
	o => ww_rg5(5));

-- Location: IOOBUF_X7_Y34_N16
\rg5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(6),
	devoe => ww_devoe,
	o => ww_rg5(6));

-- Location: IOOBUF_X3_Y34_N2
\rg5[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(7),
	devoe => ww_devoe,
	o => ww_rg5(7));

-- Location: IOOBUF_X18_Y0_N9
\rg5[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(8),
	devoe => ww_devoe,
	o => ww_rg5(8));

-- Location: IOOBUF_X53_Y11_N9
\rg5[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(9),
	devoe => ww_devoe,
	o => ww_rg5(9));

-- Location: IOOBUF_X5_Y0_N2
\rg5[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(10),
	devoe => ww_devoe,
	o => ww_rg5(10));

-- Location: IOOBUF_X47_Y0_N23
\rg5[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(11),
	devoe => ww_devoe,
	o => ww_rg5(11));

-- Location: IOOBUF_X20_Y34_N9
\rg5[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(12),
	devoe => ww_devoe,
	o => ww_rg5(12));

-- Location: IOOBUF_X34_Y34_N9
\rg5[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(13),
	devoe => ww_devoe,
	o => ww_rg5(13));

-- Location: IOOBUF_X11_Y34_N2
\rg5[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(14),
	devoe => ww_devoe,
	o => ww_rg5(14));

-- Location: IOOBUF_X14_Y34_N16
\rg5[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg5\(15),
	devoe => ww_devoe,
	o => ww_rg5(15));

-- Location: IOOBUF_X14_Y0_N9
\rg6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(0),
	devoe => ww_devoe,
	o => ww_rg6(0));

-- Location: IOOBUF_X0_Y10_N23
\rg6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(1),
	devoe => ww_devoe,
	o => ww_rg6(1));

-- Location: IOOBUF_X11_Y0_N23
\rg6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(2),
	devoe => ww_devoe,
	o => ww_rg6(2));

-- Location: IOOBUF_X0_Y7_N2
\rg6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(3),
	devoe => ww_devoe,
	o => ww_rg6(3));

-- Location: IOOBUF_X1_Y0_N2
\rg6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(4),
	devoe => ww_devoe,
	o => ww_rg6(4));

-- Location: IOOBUF_X7_Y0_N9
\rg6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(5),
	devoe => ww_devoe,
	o => ww_rg6(5));

-- Location: IOOBUF_X20_Y0_N9
\rg6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(6),
	devoe => ww_devoe,
	o => ww_rg6(6));

-- Location: IOOBUF_X18_Y34_N2
\rg6[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(7),
	devoe => ww_devoe,
	o => ww_rg6(7));

-- Location: IOOBUF_X0_Y6_N16
\rg6[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(8),
	devoe => ww_devoe,
	o => ww_rg6(8));

-- Location: IOOBUF_X1_Y0_N9
\rg6[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(9),
	devoe => ww_devoe,
	o => ww_rg6(9));

-- Location: IOOBUF_X1_Y0_N23
\rg6[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(10),
	devoe => ww_devoe,
	o => ww_rg6(10));

-- Location: IOOBUF_X0_Y8_N23
\rg6[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(11),
	devoe => ww_devoe,
	o => ww_rg6(11));

-- Location: IOOBUF_X53_Y7_N9
\rg6[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(12),
	devoe => ww_devoe,
	o => ww_rg6(12));

-- Location: IOOBUF_X53_Y11_N2
\rg6[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(13),
	devoe => ww_devoe,
	o => ww_rg6(13));

-- Location: IOOBUF_X49_Y0_N2
\rg6[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(14),
	devoe => ww_devoe,
	o => ww_rg6(14));

-- Location: IOOBUF_X34_Y34_N16
\rg6[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg6\(15),
	devoe => ww_devoe,
	o => ww_rg6(15));

-- Location: IOOBUF_X9_Y34_N9
\rg7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(0),
	devoe => ww_devoe,
	o => ww_rg7(0));

-- Location: IOOBUF_X53_Y20_N16
\rg7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(1),
	devoe => ww_devoe,
	o => ww_rg7(1));

-- Location: IOOBUF_X51_Y34_N2
\rg7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(2),
	devoe => ww_devoe,
	o => ww_rg7(2));

-- Location: IOOBUF_X53_Y30_N2
\rg7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(3),
	devoe => ww_devoe,
	o => ww_rg7(3));

-- Location: IOOBUF_X53_Y25_N2
\rg7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(4),
	devoe => ww_devoe,
	o => ww_rg7(4));

-- Location: IOOBUF_X36_Y0_N16
\rg7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(5),
	devoe => ww_devoe,
	o => ww_rg7(5));

-- Location: IOOBUF_X34_Y0_N23
\rg7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(6),
	devoe => ww_devoe,
	o => ww_rg7(6));

-- Location: IOOBUF_X29_Y34_N16
\rg7[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(7),
	devoe => ww_devoe,
	o => ww_rg7(7));

-- Location: IOOBUF_X51_Y34_N23
\rg7[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(8),
	devoe => ww_devoe,
	o => ww_rg7(8));

-- Location: IOOBUF_X18_Y0_N23
\rg7[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(9),
	devoe => ww_devoe,
	o => ww_rg7(9));

-- Location: IOOBUF_X16_Y34_N9
\rg7[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(10),
	devoe => ww_devoe,
	o => ww_rg7(10));

-- Location: IOOBUF_X18_Y34_N23
\rg7[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(11),
	devoe => ww_devoe,
	o => ww_rg7(11));

-- Location: IOOBUF_X23_Y34_N16
\rg7[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(12),
	devoe => ww_devoe,
	o => ww_rg7(12));

-- Location: IOOBUF_X49_Y34_N9
\rg7[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(13),
	devoe => ww_devoe,
	o => ww_rg7(13));

-- Location: IOOBUF_X31_Y34_N2
\rg7[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(14),
	devoe => ww_devoe,
	o => ww_rg7(14));

-- Location: IOOBUF_X20_Y34_N23
\rg7[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dp|regFile|rg7\(15),
	devoe => ww_devoe,
	o => ww_rg7(15));

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X53_Y14_N1
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: IOIBUF_X0_Y16_N8
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: LCCOMB_X30_Y8_N30
\con|state~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~50_combout\ = (\con|state.sw_execute~q\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.sw_execute~q\,
	datac => \reset~input_o\,
	combout => \con|state~50_combout\);

-- Location: FF_X30_Y8_N31
\con|state.i_type_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.i_type_store~q\);

-- Location: LCCOMB_X30_Y8_N10
\con|state~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~44_combout\ = (\con|Equal0~2_combout\ & (\con|state.decode~q\ & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~2_combout\,
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	combout => \con|state~44_combout\);

-- Location: FF_X30_Y8_N11
\con|state.SM1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.SM1~q\);

-- Location: LCCOMB_X30_Y7_N22
\con|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr24~0_combout\ = (!\con|state.i_type_load~q\ & (!\con|state.LM1~q\ & !\con|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.i_type_load~q\,
	datac => \con|state.LM1~q\,
	datad => \con|state.SM1~q\,
	combout => \con|WideOr24~0_combout\);

-- Location: LCCOMB_X30_Y10_N10
\con|WideOr24\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr24~combout\ = (\con|state.i_type_store~q\) # ((\con|state.lw_execute~q\) # (!\con|WideOr24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.i_type_store~q\,
	datac => \con|WideOr24~0_combout\,
	datad => \con|state.lw_execute~q\,
	combout => \con|WideOr24~combout\);

-- Location: LCCOMB_X29_Y8_N12
\con|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~7_combout\ = (!\dp|ir|out\(12) & (!\dp|ir|out\(15) & (!\dp|ir|out\(14) & \dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~7_combout\);

-- Location: LCCOMB_X29_Y8_N30
\con|state~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~56_combout\ = (\con|next_state~0_combout\ & (\con|state.decode~q\ & (\reset~input_o\ & \con|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|next_state~0_combout\,
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	datad => \con|Equal0~7_combout\,
	combout => \con|state~56_combout\);

-- Location: FF_X29_Y8_N31
\con|state.nanda\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.nanda~q\);

-- Location: LCCOMB_X29_Y8_N24
\con|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~0_combout\ = (!\dp|ir|out\(12) & (\dp|ir|out\(15) & (\dp|ir|out\(14) & !\dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y8_N8
\con|state~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~36_combout\ = (\con|state.decode~q\ & (\reset~input_o\ & \con|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	datad => \con|Equal0~0_combout\,
	combout => \con|state~36_combout\);

-- Location: FF_X29_Y8_N9
\con|state.branch_compare\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.branch_compare~q\);

-- Location: LCCOMB_X32_Y9_N24
\con|state~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~37_combout\ = (\con|state.branch_compare~q\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state.branch_compare~q\,
	datad => \reset~input_o\,
	combout => \con|state~37_combout\);

-- Location: FF_X32_Y9_N25
\con|state.br_check\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.br_check~q\);

-- Location: LCCOMB_X32_Y9_N18
\con|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr14~0_combout\ = (!\con|state.branch_compare~q\ & !\con|state.br_check~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state.branch_compare~q\,
	datad => \con|state.br_check~q\,
	combout => \con|WideOr14~0_combout\);

-- Location: LCCOMB_X31_Y9_N28
\con|alu_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|alu_op[1]~0_combout\ = (!\con|state.lhi_execute~q\ & !\con|state.nanda~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datad => \con|state.nanda~q\,
	combout => \con|alu_op[1]~0_combout\);

-- Location: LCCOMB_X30_Y7_N0
\con|state~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~40_combout\ = (\reset~input_o\ & ((\con|state.SM1~q\) # ((\dp|encoder|out_en~1_combout\ & \con|state.SM2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|out_en~1_combout\,
	datab => \con|state.SM1~q\,
	datac => \con|state.SM2~q\,
	datad => \reset~input_o\,
	combout => \con|state~40_combout\);

-- Location: FF_X30_Y7_N1
\con|state.SM2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.SM2~q\);

-- Location: LCCOMB_X30_Y7_N20
\con|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr18~0_combout\ = (\con|state.LM2~q\) # (\con|state.SM2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM2~q\,
	datad => \con|state.SM2~q\,
	combout => \con|WideOr18~0_combout\);

-- Location: LCCOMB_X30_Y8_N16
\con|state~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~53_combout\ = (\con|state.jmp_add~q\ & (!\dp|ir|out\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.jmp_add~q\,
	datab => \dp|ir|out\(12),
	datac => \reset~input_o\,
	combout => \con|state~53_combout\);

-- Location: FF_X30_Y8_N17
\con|state.jmp_store_pc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.jmp_store_pc~q\);

-- Location: FF_X30_Y11_N9
\con|state.0000000000000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.0000000000000000~q\);

-- Location: LCCOMB_X30_Y11_N14
\con|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr15~0_combout\ = (!\con|state.br_yes~q\ & (!\con|state.jmp_store_pc~q\ & (\con|state.0000000000000000~q\ & !\con|state.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.br_yes~q\,
	datab => \con|state.jmp_store_pc~q\,
	datac => \con|state.0000000000000000~q\,
	datad => \con|state.read~q\,
	combout => \con|WideOr15~0_combout\);

-- Location: LCCOMB_X30_Y11_N24
\con|WideOr18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr18~1_combout\ = ((\con|WideOr18~0_combout\) # ((\con|state.sw_execute~q\) # (!\con|WideOr15~0_combout\))) # (!\con|WideOr14~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr14~1_combout\,
	datab => \con|WideOr18~0_combout\,
	datac => \con|WideOr15~0_combout\,
	datad => \con|state.sw_execute~q\,
	combout => \con|WideOr18~1_combout\);

-- Location: LCCOMB_X29_Y8_N10
\con|state~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~38_combout\ = (!\dp|ir|out\(14) & (!\dp|ir|out\(13) & (\reset~input_o\ & \con|state.decode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(14),
	datab => \dp|ir|out\(13),
	datac => \reset~input_o\,
	datad => \con|state.decode~q\,
	combout => \con|state~38_combout\);

-- Location: LCCOMB_X30_Y9_N16
\con|state~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~39_combout\ = (\dp|ir|out\(15) & \con|state~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|ir|out\(15),
	datad => \con|state~38_combout\,
	combout => \con|state~39_combout\);

-- Location: FF_X30_Y9_N17
\con|state.jmp_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.jmp_add~q\);

-- Location: LCCOMB_X30_Y11_N8
\con|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr17~0_combout\ = (!\con|state.decode~q\ & (!\con|state.jlr~q\ & (\con|state.0000000000000000~q\ & !\con|state.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.decode~q\,
	datab => \con|state.jlr~q\,
	datac => \con|state.0000000000000000~q\,
	datad => \con|state.read~q\,
	combout => \con|WideOr17~0_combout\);

-- Location: LCCOMB_X30_Y9_N0
\con|WideOr16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr16~1_combout\ = ((\con|state.jmp_add~q\) # ((!\con|WideOr17~0_combout\) # (!\con|WideOr12~0_combout\))) # (!\con|WideOr16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr16~0_combout\,
	datab => \con|state.jmp_add~q\,
	datac => \con|WideOr12~0_combout\,
	datad => \con|WideOr17~0_combout\,
	combout => \con|WideOr16~1_combout\);

-- Location: LCCOMB_X30_Y11_N18
\con|WideOr15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr15~1_combout\ = (\con|state.jmp_store_pc~q\) # (\con|state.read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.jmp_store_pc~q\,
	datad => \con|state.read~q\,
	combout => \con|WideOr15~1_combout\);

-- Location: LCCOMB_X30_Y11_N28
\con|WideOr15\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr15~combout\ = (\con|state.br_yes~q\) # ((\con|WideOr15~1_combout\) # ((\con|state.jmp_add~q\) # (!\con|state.0000000000000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.br_yes~q\,
	datab => \con|WideOr15~1_combout\,
	datac => \con|state.0000000000000000~q\,
	datad => \con|state.jmp_add~q\,
	combout => \con|WideOr15~combout\);

-- Location: LCCOMB_X31_Y8_N18
\mem|dataout[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[8]~39_combout\ = (\mem|mem~1401_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1401_combout\,
	datab => \con|state.lhi_execute~q\,
	datac => \con|state.LM2~q\,
	datad => \con|WideOr12~1_combout\,
	combout => \mem|dataout[8]~39_combout\);

-- Location: FF_X31_Y8_N19
\dp|ir|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[8]~39_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(8));

-- Location: LCCOMB_X30_Y11_N16
\con|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector4~0_combout\ = (\con|state.jmp_add~q\) # ((\con|state.lw_execute~q\) # (\con|state.read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.jmp_add~q\,
	datac => \con|state.lw_execute~q\,
	datad => \con|state.read~q\,
	combout => \con|Selector4~0_combout\);

-- Location: LCCOMB_X30_Y7_N16
\con|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector4~3_combout\ = (\con|Selector4~0_combout\) # (((\dp|encoder|out_en~1_combout\ & \con|state.LM2~q\)) # (!\con|Selector4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|out_en~1_combout\,
	datab => \con|Selector4~0_combout\,
	datac => \con|Selector4~2_combout\,
	datad => \con|state.LM2~q\,
	combout => \con|Selector4~3_combout\);

-- Location: LCCOMB_X30_Y11_N6
\con|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr20~0_combout\ = (!\con|state.adi_execute~q\ & (!\con|state.lw_execute~q\ & (!\con|state.i_type_store~q\ & !\con|state.jmp_add~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.adi_execute~q\,
	datab => \con|state.lw_execute~q\,
	datac => \con|state.i_type_store~q\,
	datad => \con|state.jmp_add~q\,
	combout => \con|WideOr20~0_combout\);

-- Location: LCCOMB_X30_Y9_N2
\con|WideOr20\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr20~combout\ = ((\con|WideOr18~0_combout\) # ((\con|state.lhi_execute~q\) # (!\con|WideOr20~0_combout\))) # (!\con|WideOr24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~0_combout\,
	datab => \con|WideOr18~0_combout\,
	datac => \con|state.lhi_execute~q\,
	datad => \con|WideOr20~0_combout\,
	combout => \con|WideOr20~combout\);

-- Location: LCCOMB_X30_Y9_N20
\con|WideOr19\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr19~combout\ = ((\con|state.regw_frm_aluout~q\) # (!\con|WideOr20~0_combout\)) # (!\con|WideOr19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr19~0_combout\,
	datac => \con|state.regw_frm_aluout~q\,
	datad => \con|WideOr20~0_combout\,
	combout => \con|WideOr19~combout\);

-- Location: LCCOMB_X30_Y9_N10
\con|WideOr17\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr17~combout\ = ((\con|state.jmp_add~q\) # ((\con|WideOr18~0_combout\) # (!\con|WideOr17~0_combout\))) # (!\con|WideOr24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~0_combout\,
	datab => \con|state.jmp_add~q\,
	datac => \con|WideOr18~0_combout\,
	datad => \con|WideOr17~0_combout\,
	combout => \con|WideOr17~combout\);

-- Location: LCCOMB_X30_Y10_N24
\con|WideOr23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr23~2_combout\ = (\con|WideOr24~0_combout\ & (!\con|WideOr18~0_combout\ & (!\con|state.i_type_store~q\ & !\con|state.lw_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~0_combout\,
	datab => \con|WideOr18~0_combout\,
	datac => \con|state.i_type_store~q\,
	datad => \con|state.lw_execute~q\,
	combout => \con|WideOr23~2_combout\);

-- Location: LCCOMB_X31_Y11_N30
\mem|dataout[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[7]~38_combout\ = (\mem|mem~1359_combout\ & ((\con|state.LM2~q\) # ((\con|WideOr12~1_combout\) # (\con|state.lhi_execute~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1359_combout\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \con|state.lhi_execute~q\,
	combout => \mem|dataout[7]~38_combout\);

-- Location: FF_X31_Y11_N31
\dp|ir|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[7]~38_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(7));

-- Location: LCCOMB_X31_Y11_N18
\dp|mux4B_C|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4B_C|Mux1~0_combout\ = (\con|WideOr27~combout\ & (\con|WideOr26~0_combout\)) # (!\con|WideOr27~combout\ & ((\con|WideOr26~0_combout\ & (\dp|ir|out\(7))) # (!\con|WideOr26~0_combout\ & ((\dp|ir|out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr27~combout\,
	datab => \con|WideOr26~0_combout\,
	datac => \dp|ir|out\(7),
	datad => \dp|ir|out\(10),
	combout => \dp|mux4B_C|Mux1~0_combout\);

-- Location: FF_X32_Y9_N17
\dp|aluOutReg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(3));

-- Location: LCCOMB_X32_Y11_N24
\dp|mux_after_mdr|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux12~0_combout\ = (\con|WideOr23~combout\ & (((\con|memtoreg\(0)) # (\mem|dataout[3]~35_combout\)))) # (!\con|WideOr23~combout\ & (\dp|alu1|Add0~110_combout\ & (!\con|memtoreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \dp|alu1|Add0~110_combout\,
	datac => \con|memtoreg\(0),
	datad => \mem|dataout[3]~35_combout\,
	combout => \dp|mux_after_mdr|Mux12~0_combout\);

-- Location: LCCOMB_X32_Y11_N30
\dp|mux_after_mdr|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux12~1_combout\ = (\con|memtoreg\(0) & ((\dp|mux_after_mdr|Mux12~0_combout\ & ((\dp|aluOutReg|out\(3)))) # (!\dp|mux_after_mdr|Mux12~0_combout\ & (\dp|ir|out\(3))))) # (!\con|memtoreg\(0) & (((\dp|mux_after_mdr|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(3),
	datab => \con|memtoreg\(0),
	datac => \dp|aluOutReg|out\(3),
	datad => \dp|mux_after_mdr|Mux12~0_combout\,
	combout => \dp|mux_after_mdr|Mux12~1_combout\);

-- Location: LCCOMB_X30_Y8_N12
\dp|encoder|din~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~12_combout\ = (\dp|encoder|din\(2) & (\con|WideOr12~0_combout\ & ((\dp|encoder|dout[0]~5_combout\) # (!\dp|encoder|dout[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|dout[1]~2_combout\,
	datab => \dp|encoder|din\(2),
	datac => \con|WideOr12~0_combout\,
	datad => \dp|encoder|dout[0]~5_combout\,
	combout => \dp|encoder|din~12_combout\);

-- Location: LCCOMB_X30_Y9_N28
\mem|dataout[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[9]~40_combout\ = (\mem|mem~1443_combout\ & ((\con|WideOr12~1_combout\) # ((\con|state.LM2~q\) # (\con|state.lhi_execute~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1443_combout\,
	datab => \con|WideOr12~1_combout\,
	datac => \con|state.LM2~q\,
	datad => \con|state.lhi_execute~q\,
	combout => \mem|dataout[9]~40_combout\);

-- Location: FF_X30_Y9_N29
\dp|ir|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[9]~40_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(9));

-- Location: LCCOMB_X31_Y11_N10
\dp|mux4B_C|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4B_C|Mux2~0_combout\ = (\con|WideOr27~combout\ & ((\con|WideOr26~0_combout\) # ((\dp|encoder|dout[0]~5_combout\)))) # (!\con|WideOr27~combout\ & (!\con|WideOr26~0_combout\ & ((\dp|ir|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr27~combout\,
	datab => \con|WideOr26~0_combout\,
	datac => \dp|encoder|dout[0]~5_combout\,
	datad => \dp|ir|out\(9),
	combout => \dp|mux4B_C|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y8_N8
\mem|dataout[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[6]~47_combout\ = (\mem|mem~1317_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1317_combout\,
	datab => \con|state.lhi_execute~q\,
	datac => \con|state.LM2~q\,
	datad => \con|WideOr12~1_combout\,
	combout => \mem|dataout[6]~47_combout\);

-- Location: FF_X31_Y8_N9
\dp|ir|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[6]~47_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(6));

-- Location: LCCOMB_X34_Y11_N12
\dp|mux4B_C|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4B_C|Mux2~1_combout\ = (\con|WideOr26~0_combout\ & ((\dp|mux4B_C|Mux2~0_combout\ & ((\dp|ir|out\(3)))) # (!\dp|mux4B_C|Mux2~0_combout\ & (\dp|ir|out\(6))))) # (!\con|WideOr26~0_combout\ & (\dp|mux4B_C|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr26~0_combout\,
	datab => \dp|mux4B_C|Mux2~0_combout\,
	datac => \dp|ir|out\(6),
	datad => \dp|ir|out\(3),
	combout => \dp|mux4B_C|Mux2~1_combout\);

-- Location: LCCOMB_X30_Y9_N30
\dp|mux_after_ir|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_ir|Mux0~1_combout\ = (\dp|mux_after_ir|Mux0~0_combout\) # ((!\con|WideOr20~combout\ & \dp|ir|out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_ir|Mux0~0_combout\,
	datab => \con|WideOr20~combout\,
	datad => \dp|ir|out\(5),
	combout => \dp|mux_after_ir|Mux0~1_combout\);

-- Location: LCCOMB_X36_Y11_N8
\dp|regFile|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~7_combout\ = (\dp|mux_after_ir|Mux1~1_combout\ & (\con|Selector4~3_combout\ & (\dp|mux_after_ir|Mux2~1_combout\ & \dp|mux_after_ir|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_ir|Mux1~1_combout\,
	datab => \con|Selector4~3_combout\,
	datac => \dp|mux_after_ir|Mux2~1_combout\,
	datad => \dp|mux_after_ir|Mux0~1_combout\,
	combout => \dp|regFile|Decoder0~7_combout\);

-- Location: FF_X37_Y11_N17
\dp|regFile|rg7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux13~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(2));

-- Location: LCCOMB_X35_Y11_N14
\dp|regFile|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~6_combout\ = (!\dp|mux_after_ir|Mux2~1_combout\ & (\con|Selector4~3_combout\ & (\dp|mux_after_ir|Mux1~1_combout\ & \dp|mux_after_ir|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_ir|Mux2~1_combout\,
	datab => \con|Selector4~3_combout\,
	datac => \dp|mux_after_ir|Mux1~1_combout\,
	datad => \dp|mux_after_ir|Mux0~1_combout\,
	combout => \dp|regFile|Decoder0~6_combout\);

-- Location: FF_X36_Y10_N3
\dp|regFile|rg6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux13~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(2));

-- Location: LCCOMB_X36_Y10_N2
\dp|regFile|rdDataB[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[2]~10_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg6\(2)) # (\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg4\(2) & ((!\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg4\(2),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(2),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[2]~10_combout\);

-- Location: LCCOMB_X37_Y11_N16
\dp|regFile|rdDataB[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[2]~11_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[2]~10_combout\ & ((\dp|regFile|rg7\(2)))) # (!\dp|regFile|rdDataB[2]~10_combout\ & (\dp|regFile|rg5\(2))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(2),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(2),
	datad => \dp|regFile|rdDataB[2]~10_combout\,
	combout => \dp|regFile|rdDataB[2]~11_combout\);

-- Location: LCCOMB_X29_Y12_N20
\dp|regFile|rdDataB[2]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[2]~79_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[2]~11_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux0~1_combout\,
	datab => \dp|regFile|rdDataB[2]~9_combout\,
	datad => \dp|regFile|rdDataB[2]~11_combout\,
	combout => \dp|regFile|rdDataB[2]~79_combout\);

-- Location: LCCOMB_X30_Y7_N26
\con|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector3~0_combout\ = (\con|state.i_type_store~q\) # ((\con|state.SM2~q\ & \dp|encoder|out_en~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.SM2~q\,
	datac => \con|state.i_type_store~q\,
	datad => \dp|encoder|out_en~1_combout\,
	combout => \con|Selector3~0_combout\);

-- Location: LCCOMB_X32_Y9_N4
\con|WideOr23\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr23~combout\ = ((\con|state.branch_compare~q\) # (\con|state.br_check~q\)) # (!\con|WideOr23~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~2_combout\,
	datac => \con|state.branch_compare~q\,
	datad => \con|state.br_check~q\,
	combout => \con|WideOr23~combout\);

-- Location: LCCOMB_X32_Y11_N18
\dp|mux_after_mdr|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux11~0_combout\ = (\con|memtoreg\(0) & (((\con|WideOr23~combout\) # (\dp|ir|out\(4))))) # (!\con|memtoreg\(0) & (\dp|alu1|Add0~114_combout\ & (!\con|WideOr23~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~114_combout\,
	datab => \con|memtoreg\(0),
	datac => \con|WideOr23~combout\,
	datad => \dp|ir|out\(4),
	combout => \dp|mux_after_mdr|Mux11~0_combout\);

-- Location: LCCOMB_X36_Y11_N22
\dp|regFile|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~1_combout\ = (!\dp|mux_after_ir|Mux1~1_combout\ & (\con|Selector4~3_combout\ & (\dp|mux_after_ir|Mux2~1_combout\ & !\dp|mux_after_ir|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_ir|Mux1~1_combout\,
	datab => \con|Selector4~3_combout\,
	datac => \dp|mux_after_ir|Mux2~1_combout\,
	datad => \dp|mux_after_ir|Mux0~1_combout\,
	combout => \dp|regFile|Decoder0~1_combout\);

-- Location: FF_X37_Y12_N1
\dp|regFile|rg1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux11~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(4));

-- Location: LCCOMB_X35_Y11_N10
\dp|regFile|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~0_combout\ = (!\dp|mux_after_ir|Mux2~1_combout\ & (\con|Selector4~3_combout\ & (!\dp|mux_after_ir|Mux1~1_combout\ & !\dp|mux_after_ir|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_ir|Mux2~1_combout\,
	datab => \con|Selector4~3_combout\,
	datac => \dp|mux_after_ir|Mux1~1_combout\,
	datad => \dp|mux_after_ir|Mux0~1_combout\,
	combout => \dp|regFile|Decoder0~0_combout\);

-- Location: FF_X32_Y11_N1
\dp|regFile|rg0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux11~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(4));

-- Location: LCCOMB_X37_Y12_N4
\dp|regFile|rdDataB[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[4]~24_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg1\(4))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg0\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg1\(4),
	datac => \dp|regFile|rg0\(4),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[4]~24_combout\);

-- Location: LCCOMB_X37_Y12_N22
\dp|regFile|rdDataB[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[4]~25_combout\ = (\dp|regFile|rdDataB[4]~24_combout\ & (((\dp|regFile|rg3\(4)) # (!\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|regFile|rdDataB[4]~24_combout\ & (\dp|regFile|rg2\(4) & ((\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg2\(4),
	datab => \dp|regFile|rdDataB[4]~24_combout\,
	datac => \dp|regFile|rg3\(4),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[4]~25_combout\);

-- Location: FF_X35_Y10_N1
\dp|regFile|rg5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux11~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(4));

-- Location: FF_X32_Y12_N17
\dp|regFile|rg7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux11~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(4));

-- Location: LCCOMB_X36_Y9_N0
\dp|regFile|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~4_combout\ = (\con|Selector4~3_combout\ & (!\dp|mux_after_ir|Mux2~1_combout\ & (\dp|mux_after_ir|Mux0~1_combout\ & !\dp|mux_after_ir|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector4~3_combout\,
	datab => \dp|mux_after_ir|Mux2~1_combout\,
	datac => \dp|mux_after_ir|Mux0~1_combout\,
	datad => \dp|mux_after_ir|Mux1~1_combout\,
	combout => \dp|regFile|Decoder0~4_combout\);

-- Location: FF_X36_Y10_N1
\dp|regFile|rg4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux11~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(4));

-- Location: LCCOMB_X36_Y10_N0
\dp|regFile|rdDataB[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[4]~22_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg6\(4))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(4),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg4\(4),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[4]~22_combout\);

-- Location: LCCOMB_X32_Y12_N16
\dp|regFile|rdDataB[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[4]~23_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[4]~22_combout\ & ((\dp|regFile|rg7\(4)))) # (!\dp|regFile|rdDataB[4]~22_combout\ & (\dp|regFile|rg5\(4))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[4]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rg5\(4),
	datac => \dp|regFile|rg7\(4),
	datad => \dp|regFile|rdDataB[4]~22_combout\,
	combout => \dp|regFile|rdDataB[4]~23_combout\);

-- Location: LCCOMB_X31_Y12_N24
\dp|regFile|rdDataB[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[4]~26_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[4]~23_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[4]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[4]~25_combout\,
	datad => \dp|regFile|rdDataB[4]~23_combout\,
	combout => \dp|regFile|rdDataB[4]~26_combout\);

-- Location: LCCOMB_X32_Y10_N28
\dp|big_mux_before_alu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux11~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & ((\dp|ir|out\(4)))) # (!\con|WideOr18~1_combout\ & (\dp|regFile|rdDataB[4]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr18~1_combout\,
	datab => \dp|regFile|rdDataB[4]~26_combout\,
	datac => \dp|ir|out\(4),
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux11~0_combout\);

-- Location: LCCOMB_X32_Y9_N10
\dp|alu1|Add0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~112_combout\ = \dp|big_mux_before_alu|Mux11~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	datad => \dp|big_mux_before_alu|Mux11~0_combout\,
	combout => \dp|alu1|Add0~112_combout\);

-- Location: LCCOMB_X29_Y10_N22
\dp|big_mux_before_alu|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux15~2_combout\ = (\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\) # (\dp|encoder|dout[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr17~combout\,
	datac => \con|WideOr18~1_combout\,
	datad => \dp|encoder|dout[0]~5_combout\,
	combout => \dp|big_mux_before_alu|Mux15~2_combout\);

-- Location: LCCOMB_X29_Y10_N26
\dp|big_mux_before_alu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux15~0_combout\ = (\dp|ir|out\(0) & \con|WideOr18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|ir|out\(0),
	datac => \con|WideOr18~1_combout\,
	combout => \dp|big_mux_before_alu|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y10_N2
\dp|alu1|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~54_combout\ = \con|WideOr14~0_combout\ $ (((!\dp|big_mux_before_alu|Mux15~1_combout\ & (!\dp|big_mux_before_alu|Mux15~2_combout\ & !\dp|big_mux_before_alu|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux15~1_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \dp|big_mux_before_alu|Mux15~2_combout\,
	datad => \dp|big_mux_before_alu|Mux15~0_combout\,
	combout => \dp|alu1|Add0~54_combout\);

-- Location: LCCOMB_X31_Y10_N16
\dp|alu1|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~56_cout\ = CARRY((\con|state.br_check~q\) # (\con|state.branch_compare~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.br_check~q\,
	datab => \con|state.branch_compare~q\,
	datad => VCC,
	cout => \dp|alu1|Add0~56_cout\);

-- Location: LCCOMB_X31_Y10_N18
\dp|alu1|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~57_combout\ = (\dp|small_mux_before_alu|result[0]~1_combout\ & ((\dp|alu1|Add0~54_combout\ & (\dp|alu1|Add0~56_cout\ & VCC)) # (!\dp|alu1|Add0~54_combout\ & (!\dp|alu1|Add0~56_cout\)))) # (!\dp|small_mux_before_alu|result[0]~1_combout\ & 
-- ((\dp|alu1|Add0~54_combout\ & (!\dp|alu1|Add0~56_cout\)) # (!\dp|alu1|Add0~54_combout\ & ((\dp|alu1|Add0~56_cout\) # (GND)))))
-- \dp|alu1|Add0~58\ = CARRY((\dp|small_mux_before_alu|result[0]~1_combout\ & (!\dp|alu1|Add0~54_combout\ & !\dp|alu1|Add0~56_cout\)) # (!\dp|small_mux_before_alu|result[0]~1_combout\ & ((!\dp|alu1|Add0~56_cout\) # (!\dp|alu1|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[0]~1_combout\,
	datab => \dp|alu1|Add0~54_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~56_cout\,
	combout => \dp|alu1|Add0~57_combout\,
	cout => \dp|alu1|Add0~58\);

-- Location: LCCOMB_X31_Y10_N20
\dp|alu1|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~59_combout\ = ((\dp|alu1|Add0~53_combout\ $ (\dp|small_mux_before_alu|result[1]~0_combout\ $ (!\dp|alu1|Add0~58\)))) # (GND)
-- \dp|alu1|Add0~60\ = CARRY((\dp|alu1|Add0~53_combout\ & ((\dp|small_mux_before_alu|result[1]~0_combout\) # (!\dp|alu1|Add0~58\))) # (!\dp|alu1|Add0~53_combout\ & (\dp|small_mux_before_alu|result[1]~0_combout\ & !\dp|alu1|Add0~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~53_combout\,
	datab => \dp|small_mux_before_alu|result[1]~0_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~58\,
	combout => \dp|alu1|Add0~59_combout\,
	cout => \dp|alu1|Add0~60\);

-- Location: LCCOMB_X30_Y10_N30
\dp|alu1|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~77_combout\ = (\con|alu_op[1]~0_combout\ & (((\dp|alu1|Add0~59_combout\)))) # (!\con|alu_op[1]~0_combout\ & (\con|WideOr14~0_combout\ & ((\dp|alu1|Add0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op[1]~0_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \dp|alu1|Add0~59_combout\,
	datad => \dp|alu1|Add0~61_combout\,
	combout => \dp|alu1|Add0~77_combout\);

-- Location: FF_X36_Y14_N19
\dp|regFile|rg2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux14~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(1));

-- Location: LCCOMB_X36_Y9_N6
\dp|regFile|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~3_combout\ = (\con|Selector4~3_combout\ & (\dp|mux_after_ir|Mux2~1_combout\ & (!\dp|mux_after_ir|Mux0~1_combout\ & \dp|mux_after_ir|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector4~3_combout\,
	datab => \dp|mux_after_ir|Mux2~1_combout\,
	datac => \dp|mux_after_ir|Mux0~1_combout\,
	datad => \dp|mux_after_ir|Mux1~1_combout\,
	combout => \dp|regFile|Decoder0~3_combout\);

-- Location: FF_X37_Y12_N9
\dp|regFile|rg3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux14~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(1));

-- Location: LCCOMB_X36_Y10_N26
\dp|regFile|rdDataB[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[1]~2_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(1)) # ((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (((\dp|regFile|rg0\(1) & !\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg1\(1),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg0\(1),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[1]~2_combout\);

-- Location: LCCOMB_X37_Y12_N8
\dp|regFile|rdDataB[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[1]~3_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[1]~2_combout\ & ((\dp|regFile|rg3\(1)))) # (!\dp|regFile|rdDataB[1]~2_combout\ & (\dp|regFile|rg2\(1))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg2\(1),
	datac => \dp|regFile|rg3\(1),
	datad => \dp|regFile|rdDataB[1]~2_combout\,
	combout => \dp|regFile|rdDataB[1]~3_combout\);

-- Location: FF_X37_Y10_N27
\dp|regFile|rg7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux14~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(1));

-- Location: FF_X36_Y10_N25
\dp|regFile|rg6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux14~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(1));

-- Location: LCCOMB_X36_Y10_N24
\dp|regFile|rdDataB[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[1]~0_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg6\(1)) # (\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg4\(1) & ((!\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg4\(1),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(1),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[1]~0_combout\);

-- Location: LCCOMB_X37_Y10_N26
\dp|regFile|rdDataB[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[1]~1_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[1]~0_combout\ & ((\dp|regFile|rg7\(1)))) # (!\dp|regFile|rdDataB[1]~0_combout\ & (\dp|regFile|rg5\(1))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(1),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(1),
	datad => \dp|regFile|rdDataB[1]~0_combout\,
	combout => \dp|regFile|rdDataB[1]~1_combout\);

-- Location: LCCOMB_X27_Y10_N8
\dp|regFile|rdDataB[1]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[1]~78_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[1]~1_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[1]~3_combout\,
	datad => \dp|regFile|rdDataB[1]~1_combout\,
	combout => \dp|regFile|rdDataB[1]~78_combout\);

-- Location: LCCOMB_X26_Y14_N8
\mem|mem~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1746_combout\ = (\mem|mem~1716_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1716_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1746_combout\);

-- Location: FF_X26_Y11_N23
\mem|mem~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~257_q\);

-- Location: LCCOMB_X26_Y11_N28
\mem|mem~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1795_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1795_combout\);

-- Location: LCCOMB_X31_Y10_N0
\dp|alu1|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~62_combout\ = (\con|WideOr14~0_combout\ & ((\dp|big_mux_before_alu|Mux15~1_combout\) # ((\dp|big_mux_before_alu|Mux15~2_combout\) # (\dp|big_mux_before_alu|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux15~1_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \dp|big_mux_before_alu|Mux15~2_combout\,
	datad => \dp|big_mux_before_alu|Mux15~0_combout\,
	combout => \dp|alu1|Add0~62_combout\);

-- Location: LCCOMB_X31_Y10_N10
\dp|alu1|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~63_combout\ = (\con|alu_op[1]~0_combout\ & (((\dp|alu1|Add0~57_combout\)))) # (!\con|alu_op[1]~0_combout\ & (((!\dp|alu1|Add0~62_combout\)) # (!\dp|small_mux_before_alu|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[0]~1_combout\,
	datab => \dp|alu1|Add0~57_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \dp|alu1|Add0~62_combout\,
	combout => \dp|alu1|Add0~63_combout\);

-- Location: FF_X37_Y12_N31
\dp|regFile|rg3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux15~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(0));

-- Location: FF_X36_Y14_N25
\dp|regFile|rg2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux15~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(0));

-- Location: FF_X37_Y12_N17
\dp|regFile|rg1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux15~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(0));

-- Location: LCCOMB_X37_Y12_N16
\dp|regFile|rdDataA[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[0]~4_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(0)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(0),
	datac => \dp|regFile|rg1\(0),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[0]~4_combout\);

-- Location: LCCOMB_X36_Y14_N24
\dp|regFile|rdDataA[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[0]~5_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rdDataA[0]~4_combout\ & (\dp|regFile|rg3\(0))) # (!\dp|regFile|rdDataA[0]~4_combout\ & ((\dp|regFile|rg2\(0)))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataA[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg3\(0),
	datac => \dp|regFile|rg2\(0),
	datad => \dp|regFile|rdDataA[0]~4_combout\,
	combout => \dp|regFile|rdDataA[0]~5_combout\);

-- Location: LCCOMB_X31_Y10_N8
\dp|regA|out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[0]~1_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[0]~7_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[0]~7_combout\,
	datab => \dp|regFile|rdDataA[0]~5_combout\,
	datad => \dp|mux4PcSelect|Mux0~1_combout\,
	combout => \dp|regA|out[0]~1_combout\);

-- Location: FF_X31_Y10_N9
\dp|regA|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[0]~1_combout\,
	asdata => \dp|alu1|Add0~63_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(0));

-- Location: LCCOMB_X31_Y10_N6
\dp|mux_after_pc|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux15~0_combout\ = (\con|WideOr23~2_combout\ & (((\dp|regA|out[0]~1_combout\)))) # (!\con|WideOr23~2_combout\ & (!\con|WideOr24~combout\ & (\dp|regA|out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~combout\,
	datab => \con|WideOr23~2_combout\,
	datac => \dp|regA|out\(0),
	datad => \dp|regA|out[0]~1_combout\,
	combout => \dp|mux_after_pc|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y10_N4
\dp|mux_after_pc|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux15~1_combout\ = (\dp|mux_after_pc|Mux15~0_combout\) # ((\con|WideOr24~combout\ & \dp|alu1|Add0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~combout\,
	datac => \dp|alu1|Add0~63_combout\,
	datad => \dp|mux_after_pc|Mux15~0_combout\,
	combout => \dp|mux_after_pc|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y16_N10
\mem|mem~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1708_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1708_combout\);

-- Location: LCCOMB_X28_Y18_N20
\mem|mem~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1745_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1708_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1708_combout\,
	combout => \mem|mem~1745_combout\);

-- Location: FF_X26_Y11_N29
\mem|mem~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1795_combout\,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~385_q\);

-- Location: LCCOMB_X26_Y11_N22
\mem|mem~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1070_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((!\mem|mem~385_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~257_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~257_q\,
	datad => \mem|mem~385_q\,
	combout => \mem|mem~1070_combout\);

-- Location: LCCOMB_X26_Y14_N30
\mem|mem~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1744_combout\ = (\mem|mem~1700_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1700_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1744_combout\);

-- Location: FF_X27_Y12_N15
\mem|mem~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~321_q\);

-- Location: LCCOMB_X27_Y12_N14
\mem|mem~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1071_combout\ = (\mem|mem~1070_combout\ & ((\mem|mem~449_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1070_combout\ & (((\mem|mem~321_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~449_q\,
	datab => \mem|mem~1070_combout\,
	datac => \mem|mem~321_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1071_combout\);

-- Location: LCCOMB_X27_Y12_N2
\mem|mem~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1072_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1069_combout\) # ((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1071_combout\ & !\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1069_combout\,
	datab => \mem|mem~1071_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1072_combout\);

-- Location: LCCOMB_X30_Y14_N24
\mem|mem~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1710_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & !\dp|mux_after_pc|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1710_combout\);

-- Location: LCCOMB_X30_Y14_N30
\mem|mem~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1752_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1710_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1710_combout\,
	combout => \mem|mem~1752_combout\);

-- Location: FF_X28_Y13_N21
\mem|mem~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~433_q\);

-- Location: LCCOMB_X23_Y16_N18
\mem|mem~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1718_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & \dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1718_combout\);

-- Location: LCCOMB_X23_Y16_N30
\mem|mem~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1754_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1718_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1718_combout\,
	combout => \mem|mem~1754_combout\);

-- Location: FF_X23_Y13_N15
\mem|mem~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~305_q\);

-- Location: LCCOMB_X27_Y13_N2
\mem|mem~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1702_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1702_combout\);

-- Location: LCCOMB_X27_Y13_N30
\mem|mem~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1753_combout\ = (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1702_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector3~0_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1702_combout\,
	combout => \mem|mem~1753_combout\);

-- Location: FF_X23_Y13_N21
\mem|mem~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~369_q\);

-- Location: LCCOMB_X23_Y13_N20
\mem|mem~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1073_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~369_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~305_q\,
	datac => \mem|mem~369_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1073_combout\);

-- Location: LCCOMB_X28_Y13_N20
\mem|mem~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1074_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1073_combout\ & (\mem|mem~497_q\)) # (!\mem|mem~1073_combout\ & ((\mem|mem~433_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~497_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~433_q\,
	datad => \mem|mem~1073_combout\,
	combout => \mem|mem~1074_combout\);

-- Location: LCCOMB_X27_Y12_N4
\mem|mem~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1075_combout\ = (\mem|mem~1072_combout\ & (((\mem|mem~1074_combout\) # (!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1072_combout\ & (\mem|mem~1067_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1067_combout\,
	datab => \mem|mem~1072_combout\,
	datac => \mem|mem~1074_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1075_combout\);

-- Location: LCCOMB_X27_Y16_N12
\mem|mem~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1712_combout\ = (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & \dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1712_combout\);

-- Location: LCCOMB_X27_Y16_N22
\mem|mem~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1762_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1712_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1712_combout\,
	combout => \mem|mem~1762_combout\);

-- Location: FF_X32_Y13_N15
\mem|mem~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~785_q\);

-- Location: LCCOMB_X26_Y15_N20
\mem|mem~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1704_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1704_combout\);

-- Location: LCCOMB_X29_Y14_N6
\mem|mem~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1761_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1704_combout\ & (\con|Selector3~0_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1704_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1761_combout\);

-- Location: FF_X32_Y13_N13
\mem|mem~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~913_q\);

-- Location: LCCOMB_X32_Y13_N12
\mem|mem~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1097_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~913_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~785_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~785_q\,
	datac => \mem|mem~913_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1097_combout\);

-- Location: LCCOMB_X26_Y15_N8
\mem|mem~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1698_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1698_combout\);

-- Location: LCCOMB_X28_Y17_N30
\mem|mem~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1760_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & \mem|mem~1698_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1698_combout\,
	combout => \mem|mem~1760_combout\);

-- Location: FF_X31_Y13_N5
\mem|mem~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~849_q\);

-- Location: LCCOMB_X31_Y13_N4
\mem|mem~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1098_combout\ = (\mem|mem~1097_combout\ & ((\mem|mem~977_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1097_combout\ & (((\mem|mem~849_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~977_q\,
	datab => \mem|mem~1097_combout\,
	datac => \mem|mem~849_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1098_combout\);

-- Location: LCCOMB_X32_Y15_N28
\mem|mem~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1804_combout\ = !\dp|regFile|rdDataB[1]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[1]~78_combout\,
	combout => \mem|mem~1804_combout\);

-- Location: LCCOMB_X26_Y14_N16
\mem|mem~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1770_combout\ = (\mem|mem~1716_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1716_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1770_combout\);

-- Location: FF_X32_Y15_N29
\mem|mem~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1804_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~769_q\);

-- Location: LCCOMB_X28_Y18_N14
\mem|mem~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1768_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1708_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1708_combout\,
	combout => \mem|mem~1768_combout\);

-- Location: FF_X31_Y15_N13
\mem|mem~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~897_q\);

-- Location: LCCOMB_X31_Y15_N12
\mem|mem~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1102_combout\ = (\mem|mem~1101_combout\ & (((\mem|mem~897_q\ & !\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1101_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)) # (!\mem|mem~769_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1101_combout\,
	datab => \mem|mem~769_q\,
	datac => \mem|mem~897_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1102_combout\);

-- Location: LCCOMB_X28_Y14_N12
\mem|mem~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1764_combout\ = (\mem|mem~1706_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1706_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1764_combout\);

-- Location: FF_X31_Y14_N5
\mem|mem~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~929_q\);

-- Location: LCCOMB_X26_Y14_N12
\mem|mem~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1766_combout\ = (\mem|mem~1714_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1714_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1766_combout\);

-- Location: FF_X32_Y14_N5
\mem|mem~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[1]~78_combout\,
	sload => VCC,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~801_q\);

-- Location: LCCOMB_X31_Y14_N4
\mem|mem~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1100_combout\ = (\mem|mem~1099_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~929_q\))) # (!\mem|mem~1099_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~801_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1099_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~929_q\,
	datad => \mem|mem~801_q\,
	combout => \mem|mem~1100_combout\);

-- Location: LCCOMB_X27_Y12_N6
\mem|mem~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1103_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\) # (\mem|mem~1100_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1102_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1102_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1100_combout\,
	combout => \mem|mem~1103_combout\);

-- Location: LCCOMB_X27_Y12_N16
\mem|mem~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1106_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1103_combout\ & (\mem|mem~1105_combout\)) # (!\mem|mem~1103_combout\ & ((\mem|mem~1098_combout\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1105_combout\,
	datab => \mem|mem~1098_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1103_combout\,
	combout => \mem|mem~1106_combout\);

-- Location: LCCOMB_X27_Y12_N10
\mem|mem~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1107_combout\ = (\mem|mem~1096_combout\ & (((\mem|mem~1106_combout\)) # (!\dp|mux_after_pc|Mux11~1_combout\))) # (!\mem|mem~1096_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1075_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1096_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \mem|mem~1075_combout\,
	datad => \mem|mem~1106_combout\,
	combout => \mem|mem~1107_combout\);

-- Location: LCCOMB_X31_Y11_N2
\mem|dataout[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[1]~33_combout\ = (\mem|mem~1107_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \mem|mem~1107_combout\,
	combout => \mem|dataout[1]~33_combout\);

-- Location: LCCOMB_X32_Y11_N14
\dp|mux_after_mdr|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux14~0_combout\ = (\con|WideOr23~combout\ & (((\con|memtoreg\(0)) # (\mem|dataout[1]~33_combout\)))) # (!\con|WideOr23~combout\ & (\dp|alu1|Add0~77_combout\ & (!\con|memtoreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \dp|alu1|Add0~77_combout\,
	datac => \con|memtoreg\(0),
	datad => \mem|dataout[1]~33_combout\,
	combout => \dp|mux_after_mdr|Mux14~0_combout\);

-- Location: FF_X31_Y11_N3
\dp|ir|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[1]~33_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(1));

-- Location: LCCOMB_X32_Y11_N26
\dp|mux_after_mdr|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux14~1_combout\ = (\con|memtoreg\(0) & ((\dp|mux_after_mdr|Mux14~0_combout\ & (\dp|aluOutReg|out\(1))) # (!\dp|mux_after_mdr|Mux14~0_combout\ & ((\dp|ir|out\(1)))))) # (!\con|memtoreg\(0) & (((\dp|mux_after_mdr|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|aluOutReg|out\(1),
	datab => \con|memtoreg\(0),
	datac => \dp|mux_after_mdr|Mux14~0_combout\,
	datad => \dp|ir|out\(1),
	combout => \dp|mux_after_mdr|Mux14~1_combout\);

-- Location: FF_X32_Y11_N27
\dp|regFile|rg0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux14~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(1));

-- Location: FF_X37_Y12_N3
\dp|regFile|rg1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux14~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(1));

-- Location: LCCOMB_X37_Y12_N2
\dp|regFile|rdDataA[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[1]~0_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rg1\(1)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rg0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(1),
	datac => \dp|regFile|rg1\(1),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[1]~0_combout\);

-- Location: LCCOMB_X36_Y14_N18
\dp|regFile|rdDataA[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[1]~1_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rdDataA[1]~0_combout\ & ((\dp|regFile|rg3\(1)))) # (!\dp|regFile|rdDataA[1]~0_combout\ & (\dp|regFile|rg2\(1))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (\dp|regFile|rdDataA[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rdDataA[1]~0_combout\,
	datac => \dp|regFile|rg2\(1),
	datad => \dp|regFile|rg3\(1),
	combout => \dp|regFile|rdDataA[1]~1_combout\);

-- Location: LCCOMB_X30_Y10_N8
\dp|regA|out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[1]~0_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[1]~3_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[1]~3_combout\,
	datab => \dp|regFile|rdDataA[1]~1_combout\,
	datad => \dp|mux4PcSelect|Mux0~1_combout\,
	combout => \dp|regA|out[1]~0_combout\);

-- Location: LCCOMB_X30_Y10_N22
\dp|small_mux_before_alu|result[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[1]~0_combout\ = (\con|WideOr16~1_combout\ & ((\dp|regA|out[1]~0_combout\))) # (!\con|WideOr16~1_combout\ & (\dp|regA|out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out\(1),
	datac => \dp|regA|out[1]~0_combout\,
	datad => \con|WideOr16~1_combout\,
	combout => \dp|small_mux_before_alu|result[1]~0_combout\);

-- Location: LCCOMB_X31_Y10_N22
\dp|alu1|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~65_combout\ = (\dp|small_mux_before_alu|result[2]~2_combout\ & ((\dp|alu1|Add0~64_combout\ & (\dp|alu1|Add0~60\ & VCC)) # (!\dp|alu1|Add0~64_combout\ & (!\dp|alu1|Add0~60\)))) # (!\dp|small_mux_before_alu|result[2]~2_combout\ & 
-- ((\dp|alu1|Add0~64_combout\ & (!\dp|alu1|Add0~60\)) # (!\dp|alu1|Add0~64_combout\ & ((\dp|alu1|Add0~60\) # (GND)))))
-- \dp|alu1|Add0~66\ = CARRY((\dp|small_mux_before_alu|result[2]~2_combout\ & (!\dp|alu1|Add0~64_combout\ & !\dp|alu1|Add0~60\)) # (!\dp|small_mux_before_alu|result[2]~2_combout\ & ((!\dp|alu1|Add0~60\) # (!\dp|alu1|Add0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[2]~2_combout\,
	datab => \dp|alu1|Add0~64_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~60\,
	combout => \dp|alu1|Add0~65_combout\,
	cout => \dp|alu1|Add0~66\);

-- Location: LCCOMB_X31_Y10_N24
\dp|alu1|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~69_combout\ = ((\dp|alu1|Add0~109_combout\ $ (\dp|small_mux_before_alu|result[3]~3_combout\ $ (!\dp|alu1|Add0~66\)))) # (GND)
-- \dp|alu1|Add0~70\ = CARRY((\dp|alu1|Add0~109_combout\ & ((\dp|small_mux_before_alu|result[3]~3_combout\) # (!\dp|alu1|Add0~66\))) # (!\dp|alu1|Add0~109_combout\ & (\dp|small_mux_before_alu|result[3]~3_combout\ & !\dp|alu1|Add0~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~109_combout\,
	datab => \dp|small_mux_before_alu|result[3]~3_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~66\,
	combout => \dp|alu1|Add0~69_combout\,
	cout => \dp|alu1|Add0~70\);

-- Location: LCCOMB_X31_Y10_N26
\dp|alu1|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~72_combout\ = (\dp|small_mux_before_alu|result[4]~5_combout\ & ((\dp|alu1|Add0~112_combout\ & (\dp|alu1|Add0~70\ & VCC)) # (!\dp|alu1|Add0~112_combout\ & (!\dp|alu1|Add0~70\)))) # (!\dp|small_mux_before_alu|result[4]~5_combout\ & 
-- ((\dp|alu1|Add0~112_combout\ & (!\dp|alu1|Add0~70\)) # (!\dp|alu1|Add0~112_combout\ & ((\dp|alu1|Add0~70\) # (GND)))))
-- \dp|alu1|Add0~73\ = CARRY((\dp|small_mux_before_alu|result[4]~5_combout\ & (!\dp|alu1|Add0~112_combout\ & !\dp|alu1|Add0~70\)) # (!\dp|small_mux_before_alu|result[4]~5_combout\ & ((!\dp|alu1|Add0~70\) # (!\dp|alu1|Add0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[4]~5_combout\,
	datab => \dp|alu1|Add0~112_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~70\,
	combout => \dp|alu1|Add0~72_combout\,
	cout => \dp|alu1|Add0~73\);

-- Location: LCCOMB_X32_Y9_N26
\dp|alu1|Add0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~114_combout\ = (\dp|alu1|Add0~76_combout\) # ((!\con|state.nanda~q\ & (\dp|alu1|Add0~72_combout\ & !\con|state.lhi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~76_combout\,
	datab => \con|state.nanda~q\,
	datac => \dp|alu1|Add0~72_combout\,
	datad => \con|state.lhi_execute~q\,
	combout => \dp|alu1|Add0~114_combout\);

-- Location: FF_X32_Y9_N27
\dp|aluOutReg|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(4));

-- Location: LCCOMB_X32_Y11_N0
\dp|mux_after_mdr|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux11~1_combout\ = (\con|WideOr23~combout\ & ((\dp|mux_after_mdr|Mux11~0_combout\ & (\dp|aluOutReg|out\(4))) # (!\dp|mux_after_mdr|Mux11~0_combout\ & ((\mem|dataout[4]~36_combout\))))) # (!\con|WideOr23~combout\ & 
-- (\dp|mux_after_mdr|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \dp|mux_after_mdr|Mux11~0_combout\,
	datac => \dp|aluOutReg|out\(4),
	datad => \mem|dataout[4]~36_combout\,
	combout => \dp|mux_after_mdr|Mux11~1_combout\);

-- Location: FF_X37_Y12_N23
\dp|regFile|rg3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux11~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(4));

-- Location: FF_X36_Y13_N27
\dp|regFile|rg2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux11~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(4));

-- Location: LCCOMB_X31_Y11_N4
\dp|mux4PcSelect|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4PcSelect|Mux1~0_combout\ = (\con|WideOr14~combout\ & (!\con|WideOr15~combout\ & (\dp|ir|out\(7)))) # (!\con|WideOr14~combout\ & ((\con|WideOr15~combout\) # ((\dp|ir|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr14~combout\,
	datab => \con|WideOr15~combout\,
	datac => \dp|ir|out\(7),
	datad => \dp|ir|out\(10),
	combout => \dp|mux4PcSelect|Mux1~0_combout\);

-- Location: LCCOMB_X35_Y9_N26
\dp|mux4PcSelect|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4PcSelect|Mux1~1_combout\ = (\dp|mux4PcSelect|Mux1~0_combout\) # ((\con|WideOr15~combout\ & \dp|ir|out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr15~combout\,
	datac => \dp|mux4PcSelect|Mux1~0_combout\,
	datad => \dp|ir|out\(4),
	combout => \dp|mux4PcSelect|Mux1~1_combout\);

-- Location: LCCOMB_X36_Y13_N26
\dp|regFile|rdDataA[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[4]~21_combout\ = (\dp|regFile|rdDataA[4]~20_combout\ & ((\dp|regFile|rg3\(4)) # ((!\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|regFile|rdDataA[4]~20_combout\ & (((\dp|regFile|rg2\(4) & \dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[4]~20_combout\,
	datab => \dp|regFile|rg3\(4),
	datac => \dp|regFile|rg2\(4),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[4]~21_combout\);

-- Location: LCCOMB_X30_Y10_N4
\dp|regA|out[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[4]~5_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[4]~23_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[4]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[4]~23_combout\,
	datab => \dp|mux4PcSelect|Mux0~1_combout\,
	datad => \dp|regFile|rdDataA[4]~21_combout\,
	combout => \dp|regA|out[4]~5_combout\);

-- Location: FF_X30_Y10_N5
\dp|regA|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[4]~5_combout\,
	asdata => \dp|alu1|Add0~114_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(4));

-- Location: LCCOMB_X30_Y10_N18
\dp|mux_after_pc|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux11~0_combout\ = (!\con|WideOr23~2_combout\ & ((\con|WideOr24~combout\ & (\dp|alu1|Add0~114_combout\)) # (!\con|WideOr24~combout\ & ((\dp|regA|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~combout\,
	datab => \con|WideOr23~2_combout\,
	datac => \dp|alu1|Add0~114_combout\,
	datad => \dp|regA|out\(4),
	combout => \dp|mux_after_pc|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y10_N12
\dp|mux_after_pc|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux11~1_combout\ = (\dp|mux_after_pc|Mux11~0_combout\) # ((\con|WideOr23~2_combout\ & \dp|regA|out[4]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|WideOr23~2_combout\,
	datac => \dp|regA|out[4]~5_combout\,
	datad => \dp|mux_after_pc|Mux11~0_combout\,
	combout => \dp|mux_after_pc|Mux11~1_combout\);

-- Location: LCCOMB_X26_Y14_N26
\mem|mem~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1771_combout\ = (\mem|mem~1724_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1724_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1771_combout\);

-- Location: FF_X31_Y15_N19
\mem|mem~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~962_q\);

-- Location: FF_X31_Y15_N25
\mem|mem~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~898_q\);

-- Location: LCCOMB_X31_Y15_N24
\mem|mem~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1144_combout\ = (\mem|mem~1143_combout\ & ((\mem|mem~962_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1143_combout\ & (((\mem|mem~898_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1143_combout\,
	datab => \mem|mem~962_q\,
	datac => \mem|mem~898_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1144_combout\);

-- Location: LCCOMB_X26_Y12_N12
\mem|mem~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1696_combout\ = (!\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1696_combout\);

-- Location: LCCOMB_X25_Y10_N14
\mem|mem~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1765_combout\ = (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1696_combout\ & \dp|mux_after_pc|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector3~0_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1696_combout\,
	datad => \dp|mux_after_pc|Mux11~1_combout\,
	combout => \mem|mem~1765_combout\);

-- Location: FF_X32_Y14_N17
\mem|mem~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~866_q\);

-- Location: LCCOMB_X32_Y14_N16
\mem|mem~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1141_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~866_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~802_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~802_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~866_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1141_combout\);

-- Location: FF_X31_Y14_N9
\mem|mem~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~930_q\);

-- Location: LCCOMB_X31_Y14_N8
\mem|mem~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1142_combout\ = (\mem|mem~1141_combout\ & ((\mem|mem~994_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1141_combout\ & (((\mem|mem~930_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~994_q\,
	datab => \mem|mem~1141_combout\,
	datac => \mem|mem~930_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1142_combout\);

-- Location: LCCOMB_X30_Y15_N2
\mem|mem~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1145_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1142_combout\) # (\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1144_combout\ & ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1144_combout\,
	datac => \mem|mem~1142_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1145_combout\);

-- Location: LCCOMB_X32_Y13_N2
\mem|mem~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1816_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1816_combout\);

-- Location: FF_X32_Y13_N3
\mem|mem~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1816_combout\,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~786_q\);

-- Location: FF_X32_Y13_N17
\mem|mem~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~914_q\);

-- Location: LCCOMB_X32_Y13_N16
\mem|mem~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1139_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~914_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (!\mem|mem~786_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~786_q\,
	datac => \mem|mem~914_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1139_combout\);

-- Location: FF_X31_Y13_N9
\mem|mem~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~850_q\);

-- Location: LCCOMB_X25_Y15_N2
\mem|mem~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1722_combout\ = (!\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & \dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1722_combout\);

-- Location: LCCOMB_X24_Y14_N22
\mem|mem~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1763_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\mem|mem~1722_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \mem|mem~1722_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1763_combout\);

-- Location: FF_X31_Y13_N11
\mem|mem~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~978_q\);

-- Location: LCCOMB_X31_Y13_N8
\mem|mem~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1140_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1139_combout\ & ((\mem|mem~978_q\))) # (!\mem|mem~1139_combout\ & (\mem|mem~850_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1139_combout\,
	datac => \mem|mem~850_q\,
	datad => \mem|mem~978_q\,
	combout => \mem|mem~1140_combout\);

-- Location: LCCOMB_X30_Y15_N28
\mem|mem~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1148_combout\ = (\mem|mem~1145_combout\ & ((\mem|mem~1147_combout\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1145_combout\ & (((\mem|mem~1140_combout\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1147_combout\,
	datab => \mem|mem~1145_combout\,
	datac => \mem|mem~1140_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1148_combout\);

-- Location: LCCOMB_X27_Y15_N0
\mem|mem~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1726_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & \dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1726_combout\);

-- Location: LCCOMB_X27_Y15_N4
\mem|mem~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1743_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1726_combout\ & (\con|Selector3~0_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1726_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1743_combout\);

-- Location: FF_X24_Y13_N9
\mem|mem~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[2]~79_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~242_q\);

-- Location: LCCOMB_X24_Y15_N20
\mem|mem~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1815_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1815_combout\);

-- Location: LCCOMB_X24_Y14_N20
\mem|mem~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1740_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\mem|mem~1722_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \mem|mem~1722_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1740_combout\);

-- Location: FF_X24_Y15_N21
\mem|mem~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1815_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~210_q\);

-- Location: LCCOMB_X24_Y13_N8
\mem|mem~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1136_combout\ = (\mem|mem~1135_combout\ & (((\mem|mem~242_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1135_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1135_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~242_q\,
	datad => \mem|mem~210_q\,
	combout => \mem|mem~1136_combout\);

-- Location: LCCOMB_X25_Y13_N24
\mem|mem~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1812_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1812_combout\);

-- Location: LCCOMB_X27_Y16_N26
\mem|mem~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1737_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1712_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1712_combout\,
	combout => \mem|mem~1737_combout\);

-- Location: FF_X25_Y13_N25
\mem|mem~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1812_combout\,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~18_q\);

-- Location: LCCOMB_X24_Y13_N16
\mem|mem~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1132_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\) # (!\mem|mem~18_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\mem|mem~2_q\ & (!\dp|mux_after_pc|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~2_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \mem|mem~18_q\,
	combout => \mem|mem~1132_combout\);

-- Location: LCCOMB_X26_Y13_N2
\mem|mem~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1814_combout\ = !\dp|regFile|rdDataB[2]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[2]~79_combout\,
	combout => \mem|mem~1814_combout\);

-- Location: LCCOMB_X25_Y19_N22
\mem|mem~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1739_combout\ = (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1718_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector3~0_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1718_combout\,
	combout => \mem|mem~1739_combout\);

-- Location: FF_X26_Y13_N3
\mem|mem~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1814_combout\,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~50_q\);

-- Location: LCCOMB_X24_Y13_N18
\mem|mem~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1133_combout\ = (\mem|mem~1132_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\) # (!\mem|mem~50_q\)))) # (!\mem|mem~1132_combout\ & (!\mem|mem~34_q\ & ((\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~34_q\,
	datab => \mem|mem~1132_combout\,
	datac => \mem|mem~50_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1133_combout\);

-- Location: LCCOMB_X24_Y13_N20
\mem|mem~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1134_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1131_combout\) # ((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1133_combout\ & !\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1131_combout\,
	datab => \mem|mem~1133_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1134_combout\);

-- Location: LCCOMB_X24_Y13_N26
\mem|mem~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1137_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1134_combout\ & ((\mem|mem~1136_combout\))) # (!\mem|mem~1134_combout\ & (\mem|mem~1129_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1129_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~1136_combout\,
	datad => \mem|mem~1134_combout\,
	combout => \mem|mem~1137_combout\);

-- Location: LCCOMB_X30_Y15_N8
\mem|mem~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1138_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1127_combout\) # ((\dp|mux_after_pc|Mux10~1_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (((\mem|mem~1137_combout\ & !\dp|mux_after_pc|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1127_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \mem|mem~1137_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1138_combout\);

-- Location: LCCOMB_X30_Y15_N6
\mem|mem~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1149_combout\ = (\mem|mem~1138_combout\ & (((\mem|mem~1148_combout\) # (!\dp|mux_after_pc|Mux10~1_combout\)))) # (!\mem|mem~1138_combout\ & (\mem|mem~1117_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1117_combout\,
	datab => \mem|mem~1148_combout\,
	datac => \mem|mem~1138_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1149_combout\);

-- Location: LCCOMB_X31_Y11_N24
\mem|dataout[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[2]~34_combout\ = (\mem|mem~1149_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \mem|mem~1149_combout\,
	combout => \mem|dataout[2]~34_combout\);

-- Location: FF_X31_Y11_N25
\dp|ir|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[2]~34_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(2));

-- Location: LCCOMB_X30_Y7_N8
\dp|encoder|din~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~16_combout\ = (\dp|encoder|din~12_combout\) # ((\dp|ir|out\(2) & ((\con|state.LM1~q\) # (\con|state.SM1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM1~q\,
	datab => \dp|encoder|din~12_combout\,
	datac => \con|state.SM1~q\,
	datad => \dp|ir|out\(2),
	combout => \dp|encoder|din~16_combout\);

-- Location: FF_X30_Y7_N9
\dp|encoder|din[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(2));

-- Location: LCCOMB_X30_Y8_N24
\dp|encoder|din~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~14_combout\ = (\con|WideOr12~0_combout\ & (!\dp|encoder|dout[0]~5_combout\ & (\dp|encoder|din\(1)))) # (!\con|WideOr12~0_combout\ & (((\dp|ir|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr12~0_combout\,
	datab => \dp|encoder|dout[0]~5_combout\,
	datac => \dp|encoder|din\(1),
	datad => \dp|ir|out\(1),
	combout => \dp|encoder|din~14_combout\);

-- Location: FF_X30_Y8_N25
\dp|encoder|din[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(1));

-- Location: LCCOMB_X29_Y7_N14
\dp|encoder|din~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~13_combout\ = (\dp|encoder|din\(3) & (\con|WideOr12~0_combout\ & ((!\dp|encoder|dout[0]~5_combout\) # (!\dp|encoder|dout[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din\(3),
	datab => \con|WideOr12~0_combout\,
	datac => \dp|encoder|dout[1]~2_combout\,
	datad => \dp|encoder|dout[0]~5_combout\,
	combout => \dp|encoder|din~13_combout\);

-- Location: LCCOMB_X30_Y7_N2
\dp|encoder|din~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~17_combout\ = (\dp|encoder|din~13_combout\) # ((\dp|ir|out\(3) & ((\con|state.LM1~q\) # (\con|state.SM1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM1~q\,
	datab => \con|state.SM1~q\,
	datac => \dp|ir|out\(3),
	datad => \dp|encoder|din~13_combout\,
	combout => \dp|encoder|din~17_combout\);

-- Location: FF_X30_Y7_N3
\dp|encoder|din[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(3));

-- Location: LCCOMB_X30_Y7_N24
\dp|encoder|dout[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[2]~7_combout\ = (\dp|encoder|dout[0]~6_combout\ & (!\dp|encoder|out_en~0_combout\ & (!\dp|encoder|din\(1) & !\dp|encoder|din\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|dout[0]~6_combout\,
	datab => \dp|encoder|out_en~0_combout\,
	datac => \dp|encoder|din\(1),
	datad => \dp|encoder|din\(3),
	combout => \dp|encoder|dout[2]~7_combout\);

-- Location: LCCOMB_X29_Y7_N12
\dp|encoder|din~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~10_combout\ = (\dp|encoder|dout[1]~2_combout\) # ((!\dp|encoder|dout[0]~5_combout\) # (!\dp|encoder|dout[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|encoder|dout[1]~2_combout\,
	datac => \dp|encoder|dout[2]~7_combout\,
	datad => \dp|encoder|dout[0]~5_combout\,
	combout => \dp|encoder|din~10_combout\);

-- Location: LCCOMB_X29_Y7_N30
\dp|encoder|din~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~11_combout\ = (\con|WideOr12~0_combout\ & (((\dp|encoder|din\(5) & \dp|encoder|din~10_combout\)))) # (!\con|WideOr12~0_combout\ & (\dp|ir|out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \con|WideOr12~0_combout\,
	datac => \dp|encoder|din\(5),
	datad => \dp|encoder|din~10_combout\,
	combout => \dp|encoder|din~11_combout\);

-- Location: FF_X29_Y7_N31
\dp|encoder|din[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(5));

-- Location: LCCOMB_X29_Y7_N18
\dp|encoder|din~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~8_combout\ = (\dp|encoder|dout[1]~2_combout\) # ((\dp|encoder|dout[0]~5_combout\) # (!\dp|encoder|dout[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|encoder|dout[1]~2_combout\,
	datac => \dp|encoder|dout[2]~7_combout\,
	datad => \dp|encoder|dout[0]~5_combout\,
	combout => \dp|encoder|din~8_combout\);

-- Location: LCCOMB_X29_Y7_N28
\dp|encoder|din~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~9_combout\ = (\con|WideOr12~0_combout\ & (((\dp|encoder|din\(4) & \dp|encoder|din~8_combout\)))) # (!\con|WideOr12~0_combout\ & (\dp|ir|out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(4),
	datab => \con|WideOr12~0_combout\,
	datac => \dp|encoder|din\(4),
	datad => \dp|encoder|din~8_combout\,
	combout => \dp|encoder|din~9_combout\);

-- Location: FF_X29_Y7_N29
\dp|encoder|din[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(4));

-- Location: LCCOMB_X29_Y7_N6
\dp|encoder|dout[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[0]~4_combout\ = (!\dp|encoder|din\(4) & ((\dp|encoder|din\(5)) # ((\dp|encoder|din\(7) & !\dp|encoder|din\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din\(7),
	datab => \dp|encoder|din\(6),
	datac => \dp|encoder|din\(5),
	datad => \dp|encoder|din\(4),
	combout => \dp|encoder|dout[0]~4_combout\);

-- Location: LCCOMB_X29_Y7_N24
\dp|encoder|dout[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[0]~5_combout\ = (\dp|encoder|dout[0]~3_combout\) # ((!\dp|encoder|din\(0) & (!\dp|encoder|din\(2) & \dp|encoder|dout[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|dout[0]~3_combout\,
	datab => \dp|encoder|din\(0),
	datac => \dp|encoder|din\(2),
	datad => \dp|encoder|dout[0]~4_combout\,
	combout => \dp|encoder|dout[0]~5_combout\);

-- Location: LCCOMB_X30_Y9_N14
\dp|mux_after_ir|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_ir|Mux2~0_combout\ = (\con|WideOr20~combout\ & ((\con|WideOr19~combout\ & (\dp|ir|out\(9))) # (!\con|WideOr19~combout\ & ((\dp|encoder|dout[0]~5_combout\))))) # (!\con|WideOr20~combout\ & (((!\con|WideOr19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(9),
	datab => \con|WideOr20~combout\,
	datac => \dp|encoder|dout[0]~5_combout\,
	datad => \con|WideOr19~combout\,
	combout => \dp|mux_after_ir|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y9_N24
\dp|mux_after_ir|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_ir|Mux2~1_combout\ = (\dp|mux_after_ir|Mux2~0_combout\) # ((!\con|WideOr20~combout\ & \dp|ir|out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|WideOr20~combout\,
	datac => \dp|mux_after_ir|Mux2~0_combout\,
	datad => \dp|ir|out\(3),
	combout => \dp|mux_after_ir|Mux2~1_combout\);

-- Location: LCCOMB_X36_Y9_N4
\dp|regFile|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~2_combout\ = (\con|Selector4~3_combout\ & (!\dp|mux_after_ir|Mux2~1_combout\ & (!\dp|mux_after_ir|Mux0~1_combout\ & \dp|mux_after_ir|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector4~3_combout\,
	datab => \dp|mux_after_ir|Mux2~1_combout\,
	datac => \dp|mux_after_ir|Mux0~1_combout\,
	datad => \dp|mux_after_ir|Mux1~1_combout\,
	combout => \dp|regFile|Decoder0~2_combout\);

-- Location: FF_X36_Y13_N25
\dp|regFile|rg2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux12~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(3));

-- Location: FF_X37_Y12_N29
\dp|regFile|rg3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux12~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(3));

-- Location: FF_X37_Y12_N7
\dp|regFile|rg1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux12~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(3));

-- Location: FF_X32_Y11_N31
\dp|regFile|rg0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux12~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(3));

-- Location: LCCOMB_X37_Y12_N10
\dp|regFile|rdDataA[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[3]~12_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg1\(3))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- ((\dp|regFile|rg0\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg1\(3),
	datac => \dp|regFile|rg0\(3),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[3]~12_combout\);

-- Location: LCCOMB_X37_Y12_N28
\dp|regFile|rdDataA[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[3]~13_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rdDataA[3]~12_combout\ & ((\dp|regFile|rg3\(3)))) # (!\dp|regFile|rdDataA[3]~12_combout\ & (\dp|regFile|rg2\(3))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataA[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg2\(3),
	datac => \dp|regFile|rg3\(3),
	datad => \dp|regFile|rdDataA[3]~12_combout\,
	combout => \dp|regFile|rdDataA[3]~13_combout\);

-- Location: LCCOMB_X30_Y10_N26
\dp|regA|out[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[3]~3_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[3]~15_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[3]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[3]~15_combout\,
	datab => \dp|mux4PcSelect|Mux0~1_combout\,
	datad => \dp|regFile|rdDataA[3]~13_combout\,
	combout => \dp|regA|out[3]~3_combout\);

-- Location: FF_X30_Y10_N27
\dp|regA|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[3]~3_combout\,
	asdata => \dp|alu1|Add0~110_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(3));

-- Location: LCCOMB_X30_Y10_N28
\dp|small_mux_before_alu|result[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[3]~3_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[3]~3_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out[3]~3_combout\,
	datab => \dp|regA|out\(3),
	datad => \con|WideOr16~1_combout\,
	combout => \dp|small_mux_before_alu|result[3]~3_combout\);

-- Location: FF_X37_Y11_N27
\dp|regFile|rg7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux12~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(3));

-- Location: FF_X36_Y10_N15
\dp|regFile|rg4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux12~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(3));

-- Location: LCCOMB_X36_Y10_N14
\dp|regFile|rdDataB[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[3]~12_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg6\(3))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg4\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(3),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg4\(3),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[3]~12_combout\);

-- Location: LCCOMB_X37_Y11_N26
\dp|regFile|rdDataB[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[3]~13_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[3]~12_combout\ & ((\dp|regFile|rg7\(3)))) # (!\dp|regFile|rdDataB[3]~12_combout\ & (\dp|regFile|rg5\(3))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(3),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(3),
	datad => \dp|regFile|rdDataB[3]~12_combout\,
	combout => \dp|regFile|rdDataB[3]~13_combout\);

-- Location: LCCOMB_X36_Y13_N24
\dp|regFile|rdDataB[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[3]~15_combout\ = (\dp|regFile|rdDataB[3]~14_combout\ & ((\dp|regFile|rg3\(3)) # ((!\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|regFile|rdDataB[3]~14_combout\ & (((\dp|regFile|rg2\(3) & \dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[3]~14_combout\,
	datab => \dp|regFile|rg3\(3),
	datac => \dp|regFile|rg2\(3),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[3]~15_combout\);

-- Location: LCCOMB_X27_Y10_N24
\dp|regFile|rdDataB[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[3]~16_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[3]~13_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[3]~13_combout\,
	datad => \dp|regFile|rdDataB[3]~15_combout\,
	combout => \dp|regFile|rdDataB[3]~16_combout\);

-- Location: LCCOMB_X32_Y10_N6
\dp|big_mux_before_alu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux12~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & ((\dp|ir|out\(3)))) # (!\con|WideOr18~1_combout\ & (\dp|regFile|rdDataB[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr18~1_combout\,
	datab => \con|WideOr17~combout\,
	datac => \dp|regFile|rdDataB[3]~16_combout\,
	datad => \dp|ir|out\(3),
	combout => \dp|big_mux_before_alu|Mux12~0_combout\);

-- Location: LCCOMB_X32_Y9_N28
\dp|alu1|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~68_combout\ = (\con|WideOr14~0_combout\ & (!\con|alu_op[1]~0_combout\ & ((!\dp|big_mux_before_alu|Mux12~0_combout\) # (!\dp|small_mux_before_alu|result[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[3]~3_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \dp|big_mux_before_alu|Mux12~0_combout\,
	datad => \con|alu_op[1]~0_combout\,
	combout => \dp|alu1|Add0~68_combout\);

-- Location: LCCOMB_X32_Y9_N16
\dp|alu1|Add0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~110_combout\ = (\dp|alu1|Add0~68_combout\) # ((!\con|state.lhi_execute~q\ & (!\con|state.nanda~q\ & \dp|alu1|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.nanda~q\,
	datac => \dp|alu1|Add0~69_combout\,
	datad => \dp|alu1|Add0~68_combout\,
	combout => \dp|alu1|Add0~110_combout\);

-- Location: LCCOMB_X30_Y10_N2
\dp|mux_after_pc|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux12~0_combout\ = (\con|WideOr23~2_combout\ & (((\dp|regA|out[3]~3_combout\)))) # (!\con|WideOr23~2_combout\ & (!\con|WideOr24~combout\ & ((\dp|regA|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~combout\,
	datab => \con|WideOr23~2_combout\,
	datac => \dp|regA|out[3]~3_combout\,
	datad => \dp|regA|out\(3),
	combout => \dp|mux_after_pc|Mux12~0_combout\);

-- Location: LCCOMB_X30_Y10_N6
\dp|mux_after_pc|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux12~1_combout\ = (\dp|mux_after_pc|Mux12~0_combout\) # ((\con|WideOr24~combout\ & \dp|alu1|Add0~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~combout\,
	datac => \dp|alu1|Add0~110_combout\,
	datad => \dp|mux_after_pc|Mux12~0_combout\,
	combout => \dp|mux_after_pc|Mux12~1_combout\);

-- Location: FF_X32_Y13_N1
\mem|mem~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~916_q\);

-- Location: FF_X32_Y13_N27
\mem|mem~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~788_q\);

-- Location: LCCOMB_X32_Y13_N0
\mem|mem~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1223_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~916_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~788_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~916_q\,
	datad => \mem|mem~788_q\,
	combout => \mem|mem~1223_combout\);

-- Location: FF_X31_Y13_N1
\mem|mem~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~852_q\);

-- Location: LCCOMB_X31_Y13_N0
\mem|mem~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1224_combout\ = (\mem|mem~1223_combout\ & ((\mem|mem~980_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1223_combout\ & (((\mem|mem~852_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~980_q\,
	datab => \mem|mem~1223_combout\,
	datac => \mem|mem~852_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1224_combout\);

-- Location: LCCOMB_X25_Y11_N14
\mem|mem~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1772_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & \mem|mem~1702_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1702_combout\,
	combout => \mem|mem~1772_combout\);

-- Location: FF_X25_Y12_N25
\mem|mem~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~884_q\);

-- Location: LCCOMB_X27_Y15_N30
\mem|mem~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1775_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1726_combout\ & (\con|Selector3~0_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1726_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1775_combout\);

-- Location: FF_X25_Y12_N11
\mem|mem~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1012_q\);

-- Location: LCCOMB_X25_Y12_N24
\mem|mem~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1231_combout\ = (\mem|mem~1230_combout\ & (((\mem|mem~1012_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1230_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~884_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1230_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~884_q\,
	datad => \mem|mem~1012_q\,
	combout => \mem|mem~1231_combout\);

-- Location: LCCOMB_X26_Y14_N22
\mem|mem~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1769_combout\ = (\mem|mem~1700_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1700_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1769_combout\);

-- Location: FF_X32_Y15_N25
\mem|mem~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~836_q\);

-- Location: LCCOMB_X32_Y15_N24
\mem|mem~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1227_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~836_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~772_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~772_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~836_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1227_combout\);

-- Location: FF_X31_Y15_N9
\mem|mem~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~900_q\);

-- Location: LCCOMB_X31_Y15_N8
\mem|mem~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1228_combout\ = (\mem|mem~1227_combout\ & ((\mem|mem~964_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1227_combout\ & (((\mem|mem~900_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~964_q\,
	datab => \mem|mem~1227_combout\,
	datac => \mem|mem~900_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1228_combout\);

-- Location: FF_X32_Y14_N25
\mem|mem~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~868_q\);

-- Location: LCCOMB_X32_Y14_N24
\mem|mem~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1225_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~868_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~804_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~804_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~868_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1225_combout\);

-- Location: FF_X31_Y14_N19
\mem|mem~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~932_q\);

-- Location: LCCOMB_X28_Y14_N14
\mem|mem~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1767_combout\ = (\mem|mem~1720_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1720_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1767_combout\);

-- Location: FF_X31_Y14_N21
\mem|mem~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~996_q\);

-- Location: LCCOMB_X31_Y14_N18
\mem|mem~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1226_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1225_combout\ & ((\mem|mem~996_q\))) # (!\mem|mem~1225_combout\ & (\mem|mem~932_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1225_combout\,
	datac => \mem|mem~932_q\,
	datad => \mem|mem~996_q\,
	combout => \mem|mem~1226_combout\);

-- Location: LCCOMB_X30_Y14_N2
\mem|mem~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1229_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1226_combout\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1228_combout\,
	datad => \mem|mem~1226_combout\,
	combout => \mem|mem~1229_combout\);

-- Location: LCCOMB_X30_Y14_N20
\mem|mem~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1232_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1229_combout\ & ((\mem|mem~1231_combout\))) # (!\mem|mem~1229_combout\ & (\mem|mem~1224_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1224_combout\,
	datac => \mem|mem~1231_combout\,
	datad => \mem|mem~1229_combout\,
	combout => \mem|mem~1232_combout\);

-- Location: LCCOMB_X28_Y14_N16
\mem|mem~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1748_combout\ = (\mem|mem~1706_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1706_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1748_combout\);

-- Location: FF_X27_Y10_N21
\mem|mem~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~420_q\);

-- Location: LCCOMB_X27_Y10_N20
\mem|mem~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1202_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~420_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~292_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~292_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~420_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1202_combout\);

-- Location: LCCOMB_X25_Y10_N4
\mem|mem~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1751_combout\ = (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1696_combout\ & \dp|mux_after_pc|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector3~0_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1696_combout\,
	datad => \dp|mux_after_pc|Mux11~1_combout\,
	combout => \mem|mem~1751_combout\);

-- Location: FF_X27_Y10_N27
\mem|mem~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~356_q\);

-- Location: LCCOMB_X27_Y10_N26
\mem|mem~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1203_combout\ = (\mem|mem~1202_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\)) # (!\mem|mem~484_q\))) # (!\mem|mem~1202_combout\ & (((\mem|mem~356_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~484_q\,
	datab => \mem|mem~1202_combout\,
	datac => \mem|mem~356_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1203_combout\);

-- Location: LCCOMB_X25_Y15_N22
\mem|mem~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1758_combout\ = (\mem|mem~1722_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1722_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1758_combout\);

-- Location: FF_X27_Y17_N5
\mem|mem~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~468_q\);

-- Location: LCCOMB_X29_Y14_N20
\mem|mem~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1756_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1704_combout\ & (\con|Selector3~0_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1704_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1756_combout\);

-- Location: FF_X27_Y17_N11
\mem|mem~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~404_q\);

-- Location: LCCOMB_X26_Y14_N10
\mem|mem~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1759_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1698_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1698_combout\,
	combout => \mem|mem~1759_combout\);

-- Location: FF_X26_Y17_N13
\mem|mem~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~340_q\);

-- Location: LCCOMB_X27_Y16_N20
\mem|mem~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1757_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1712_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1712_combout\,
	combout => \mem|mem~1757_combout\);

-- Location: FF_X26_Y17_N7
\mem|mem~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~276_q\);

-- Location: LCCOMB_X26_Y17_N12
\mem|mem~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1204_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~340_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~276_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~340_q\,
	datad => \mem|mem~276_q\,
	combout => \mem|mem~1204_combout\);

-- Location: LCCOMB_X27_Y17_N10
\mem|mem~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1205_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1204_combout\ & (\mem|mem~468_q\)) # (!\mem|mem~1204_combout\ & ((\mem|mem~404_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~468_q\,
	datac => \mem|mem~404_q\,
	datad => \mem|mem~1204_combout\,
	combout => \mem|mem~1205_combout\);

-- Location: FF_X26_Y11_N25
\mem|mem~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~388_q\);

-- Location: FF_X26_Y11_N19
\mem|mem~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~260_q\);

-- Location: LCCOMB_X26_Y11_N24
\mem|mem~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1206_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~388_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~260_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~388_q\,
	datad => \mem|mem~260_q\,
	combout => \mem|mem~1206_combout\);

-- Location: FF_X27_Y12_N29
\mem|mem~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~324_q\);

-- Location: LCCOMB_X27_Y12_N28
\mem|mem~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1207_combout\ = (\mem|mem~1206_combout\ & ((\mem|mem~452_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1206_combout\ & (((\mem|mem~324_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~452_q\,
	datab => \mem|mem~1206_combout\,
	datac => \mem|mem~324_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1207_combout\);

-- Location: LCCOMB_X30_Y14_N4
\mem|mem~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1208_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1205_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~1207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1205_combout\,
	datac => \mem|mem~1207_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1208_combout\);

-- Location: LCCOMB_X30_Y14_N26
\mem|mem~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1211_combout\ = (\mem|mem~1208_combout\ & ((\mem|mem~1210_combout\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1208_combout\ & (((\mem|mem~1203_combout\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1210_combout\,
	datab => \mem|mem~1203_combout\,
	datac => \mem|mem~1208_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1211_combout\);

-- Location: LCCOMB_X24_Y15_N2
\mem|mem~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1839_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1839_combout\);

-- Location: FF_X24_Y15_N3
\mem|mem~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1839_combout\,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~212_q\);

-- Location: FF_X24_Y15_N29
\mem|mem~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~244_q\);

-- Location: LCCOMB_X24_Y15_N28
\mem|mem~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1220_combout\ = (\mem|mem~1219_combout\ & (((\mem|mem~244_q\) # (!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1219_combout\ & (!\mem|mem~212_q\ & ((\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1219_combout\,
	datab => \mem|mem~212_q\,
	datac => \mem|mem~244_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1220_combout\);

-- Location: LCCOMB_X26_Y15_N18
\mem|mem~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1700_combout\ = (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1700_combout\);

-- Location: LCCOMB_X24_Y14_N2
\mem|mem~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1734_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\mem|mem~1700_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \mem|mem~1700_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1734_combout\);

-- Location: FF_X30_Y13_N19
\mem|mem~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~68_q\);

-- Location: LCCOMB_X30_Y13_N18
\mem|mem~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1214_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (!\mem|mem~100_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~100_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~68_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1214_combout\);

-- Location: LCCOMB_X28_Y17_N28
\mem|mem~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1732_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & \mem|mem~1698_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1698_combout\,
	combout => \mem|mem~1732_combout\);

-- Location: FF_X29_Y13_N1
\mem|mem~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~84_q\);

-- Location: LCCOMB_X29_Y13_N2
\mem|mem~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1836_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1836_combout\);

-- Location: LCCOMB_X25_Y11_N28
\mem|mem~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1735_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & \mem|mem~1702_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1702_combout\,
	combout => \mem|mem~1735_combout\);

-- Location: FF_X29_Y13_N3
\mem|mem~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1836_combout\,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~116_q\);

-- Location: LCCOMB_X29_Y13_N0
\mem|mem~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1215_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1214_combout\ & ((!\mem|mem~116_q\))) # (!\mem|mem~1214_combout\ & (\mem|mem~84_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1214_combout\,
	datac => \mem|mem~84_q\,
	datad => \mem|mem~116_q\,
	combout => \mem|mem~1215_combout\);

-- Location: LCCOMB_X30_Y14_N12
\mem|mem~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1218_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1215_combout\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1217_combout\,
	datab => \mem|mem~1215_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1218_combout\);

-- Location: LCCOMB_X30_Y14_N6
\mem|mem~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1221_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1218_combout\ & ((\mem|mem~1220_combout\))) # (!\mem|mem~1218_combout\ & (\mem|mem~1213_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1213_combout\,
	datab => \mem|mem~1220_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \mem|mem~1218_combout\,
	combout => \mem|mem~1221_combout\);

-- Location: LCCOMB_X30_Y14_N8
\mem|mem~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1222_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (\dp|mux_after_pc|Mux11~1_combout\)) # (!\dp|mux_after_pc|Mux10~1_combout\ & ((\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1211_combout\)) # (!\dp|mux_after_pc|Mux11~1_combout\ & 
-- ((\mem|mem~1221_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \mem|mem~1211_combout\,
	datad => \mem|mem~1221_combout\,
	combout => \mem|mem~1222_combout\);

-- Location: LCCOMB_X21_Y13_N2
\mem|mem~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1832_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1832_combout\);

-- Location: LCCOMB_X27_Y15_N2
\mem|mem~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1727_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1726_combout\ & (\con|Selector3~0_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1726_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1727_combout\);

-- Location: FF_X21_Y13_N3
\mem|mem~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1832_combout\,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~756_q\);

-- Location: LCCOMB_X28_Y14_N24
\mem|mem~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1721_combout\ = (\mem|mem~1720_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1720_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1721_combout\);

-- Location: FF_X21_Y13_N1
\mem|mem~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~740_q\);

-- Location: LCCOMB_X21_Y13_N0
\mem|mem~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1200_combout\ = (\mem|mem~1199_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~756_q\))) # (!\mem|mem~1199_combout\ & (((\mem|mem~740_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1199_combout\,
	datab => \mem|mem~756_q\,
	datac => \mem|mem~740_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1200_combout\);

-- Location: LCCOMB_X27_Y13_N20
\mem|mem~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1703_combout\ = (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1702_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector3~0_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1702_combout\,
	combout => \mem|mem~1703_combout\);

-- Location: FF_X30_Y12_N21
\mem|mem~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~628_q\);

-- Location: LCCOMB_X30_Y12_N8
\mem|mem~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1830_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1830_combout\);

-- Location: LCCOMB_X28_Y17_N18
\mem|mem~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1699_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & \mem|mem~1698_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1698_combout\,
	combout => \mem|mem~1699_combout\);

-- Location: FF_X30_Y12_N9
\mem|mem~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1830_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~596_q\);

-- Location: LCCOMB_X30_Y12_N2
\mem|mem~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1192_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~596_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~580_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~580_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~596_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1192_combout\);

-- Location: LCCOMB_X30_Y12_N20
\mem|mem~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1193_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1192_combout\ & ((\mem|mem~628_q\))) # (!\mem|mem~1192_combout\ & (!\mem|mem~612_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~612_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~628_q\,
	datad => \mem|mem~1192_combout\,
	combout => \mem|mem~1193_combout\);

-- Location: LCCOMB_X28_Y15_N2
\mem|mem~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1831_combout\ = !\dp|regFile|rdDataB[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[4]~26_combout\,
	combout => \mem|mem~1831_combout\);

-- Location: LCCOMB_X23_Y16_N4
\mem|mem~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1719_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1718_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1718_combout\,
	combout => \mem|mem~1719_combout\);

-- Location: FF_X28_Y15_N3
\mem|mem~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1831_combout\,
	ena => \mem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~564_q\);

-- Location: LCCOMB_X27_Y16_N30
\mem|mem~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1713_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1712_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1712_combout\,
	combout => \mem|mem~1713_combout\);

-- Location: FF_X28_Y15_N17
\mem|mem~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[4]~26_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~532_q\);

-- Location: LCCOMB_X28_Y15_N16
\mem|mem~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1197_combout\ = (\mem|mem~1196_combout\ & (((!\dp|mux_after_pc|Mux15~1_combout\)) # (!\mem|mem~564_q\))) # (!\mem|mem~1196_combout\ & (((\mem|mem~532_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1196_combout\,
	datab => \mem|mem~564_q\,
	datac => \mem|mem~532_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1197_combout\);

-- Location: LCCOMB_X30_Y14_N16
\mem|mem~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1198_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1195_combout\) # ((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1197_combout\ & !\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1195_combout\,
	datab => \mem|mem~1197_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1198_combout\);

-- Location: LCCOMB_X30_Y14_N10
\mem|mem~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1201_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1198_combout\ & (\mem|mem~1200_combout\)) # (!\mem|mem~1198_combout\ & ((\mem|mem~1193_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1200_combout\,
	datac => \mem|mem~1193_combout\,
	datad => \mem|mem~1198_combout\,
	combout => \mem|mem~1201_combout\);

-- Location: LCCOMB_X30_Y14_N14
\mem|mem~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1233_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1222_combout\ & (\mem|mem~1232_combout\)) # (!\mem|mem~1222_combout\ & ((\mem|mem~1201_combout\))))) # (!\dp|mux_after_pc|Mux10~1_combout\ & (((\mem|mem~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \mem|mem~1232_combout\,
	datac => \mem|mem~1222_combout\,
	datad => \mem|mem~1201_combout\,
	combout => \mem|mem~1233_combout\);

-- Location: LCCOMB_X31_Y11_N12
\mem|dataout[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[4]~36_combout\ = (\mem|mem~1233_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \mem|mem~1233_combout\,
	combout => \mem|dataout[4]~36_combout\);

-- Location: FF_X31_Y11_N13
\dp|ir|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[4]~36_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(4));

-- Location: LCCOMB_X31_Y11_N22
\dp|mux4B_C|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4B_C|Mux1~1_combout\ = (\con|WideOr27~combout\ & ((\dp|mux4B_C|Mux1~0_combout\ & (\dp|ir|out\(4))) # (!\dp|mux4B_C|Mux1~0_combout\ & ((\dp|encoder|dout[1]~2_combout\))))) # (!\con|WideOr27~combout\ & (\dp|mux4B_C|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr27~combout\,
	datab => \dp|mux4B_C|Mux1~0_combout\,
	datac => \dp|ir|out\(4),
	datad => \dp|encoder|dout[1]~2_combout\,
	combout => \dp|mux4B_C|Mux1~1_combout\);

-- Location: FF_X32_Y11_N5
\dp|regFile|rg0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux13~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(2));

-- Location: LCCOMB_X36_Y10_N6
\dp|regFile|rdDataB[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[2]~8_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg1\(2))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg0\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg1\(2),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg0\(2),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[2]~8_combout\);

-- Location: FF_X37_Y12_N27
\dp|regFile|rg3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux13~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(2));

-- Location: FF_X36_Y14_N21
\dp|regFile|rg2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux13~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(2));

-- Location: LCCOMB_X37_Y12_N26
\dp|regFile|rdDataB[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[2]~9_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[2]~8_combout\ & (\dp|regFile|rg3\(2))) # (!\dp|regFile|rdDataB[2]~8_combout\ & ((\dp|regFile|rg2\(2)))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (\dp|regFile|rdDataB[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rdDataB[2]~8_combout\,
	datac => \dp|regFile|rg3\(2),
	datad => \dp|regFile|rg2\(2),
	combout => \dp|regFile|rdDataB[2]~9_combout\);

-- Location: LCCOMB_X37_Y11_N30
\dp|big_mux_before_alu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux13~0_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[2]~11_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[2]~9_combout\,
	datad => \dp|regFile|rdDataB[2]~11_combout\,
	combout => \dp|big_mux_before_alu|Mux13~0_combout\);

-- Location: LCCOMB_X34_Y10_N4
\dp|big_mux_before_alu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux13~1_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(2))) # (!\con|WideOr18~1_combout\ & ((\dp|big_mux_before_alu|Mux13~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(2),
	datab => \con|WideOr18~1_combout\,
	datac => \dp|big_mux_before_alu|Mux13~0_combout\,
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux13~1_combout\);

-- Location: LCCOMB_X34_Y10_N6
\dp|big_mux_before_alu|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux14~4_combout\ = (!\con|WideOr18~1_combout\ & \con|WideOr17~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|WideOr18~1_combout\,
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux14~4_combout\);

-- Location: LCCOMB_X34_Y10_N8
\dp|alu1|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~64_combout\ = \con|WideOr14~0_combout\ $ (((!\dp|big_mux_before_alu|Mux13~1_combout\ & ((!\dp|big_mux_before_alu|Mux14~4_combout\) # (!\dp|encoder|dout[2]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|dout[2]~7_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \dp|big_mux_before_alu|Mux13~1_combout\,
	datad => \dp|big_mux_before_alu|Mux14~4_combout\,
	combout => \dp|alu1|Add0~64_combout\);

-- Location: LCCOMB_X34_Y10_N26
\dp|alu1|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~78_combout\ = (\con|alu_op[1]~0_combout\ & (((\dp|alu1|Add0~65_combout\)))) # (!\con|alu_op[1]~0_combout\ & (\dp|alu1|Add0~67_combout\ & (\con|WideOr14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~67_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \dp|alu1|Add0~65_combout\,
	combout => \dp|alu1|Add0~78_combout\);

-- Location: FF_X34_Y10_N27
\dp|aluOutReg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(2));

-- Location: LCCOMB_X32_Y11_N4
\dp|mux_after_mdr|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux13~1_combout\ = (\dp|mux_after_mdr|Mux13~0_combout\ & ((\dp|aluOutReg|out\(2)) # ((!\con|WideOr23~combout\)))) # (!\dp|mux_after_mdr|Mux13~0_combout\ & (((\con|WideOr23~combout\ & \mem|dataout[2]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_mdr|Mux13~0_combout\,
	datab => \dp|aluOutReg|out\(2),
	datac => \con|WideOr23~combout\,
	datad => \mem|dataout[2]~34_combout\,
	combout => \dp|mux_after_mdr|Mux13~1_combout\);

-- Location: FF_X36_Y10_N13
\dp|regFile|rg4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux13~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(2));

-- Location: LCCOMB_X36_Y10_N12
\dp|regFile|rdDataA[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[2]~10_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\) # ((\dp|regFile|rg6\(2))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & (!\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg4\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg4\(2),
	datad => \dp|regFile|rg6\(2),
	combout => \dp|regFile|rdDataA[2]~10_combout\);

-- Location: FF_X35_Y10_N29
\dp|regFile|rg5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux13~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(2));

-- Location: LCCOMB_X35_Y10_N28
\dp|regFile|rdDataA[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[2]~11_combout\ = (\dp|regFile|rdDataA[2]~10_combout\ & ((\dp|regFile|rg7\(2)) # ((!\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|regFile|rdDataA[2]~10_combout\ & (((\dp|regFile|rg5\(2) & \dp|mux4PcSelect|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg7\(2),
	datab => \dp|regFile|rdDataA[2]~10_combout\,
	datac => \dp|regFile|rg5\(2),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[2]~11_combout\);

-- Location: FF_X37_Y12_N13
\dp|regFile|rg1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux13~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(2));

-- Location: LCCOMB_X37_Y12_N12
\dp|regFile|rdDataA[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[2]~8_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|mux4PcSelect|Mux2~1_combout\)) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg1\(2))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- ((\dp|regFile|rg0\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(2),
	datad => \dp|regFile|rg0\(2),
	combout => \dp|regFile|rdDataA[2]~8_combout\);

-- Location: LCCOMB_X36_Y14_N20
\dp|regFile|rdDataA[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[2]~9_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rdDataA[2]~8_combout\ & (\dp|regFile|rg3\(2))) # (!\dp|regFile|rdDataA[2]~8_combout\ & ((\dp|regFile|rg2\(2)))))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataA[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|regFile|rg3\(2),
	datac => \dp|regFile|rg2\(2),
	datad => \dp|regFile|rdDataA[2]~8_combout\,
	combout => \dp|regFile|rdDataA[2]~9_combout\);

-- Location: LCCOMB_X34_Y10_N0
\dp|regA|out[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[2]~2_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[2]~11_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux0~1_combout\,
	datab => \dp|regFile|rdDataA[2]~11_combout\,
	datad => \dp|regFile|rdDataA[2]~9_combout\,
	combout => \dp|regA|out[2]~2_combout\);

-- Location: LCCOMB_X34_Y10_N20
\dp|mux_after_pc|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux13~0_combout\ = (\con|WideOr23~2_combout\ & (((\dp|regA|out[2]~2_combout\)))) # (!\con|WideOr23~2_combout\ & (\dp|regA|out\(2) & (!\con|WideOr24~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out\(2),
	datab => \con|WideOr24~combout\,
	datac => \con|WideOr23~2_combout\,
	datad => \dp|regA|out[2]~2_combout\,
	combout => \dp|mux_after_pc|Mux13~0_combout\);

-- Location: LCCOMB_X34_Y10_N10
\dp|mux_after_pc|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux13~2_combout\ = (\dp|mux_after_pc|Mux13~0_combout\) # ((\dp|mux_after_pc|Mux13~1_combout\ & ((\dp|alu1|Add0~65_combout\) # (!\con|alu_op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~1_combout\,
	datab => \dp|mux_after_pc|Mux13~0_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \dp|alu1|Add0~65_combout\,
	combout => \dp|mux_after_pc|Mux13~2_combout\);

-- Location: LCCOMB_X32_Y11_N20
\dp|mux_after_mdr|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux10~0_combout\ = (\con|WideOr23~combout\ & ((\mem|dataout[5]~37_combout\) # ((\con|memtoreg\(0))))) # (!\con|WideOr23~combout\ & (((!\con|memtoreg\(0) & \dp|alu1|Add0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \mem|dataout[5]~37_combout\,
	datac => \con|memtoreg\(0),
	datad => \dp|alu1|Add0~113_combout\,
	combout => \dp|mux_after_mdr|Mux10~0_combout\);

-- Location: FF_X34_Y8_N17
\dp|aluOutReg|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(5));

-- Location: LCCOMB_X32_Y11_N10
\dp|mux_after_mdr|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux10~1_combout\ = (\dp|mux_after_mdr|Mux10~0_combout\ & (((\dp|aluOutReg|out\(5)) # (!\con|memtoreg\(0))))) # (!\dp|mux_after_mdr|Mux10~0_combout\ & (\dp|ir|out\(5) & (\con|memtoreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \dp|mux_after_mdr|Mux10~0_combout\,
	datac => \con|memtoreg\(0),
	datad => \dp|aluOutReg|out\(5),
	combout => \dp|mux_after_mdr|Mux10~1_combout\);

-- Location: FF_X35_Y10_N19
\dp|regFile|rg5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux10~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(5));

-- Location: FF_X32_Y12_N19
\dp|regFile|rg7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux10~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(5));

-- Location: FF_X36_Y10_N23
\dp|regFile|rg6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux10~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(5));

-- Location: FF_X36_Y10_N11
\dp|regFile|rg4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux10~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(5));

-- Location: LCCOMB_X36_Y10_N10
\dp|regFile|rdDataB[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[5]~17_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg6\(5)) # ((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg4\(5) & !\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg6\(5),
	datac => \dp|regFile|rg4\(5),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[5]~17_combout\);

-- Location: LCCOMB_X32_Y12_N18
\dp|regFile|rdDataB[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[5]~18_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[5]~17_combout\ & ((\dp|regFile|rg7\(5)))) # (!\dp|regFile|rdDataB[5]~17_combout\ & (\dp|regFile|rg5\(5))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rg5\(5),
	datac => \dp|regFile|rg7\(5),
	datad => \dp|regFile|rdDataB[5]~17_combout\,
	combout => \dp|regFile|rdDataB[5]~18_combout\);

-- Location: FF_X36_Y13_N21
\dp|regFile|rg2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux10~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(5));

-- Location: FF_X35_Y12_N25
\dp|regFile|rg3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux10~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(5));

-- Location: FF_X32_Y11_N11
\dp|regFile|rg0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux10~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(5));

-- Location: LCCOMB_X35_Y12_N0
\dp|regFile|rdDataB[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[5]~19_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(5)) # ((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (((\dp|regFile|rg0\(5) & !\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg1\(5),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg0\(5),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[5]~19_combout\);

-- Location: LCCOMB_X35_Y12_N24
\dp|regFile|rdDataB[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[5]~20_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[5]~19_combout\ & ((\dp|regFile|rg3\(5)))) # (!\dp|regFile|rdDataB[5]~19_combout\ & (\dp|regFile|rg2\(5))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataB[5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg2\(5),
	datac => \dp|regFile|rg3\(5),
	datad => \dp|regFile|rdDataB[5]~19_combout\,
	combout => \dp|regFile|rdDataB[5]~20_combout\);

-- Location: LCCOMB_X27_Y10_N2
\dp|regFile|rdDataB[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[5]~21_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[5]~18_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[5]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[5]~18_combout\,
	datad => \dp|regFile|rdDataB[5]~20_combout\,
	combout => \dp|regFile|rdDataB[5]~21_combout\);

-- Location: FF_X27_Y15_N25
\mem|mem~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~885_q\);

-- Location: FF_X27_Y15_N19
\mem|mem~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1013_q\);

-- Location: LCCOMB_X27_Y15_N24
\mem|mem~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1273_combout\ = (\mem|mem~1272_combout\ & (((\mem|mem~1013_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1272_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~885_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1272_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~885_q\,
	datad => \mem|mem~1013_q\,
	combout => \mem|mem~1273_combout\);

-- Location: LCCOMB_X32_Y15_N20
\mem|mem~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1850_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1850_combout\);

-- Location: FF_X32_Y15_N21
\mem|mem~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1850_combout\,
	ena => \mem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~773_q\);

-- Location: FF_X31_Y15_N21
\mem|mem~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~901_q\);

-- Location: LCCOMB_X31_Y15_N20
\mem|mem~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1270_combout\ = (\mem|mem~1269_combout\ & (((\mem|mem~901_q\ & !\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1269_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)) # (!\mem|mem~773_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1269_combout\,
	datab => \mem|mem~773_q\,
	datac => \mem|mem~901_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1270_combout\);

-- Location: LCCOMB_X27_Y15_N22
\mem|mem~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1271_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1268_combout\) # ((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1270_combout\ & !\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1268_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1270_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1271_combout\);

-- Location: LCCOMB_X27_Y15_N20
\mem|mem~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1274_combout\ = (\mem|mem~1271_combout\ & (((\mem|mem~1273_combout\) # (!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1271_combout\ & (\mem|mem~1266_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1266_combout\,
	datab => \mem|mem~1273_combout\,
	datac => \mem|mem~1271_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1274_combout\);

-- Location: FF_X24_Y16_N17
\mem|mem~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~437_q\);

-- Location: FF_X23_Y13_N5
\mem|mem~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~373_q\);

-- Location: LCCOMB_X23_Y13_N4
\mem|mem~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1241_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~373_q\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~309_q\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~309_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~373_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1241_combout\);

-- Location: LCCOMB_X24_Y16_N16
\mem|mem~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1242_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1241_combout\ & (\mem|mem~501_q\)) # (!\mem|mem~1241_combout\ & ((\mem|mem~437_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~501_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~437_q\,
	datad => \mem|mem~1241_combout\,
	combout => \mem|mem~1242_combout\);

-- Location: FF_X27_Y17_N23
\mem|mem~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~405_q\);

-- Location: FF_X27_Y17_N25
\mem|mem~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~469_q\);

-- Location: LCCOMB_X27_Y17_N22
\mem|mem~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1237_combout\ = (\mem|mem~1236_combout\ & (((\mem|mem~469_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1236_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~405_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1236_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~405_q\,
	datad => \mem|mem~469_q\,
	combout => \mem|mem~1237_combout\);

-- Location: LCCOMB_X27_Y15_N16
\mem|mem~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1240_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1237_combout\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1239_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1237_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1240_combout\);

-- Location: LCCOMB_X27_Y15_N26
\mem|mem~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1243_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1240_combout\ & ((\mem|mem~1242_combout\))) # (!\mem|mem~1240_combout\ & (\mem|mem~1235_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1235_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1242_combout\,
	datad => \mem|mem~1240_combout\,
	combout => \mem|mem~1243_combout\);

-- Location: LCCOMB_X25_Y15_N20
\mem|mem~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1723_combout\ = (\mem|mem~1722_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1722_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1723_combout\);

-- Location: FF_X21_Y14_N29
\mem|mem~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~725_q\);

-- Location: LCCOMB_X21_Y14_N28
\mem|mem~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1251_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~725_q\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~709_q\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~709_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~725_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1251_combout\);

-- Location: FF_X21_Y13_N29
\mem|mem~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~741_q\);

-- Location: FF_X21_Y13_N7
\mem|mem~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~757_q\);

-- Location: LCCOMB_X21_Y13_N28
\mem|mem~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1252_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1251_combout\ & ((\mem|mem~757_q\))) # (!\mem|mem~1251_combout\ & (\mem|mem~741_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1251_combout\,
	datac => \mem|mem~741_q\,
	datad => \mem|mem~757_q\,
	combout => \mem|mem~1252_combout\);

-- Location: FF_X30_Y12_N27
\mem|mem~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~629_q\);

-- Location: LCCOMB_X31_Y12_N22
\mem|mem~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1845_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1845_combout\);

-- Location: LCCOMB_X24_Y14_N8
\mem|mem~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1701_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\mem|mem~1700_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \mem|mem~1700_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1701_combout\);

-- Location: FF_X31_Y12_N23
\mem|mem~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1845_combout\,
	ena => \mem|mem~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~581_q\);

-- Location: LCCOMB_X30_Y12_N0
\mem|mem~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1244_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)) # (!\mem|mem~597_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((!\dp|mux_after_pc|Mux14~2_combout\ & !\mem|mem~581_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~597_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \mem|mem~581_q\,
	combout => \mem|mem~1244_combout\);

-- Location: LCCOMB_X30_Y12_N26
\mem|mem~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1245_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1244_combout\ & ((\mem|mem~629_q\))) # (!\mem|mem~1244_combout\ & (!\mem|mem~613_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~613_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~629_q\,
	datad => \mem|mem~1244_combout\,
	combout => \mem|mem~1245_combout\);

-- Location: LCCOMB_X27_Y15_N14
\mem|mem~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1253_combout\ = (\mem|mem~1250_combout\ & (((\mem|mem~1252_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1250_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1250_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1252_combout\,
	datad => \mem|mem~1245_combout\,
	combout => \mem|mem~1253_combout\);

-- Location: FF_X24_Y15_N9
\mem|mem~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~245_q\);

-- Location: FF_X24_Y15_N7
\mem|mem~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~213_q\);

-- Location: LCCOMB_X24_Y15_N6
\mem|mem~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1262_combout\ = (\mem|mem~1261_combout\ & ((\mem|mem~245_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1261_combout\ & (((\mem|mem~213_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1261_combout\,
	datab => \mem|mem~245_q\,
	datac => \mem|mem~213_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1262_combout\);

-- Location: FF_X25_Y13_N5
\mem|mem~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~21_q\);

-- Location: LCCOMB_X28_Y14_N28
\mem|mem~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1738_combout\ = (\mem|mem~1716_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \con|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1716_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \con|Selector3~0_combout\,
	combout => \mem|mem~1738_combout\);

-- Location: FF_X25_Y13_N31
\mem|mem~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~5_q\);

-- Location: LCCOMB_X25_Y13_N4
\mem|mem~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1258_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~21_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~5_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~21_q\,
	datad => \mem|mem~5_q\,
	combout => \mem|mem~1258_combout\);

-- Location: FF_X26_Y13_N23
\mem|mem~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~53_q\);

-- Location: LCCOMB_X26_Y13_N20
\mem|mem~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1848_combout\ = !\dp|regFile|rdDataB[5]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[5]~21_combout\,
	combout => \mem|mem~1848_combout\);

-- Location: LCCOMB_X27_Y16_N16
\mem|mem~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1714_combout\ = (!\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & !\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1714_combout\);

-- Location: LCCOMB_X29_Y14_N24
\mem|mem~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1736_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1714_combout\ & (\con|Selector3~0_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1714_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1736_combout\);

-- Location: FF_X26_Y13_N21
\mem|mem~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1848_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~37_q\);

-- Location: LCCOMB_X26_Y13_N22
\mem|mem~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1259_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1258_combout\ & (\mem|mem~53_q\)) # (!\mem|mem~1258_combout\ & ((!\mem|mem~37_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1258_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1258_combout\,
	datac => \mem|mem~53_q\,
	datad => \mem|mem~37_q\,
	combout => \mem|mem~1259_combout\);

-- Location: FF_X29_Y13_N13
\mem|mem~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~85_q\);

-- Location: FF_X29_Y13_N7
\mem|mem~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[5]~21_combout\,
	sload => VCC,
	ena => \mem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~117_q\);

-- Location: LCCOMB_X29_Y13_N12
\mem|mem~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1257_combout\ = (\mem|mem~1256_combout\ & (((\mem|mem~117_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1256_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~85_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1256_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~85_q\,
	datad => \mem|mem~117_q\,
	combout => \mem|mem~1257_combout\);

-- Location: LCCOMB_X27_Y15_N8
\mem|mem~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1260_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1257_combout\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~1259_combout\,
	datad => \mem|mem~1257_combout\,
	combout => \mem|mem~1260_combout\);

-- Location: LCCOMB_X27_Y15_N10
\mem|mem~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1263_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1260_combout\ & ((\mem|mem~1262_combout\))) # (!\mem|mem~1260_combout\ & (\mem|mem~1255_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1255_combout\,
	datab => \mem|mem~1262_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \mem|mem~1260_combout\,
	combout => \mem|mem~1263_combout\);

-- Location: LCCOMB_X27_Y15_N28
\mem|mem~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1264_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (((\dp|mux_after_pc|Mux10~1_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1253_combout\)) # (!\dp|mux_after_pc|Mux10~1_combout\ & 
-- ((\mem|mem~1263_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1253_combout\,
	datac => \mem|mem~1263_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1264_combout\);

-- Location: LCCOMB_X27_Y15_N6
\mem|mem~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1275_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1264_combout\ & (\mem|mem~1274_combout\)) # (!\mem|mem~1264_combout\ & ((\mem|mem~1243_combout\))))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (((\mem|mem~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1274_combout\,
	datac => \mem|mem~1243_combout\,
	datad => \mem|mem~1264_combout\,
	combout => \mem|mem~1275_combout\);

-- Location: LCCOMB_X31_Y11_N8
\mem|dataout[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[5]~37_combout\ = (\mem|mem~1275_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \mem|mem~1275_combout\,
	combout => \mem|dataout[5]~37_combout\);

-- Location: FF_X31_Y11_N9
\dp|ir|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[5]~37_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(5));

-- Location: LCCOMB_X32_Y10_N14
\dp|big_mux_before_alu|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux5~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(5))) # (!\con|WideOr18~1_combout\ & ((\dp|regFile|rdDataB[10]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr18~1_combout\,
	datab => \con|WideOr17~combout\,
	datac => \dp|ir|out\(5),
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \dp|big_mux_before_alu|Mux5~0_combout\);

-- Location: LCCOMB_X31_Y9_N24
\dp|alu1|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~91_combout\ = (!\con|alu_op[1]~0_combout\ & (\con|WideOr14~0_combout\ & ((!\dp|big_mux_before_alu|Mux5~0_combout\) # (!\dp|small_mux_before_alu|result[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[10]~10_combout\,
	datab => \dp|big_mux_before_alu|Mux5~0_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \con|WideOr14~0_combout\,
	combout => \dp|alu1|Add0~91_combout\);

-- Location: FF_X35_Y12_N19
\dp|regFile|rg3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux5~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(10));

-- Location: LCCOMB_X36_Y13_N14
\dp|regFile|rdDataA[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[10]~41_combout\ = (\dp|regFile|rdDataA[10]~40_combout\ & ((\dp|regFile|rg3\(10)) # ((!\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|regFile|rdDataA[10]~40_combout\ & (((\dp|regFile|rg2\(10) & \dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[10]~40_combout\,
	datab => \dp|regFile|rg3\(10),
	datac => \dp|regFile|rg2\(10),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[10]~41_combout\);

-- Location: LCCOMB_X31_Y9_N18
\dp|regA|out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[10]~10_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[10]~43_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[10]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[10]~43_combout\,
	datab => \dp|regFile|rdDataA[10]~41_combout\,
	datad => \dp|mux4PcSelect|Mux0~1_combout\,
	combout => \dp|regA|out[10]~10_combout\);

-- Location: FF_X31_Y9_N19
\dp|regA|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[10]~10_combout\,
	asdata => \dp|alu1|Add0~124_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(10));

-- Location: LCCOMB_X31_Y9_N30
\dp|small_mux_before_alu|result[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[10]~10_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[10]~10_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out[10]~10_combout\,
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out\(10),
	combout => \dp|small_mux_before_alu|result[10]~10_combout\);

-- Location: FF_X34_Y12_N27
\dp|regFile|rg0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux6~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(9));

-- Location: LCCOMB_X34_Y12_N12
\dp|regFile|rdDataB[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[9]~44_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(9)) # ((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (((\dp|regFile|rg0\(9) & !\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg1\(9),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg0\(9),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[9]~44_combout\);

-- Location: LCCOMB_X36_Y12_N30
\dp|regFile|rdDataB[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[9]~45_combout\ = (\dp|regFile|rdDataB[9]~44_combout\ & ((\dp|regFile|rg3\(9)) # ((!\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|regFile|rdDataB[9]~44_combout\ & (((\dp|regFile|rg2\(9) & \dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg3\(9),
	datab => \dp|regFile|rdDataB[9]~44_combout\,
	datac => \dp|regFile|rg2\(9),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[9]~45_combout\);

-- Location: FF_X36_Y11_N11
\dp|regFile|rg7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux6~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(9));

-- Location: FF_X35_Y11_N19
\dp|regFile|rg5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux6~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(9));

-- Location: LCCOMB_X36_Y11_N10
\dp|regFile|rdDataB[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[9]~43_combout\ = (\dp|regFile|rdDataB[9]~42_combout\ & (((\dp|regFile|rg7\(9))) # (!\dp|mux4B_C|Mux2~1_combout\))) # (!\dp|regFile|rdDataB[9]~42_combout\ & (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg5\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[9]~42_combout\,
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(9),
	datad => \dp|regFile|rg5\(9),
	combout => \dp|regFile|rdDataB[9]~43_combout\);

-- Location: LCCOMB_X25_Y10_N28
\dp|regFile|rdDataB[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[9]~46_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[9]~43_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[9]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[9]~45_combout\,
	datad => \dp|regFile|rdDataB[9]~43_combout\,
	combout => \dp|regFile|rdDataB[9]~46_combout\);

-- Location: LCCOMB_X32_Y10_N12
\dp|big_mux_before_alu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux6~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(5))) # (!\con|WideOr18~1_combout\ & ((\dp|regFile|rdDataB[9]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \con|WideOr17~combout\,
	datac => \dp|regFile|rdDataB[9]~46_combout\,
	datad => \con|WideOr18~1_combout\,
	combout => \dp|big_mux_before_alu|Mux6~0_combout\);

-- Location: LCCOMB_X35_Y8_N2
\dp|alu1|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~88_combout\ = (\con|WideOr14~0_combout\ & (!\con|alu_op[1]~0_combout\ & ((!\dp|big_mux_before_alu|Mux6~0_combout\) # (!\dp|small_mux_before_alu|result[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr14~0_combout\,
	datab => \dp|small_mux_before_alu|result[9]~9_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \dp|big_mux_before_alu|Mux6~0_combout\,
	combout => \dp|alu1|Add0~88_combout\);

-- Location: LCCOMB_X34_Y9_N14
\dp|alu1|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~122_combout\ = (\dp|alu1|Add0~88_combout\) # ((\dp|alu1|Add0~89_combout\ & (!\con|state.nanda~q\ & !\con|state.lhi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~89_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~88_combout\,
	combout => \dp|alu1|Add0~122_combout\);

-- Location: FF_X34_Y9_N15
\dp|aluOutReg|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(9));

-- Location: LCCOMB_X34_Y12_N26
\dp|mux_after_mdr|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux6~1_combout\ = (\dp|mux_after_mdr|Mux6~0_combout\ & (((\dp|aluOutReg|out\(9)) # (!\con|memtoreg\(0))))) # (!\dp|mux_after_mdr|Mux6~0_combout\ & (\dp|ir|out\(8) & ((\con|memtoreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_mdr|Mux6~0_combout\,
	datab => \dp|ir|out\(8),
	datac => \dp|aluOutReg|out\(9),
	datad => \con|memtoreg\(0),
	combout => \dp|mux_after_mdr|Mux6~1_combout\);

-- Location: FF_X36_Y12_N31
\dp|regFile|rg2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux6~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(9));

-- Location: FF_X35_Y12_N17
\dp|regFile|rg3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux6~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(9));

-- Location: LCCOMB_X35_Y12_N16
\dp|regFile|rdDataA[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[9]~37_combout\ = (\dp|regFile|rdDataA[9]~36_combout\ & (((\dp|regFile|rg3\(9)) # (!\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|regFile|rdDataA[9]~36_combout\ & (\dp|regFile|rg2\(9) & ((\dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[9]~36_combout\,
	datab => \dp|regFile|rg2\(9),
	datac => \dp|regFile|rg3\(9),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[9]~37_combout\);

-- Location: LCCOMB_X34_Y9_N0
\dp|regA|out[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[9]~9_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[9]~39_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[9]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[9]~39_combout\,
	datab => \dp|mux4PcSelect|Mux0~1_combout\,
	datad => \dp|regFile|rdDataA[9]~37_combout\,
	combout => \dp|regA|out[9]~9_combout\);

-- Location: LCCOMB_X35_Y8_N0
\dp|small_mux_before_alu|result[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[9]~9_combout\ = (\con|WideOr16~1_combout\ & ((\dp|regA|out[9]~9_combout\))) # (!\con|WideOr16~1_combout\ & (\dp|regA|out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out\(9),
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out[9]~9_combout\,
	combout => \dp|small_mux_before_alu|result[9]~9_combout\);

-- Location: FF_X36_Y12_N5
\dp|regFile|rg2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux7~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(8));

-- Location: FF_X35_Y12_N15
\dp|regFile|rg3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux7~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(8));

-- Location: LCCOMB_X35_Y12_N14
\dp|regFile|rdDataA[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[8]~33_combout\ = (\dp|regFile|rdDataA[8]~32_combout\ & (((\dp|regFile|rg3\(8)) # (!\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|regFile|rdDataA[8]~32_combout\ & (\dp|regFile|rg2\(8) & ((\dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[8]~32_combout\,
	datab => \dp|regFile|rg2\(8),
	datac => \dp|regFile|rg3\(8),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[8]~33_combout\);

-- Location: LCCOMB_X34_Y8_N4
\dp|regA|out[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[8]~8_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[8]~35_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[8]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[8]~35_combout\,
	datab => \dp|regFile|rdDataA[8]~33_combout\,
	datad => \dp|mux4PcSelect|Mux0~1_combout\,
	combout => \dp|regA|out[8]~8_combout\);

-- Location: FF_X34_Y8_N5
\dp|regA|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[8]~8_combout\,
	asdata => \dp|alu1|Add0~120_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(8));

-- Location: LCCOMB_X34_Y8_N0
\dp|small_mux_before_alu|result[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[8]~8_combout\ = (\con|WideOr16~1_combout\ & ((\dp|regA|out[8]~8_combout\))) # (!\con|WideOr16~1_combout\ & (\dp|regA|out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|regA|out\(8),
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out[8]~8_combout\,
	combout => \dp|small_mux_before_alu|result[8]~8_combout\);

-- Location: LCCOMB_X34_Y8_N10
\dp|alu1|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~85_combout\ = (!\con|alu_op[1]~0_combout\ & (((!\con|WideOr14~0_combout\) # (!\dp|small_mux_before_alu|result[8]~8_combout\)) # (!\dp|big_mux_before_alu|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux7~0_combout\,
	datab => \dp|small_mux_before_alu|result[8]~8_combout\,
	datac => \con|WideOr14~0_combout\,
	datad => \con|alu_op[1]~0_combout\,
	combout => \dp|alu1|Add0~85_combout\);

-- Location: LCCOMB_X34_Y8_N12
\dp|alu1|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~120_combout\ = (\dp|alu1|Add0~85_combout\) # ((\dp|alu1|Add0~86_combout\ & (!\con|state.nanda~q\ & !\con|state.lhi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~86_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~85_combout\,
	combout => \dp|alu1|Add0~120_combout\);

-- Location: FF_X34_Y8_N13
\dp|aluOutReg|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(8));

-- Location: LCCOMB_X34_Y12_N2
\dp|mux_after_mdr|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux7~0_combout\ = (\con|memtoreg\(0) & (((\con|WideOr23~combout\) # (\dp|ir|out\(8))))) # (!\con|memtoreg\(0) & (\dp|alu1|Add0~120_combout\ & (!\con|WideOr23~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \dp|alu1|Add0~120_combout\,
	datac => \con|WideOr23~combout\,
	datad => \dp|ir|out\(8),
	combout => \dp|mux_after_mdr|Mux7~0_combout\);

-- Location: LCCOMB_X34_Y12_N16
\dp|mux_after_mdr|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux7~1_combout\ = (\con|WideOr23~combout\ & ((\dp|mux_after_mdr|Mux7~0_combout\ & ((\dp|aluOutReg|out\(8)))) # (!\dp|mux_after_mdr|Mux7~0_combout\ & (\mem|dataout[8]~39_combout\)))) # (!\con|WideOr23~combout\ & 
-- (((\dp|mux_after_mdr|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dataout[8]~39_combout\,
	datab => \dp|aluOutReg|out\(8),
	datac => \con|WideOr23~combout\,
	datad => \dp|mux_after_mdr|Mux7~0_combout\,
	combout => \dp|mux_after_mdr|Mux7~1_combout\);

-- Location: FF_X36_Y11_N25
\dp|regFile|rg7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux7~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(8));

-- Location: FF_X34_Y11_N31
\dp|regFile|rg4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux7~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(8));

-- Location: LCCOMB_X34_Y11_N30
\dp|regFile|rdDataB[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[8]~37_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg6\(8)) # ((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg4\(8) & !\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(8),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg4\(8),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[8]~37_combout\);

-- Location: LCCOMB_X36_Y11_N24
\dp|regFile|rdDataB[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[8]~38_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[8]~37_combout\ & ((\dp|regFile|rg7\(8)))) # (!\dp|regFile|rdDataB[8]~37_combout\ & (\dp|regFile|rg5\(8))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[8]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(8),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(8),
	datad => \dp|regFile|rdDataB[8]~37_combout\,
	combout => \dp|regFile|rdDataB[8]~38_combout\);

-- Location: LCCOMB_X31_Y12_N30
\dp|regFile|rdDataB[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[8]~41_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[8]~38_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[8]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[8]~40_combout\,
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datad => \dp|regFile|rdDataB[8]~38_combout\,
	combout => \dp|regFile|rdDataB[8]~41_combout\);

-- Location: LCCOMB_X32_Y10_N10
\dp|big_mux_before_alu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux7~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(5))) # (!\con|WideOr18~1_combout\ & ((\dp|regFile|rdDataB[8]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \con|WideOr17~combout\,
	datac => \dp|regFile|rdDataB[8]~41_combout\,
	datad => \con|WideOr18~1_combout\,
	combout => \dp|big_mux_before_alu|Mux7~0_combout\);

-- Location: LCCOMB_X32_Y9_N2
\dp|alu1|Add0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~119_combout\ = \dp|big_mux_before_alu|Mux7~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	datad => \dp|big_mux_before_alu|Mux7~0_combout\,
	combout => \dp|alu1|Add0~119_combout\);

-- Location: LCCOMB_X31_Y10_N14
\dp|alu1|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~79_combout\ = (\con|WideOr14~0_combout\ & (!\con|alu_op[1]~0_combout\ & ((!\dp|big_mux_before_alu|Mux9~0_combout\) # (!\dp|small_mux_before_alu|result[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[6]~6_combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \dp|big_mux_before_alu|Mux9~0_combout\,
	combout => \dp|alu1|Add0~79_combout\);

-- Location: LCCOMB_X34_Y8_N26
\dp|alu1|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~116_combout\ = (\dp|alu1|Add0~79_combout\) # ((\dp|alu1|Add0~80_combout\ & (!\con|state.nanda~q\ & !\con|state.lhi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~80_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~79_combout\,
	combout => \dp|alu1|Add0~116_combout\);

-- Location: LCCOMB_X34_Y11_N8
\dp|mux_after_mdr|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux9~0_combout\ = (\con|memtoreg\(0) & (\dp|aluOutReg|out\(6) & ((\con|WideOr23~combout\)))) # (!\con|memtoreg\(0) & (((\dp|alu1|Add0~116_combout\) # (\con|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|aluOutReg|out\(6),
	datab => \dp|alu1|Add0~116_combout\,
	datac => \con|memtoreg\(0),
	datad => \con|WideOr23~combout\,
	combout => \dp|mux_after_mdr|Mux9~0_combout\);

-- Location: LCCOMB_X34_Y11_N18
\dp|mux_after_mdr|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux9~1_combout\ = (\con|WideOr23~combout\ & (((\con|memtoreg\(0) & \dp|mux_after_mdr|Mux9~0_combout\)))) # (!\con|WideOr23~combout\ & ((\dp|mux_after_mdr|Mux9~0_combout\) # ((\dp|ir|out\(6) & \con|memtoreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \dp|ir|out\(6),
	datac => \con|memtoreg\(0),
	datad => \dp|mux_after_mdr|Mux9~0_combout\,
	combout => \dp|mux_after_mdr|Mux9~1_combout\);

-- Location: FF_X25_Y12_N29
\mem|mem~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~886_q\);

-- Location: FF_X25_Y12_N7
\mem|mem~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1014_q\);

-- Location: LCCOMB_X25_Y12_N28
\mem|mem~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1315_combout\ = (\mem|mem~1314_combout\ & (((\mem|mem~1014_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1314_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~886_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1314_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~886_q\,
	datad => \mem|mem~1014_q\,
	combout => \mem|mem~1315_combout\);

-- Location: FF_X32_Y13_N19
\mem|mem~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~790_q\);

-- Location: FF_X32_Y13_N9
\mem|mem~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~918_q\);

-- Location: LCCOMB_X32_Y13_N8
\mem|mem~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1307_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~918_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~790_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~790_q\,
	datac => \mem|mem~918_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1307_combout\);

-- Location: FF_X31_Y13_N17
\mem|mem~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~854_q\);

-- Location: FF_X31_Y13_N3
\mem|mem~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~982_q\);

-- Location: LCCOMB_X31_Y13_N16
\mem|mem~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1308_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1307_combout\ & ((\mem|mem~982_q\))) # (!\mem|mem~1307_combout\ & (\mem|mem~854_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1307_combout\,
	datac => \mem|mem~854_q\,
	datad => \mem|mem~982_q\,
	combout => \mem|mem~1308_combout\);

-- Location: LCCOMB_X28_Y15_N28
\mem|mem~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1316_combout\ = (\mem|mem~1313_combout\ & ((\mem|mem~1315_combout\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1313_combout\ & (((\mem|mem~1308_combout\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1313_combout\,
	datab => \mem|mem~1315_combout\,
	datac => \mem|mem~1308_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1316_combout\);

-- Location: LCCOMB_X23_Y14_N24
\mem|mem~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1724_combout\ = (!\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & !\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \dp|mux_after_pc|Mux12~1_combout\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1724_combout\);

-- Location: LCCOMB_X23_Y14_N14
\mem|mem~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1747_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1724_combout\,
	combout => \mem|mem~1747_combout\);

-- Location: FF_X27_Y14_N19
\mem|mem~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~454_q\);

-- Location: FF_X27_Y14_N17
\mem|mem~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~326_q\);

-- Location: LCCOMB_X27_Y14_N16
\mem|mem~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1291_combout\ = (\mem|mem~1290_combout\ & ((\mem|mem~454_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1290_combout\ & (((\mem|mem~326_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1290_combout\,
	datab => \mem|mem~454_q\,
	datac => \mem|mem~326_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1291_combout\);

-- Location: LCCOMB_X28_Y15_N24
\mem|mem~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1292_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1289_combout\) # ((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1291_combout\ & !\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1289_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1291_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1292_combout\);

-- Location: LCCOMB_X28_Y14_N26
\mem|mem~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1750_combout\ = (\mem|mem~1720_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1720_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1750_combout\);

-- Location: FF_X26_Y10_N5
\mem|mem~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~486_q\);

-- Location: FF_X27_Y10_N1
\mem|mem~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[6]~31_combout\,
	sload => VCC,
	ena => \mem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~358_q\);

-- Location: LCCOMB_X27_Y10_N0
\mem|mem~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1287_combout\ = (\mem|mem~1286_combout\ & ((\mem|mem~486_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1286_combout\ & (((\mem|mem~358_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1286_combout\,
	datab => \mem|mem~486_q\,
	datac => \mem|mem~358_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1287_combout\);

-- Location: LCCOMB_X28_Y15_N18
\mem|mem~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1295_combout\ = (\mem|mem~1292_combout\ & ((\mem|mem~1294_combout\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1292_combout\ & (((\mem|mem~1287_combout\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1294_combout\,
	datab => \mem|mem~1292_combout\,
	datac => \mem|mem~1287_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1295_combout\);

-- Location: LCCOMB_X28_Y15_N0
\mem|mem~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1306_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (((\dp|mux_after_pc|Mux10~1_combout\) # (\mem|mem~1295_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1305_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1305_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1295_combout\,
	combout => \mem|mem~1306_combout\);

-- Location: LCCOMB_X28_Y15_N14
\mem|mem~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1317_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1306_combout\ & ((\mem|mem~1316_combout\))) # (!\mem|mem~1306_combout\ & (\mem|mem~1285_combout\)))) # (!\dp|mux_after_pc|Mux10~1_combout\ & (((\mem|mem~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1285_combout\,
	datab => \mem|mem~1316_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1306_combout\,
	combout => \mem|mem~1317_combout\);

-- Location: LCCOMB_X34_Y11_N16
\dp|mux_after_mdr|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux9~2_combout\ = (\dp|mux_after_mdr|Mux9~1_combout\) # ((\con|WideOr12~combout\ & (\mem|mem~1317_combout\ & \dp|mux_after_mdr|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr12~combout\,
	datab => \dp|mux_after_mdr|Mux9~1_combout\,
	datac => \mem|mem~1317_combout\,
	datad => \dp|mux_after_mdr|Mux9~0_combout\,
	combout => \dp|mux_after_mdr|Mux9~2_combout\);

-- Location: FF_X35_Y12_N9
\dp|regFile|rg1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux9~2_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(6));

-- Location: LCCOMB_X35_Y12_N2
\dp|regFile|rdDataB[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[6]~29_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & (((\dp|regFile|rg1\(6)) # (\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg0\(6) & ((!\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg0\(6),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(6),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[6]~29_combout\);

-- Location: FF_X35_Y12_N27
\dp|regFile|rg3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux9~2_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(6));

-- Location: LCCOMB_X35_Y12_N26
\dp|regFile|rdDataB[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[6]~30_combout\ = (\dp|regFile|rdDataB[6]~29_combout\ & (((\dp|regFile|rg3\(6)) # (!\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|regFile|rdDataB[6]~29_combout\ & (\dp|regFile|rg2\(6) & ((\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg2\(6),
	datab => \dp|regFile|rdDataB[6]~29_combout\,
	datac => \dp|regFile|rg3\(6),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[6]~30_combout\);

-- Location: FF_X34_Y11_N27
\dp|regFile|rg4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux9~2_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(6));

-- Location: LCCOMB_X34_Y11_N26
\dp|regFile|rdDataB[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[6]~27_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg6\(6)) # ((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg4\(6) & !\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(6),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg4\(6),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[6]~27_combout\);

-- Location: FF_X35_Y13_N9
\dp|regFile|rg7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux9~2_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(6));

-- Location: LCCOMB_X35_Y13_N8
\dp|regFile|rdDataB[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[6]~28_combout\ = (\dp|regFile|rdDataB[6]~27_combout\ & (((\dp|regFile|rg7\(6)) # (!\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|regFile|rdDataB[6]~27_combout\ & (\dp|regFile|rg5\(6) & ((\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(6),
	datab => \dp|regFile|rdDataB[6]~27_combout\,
	datac => \dp|regFile|rg7\(6),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[6]~28_combout\);

-- Location: LCCOMB_X31_Y12_N16
\dp|regFile|rdDataB[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[6]~31_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[6]~28_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[6]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|regFile|rdDataB[6]~30_combout\,
	datac => \dp|mux4B_C|Mux0~1_combout\,
	datad => \dp|regFile|rdDataB[6]~28_combout\,
	combout => \dp|regFile|rdDataB[6]~31_combout\);

-- Location: LCCOMB_X32_Y10_N22
\dp|big_mux_before_alu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux9~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(5))) # (!\con|WideOr18~1_combout\ & ((\dp|regFile|rdDataB[6]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \con|WideOr17~combout\,
	datac => \dp|regFile|rdDataB[6]~31_combout\,
	datad => \con|WideOr18~1_combout\,
	combout => \dp|big_mux_before_alu|Mux9~0_combout\);

-- Location: LCCOMB_X32_Y9_N22
\dp|alu1|Add0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~115_combout\ = \dp|big_mux_before_alu|Mux9~0_combout\ $ (((\con|state.branch_compare~q\) # (\con|state.br_check~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.branch_compare~q\,
	datac => \dp|big_mux_before_alu|Mux9~0_combout\,
	datad => \con|state.br_check~q\,
	combout => \dp|alu1|Add0~115_combout\);

-- Location: LCCOMB_X31_Y10_N28
\dp|alu1|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~74_combout\ = ((\dp|alu1|Add0~111_combout\ $ (\dp|small_mux_before_alu|result[5]~4_combout\ $ (!\dp|alu1|Add0~73\)))) # (GND)
-- \dp|alu1|Add0~75\ = CARRY((\dp|alu1|Add0~111_combout\ & ((\dp|small_mux_before_alu|result[5]~4_combout\) # (!\dp|alu1|Add0~73\))) # (!\dp|alu1|Add0~111_combout\ & (\dp|small_mux_before_alu|result[5]~4_combout\ & !\dp|alu1|Add0~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~111_combout\,
	datab => \dp|small_mux_before_alu|result[5]~4_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~73\,
	combout => \dp|alu1|Add0~74_combout\,
	cout => \dp|alu1|Add0~75\);

-- Location: LCCOMB_X31_Y9_N0
\dp|alu1|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~83_combout\ = ((\dp|small_mux_before_alu|result[7]~7_combout\ $ (\dp|alu1|Add0~117_combout\ $ (!\dp|alu1|Add0~81\)))) # (GND)
-- \dp|alu1|Add0~84\ = CARRY((\dp|small_mux_before_alu|result[7]~7_combout\ & ((\dp|alu1|Add0~117_combout\) # (!\dp|alu1|Add0~81\))) # (!\dp|small_mux_before_alu|result[7]~7_combout\ & (\dp|alu1|Add0~117_combout\ & !\dp|alu1|Add0~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[7]~7_combout\,
	datab => \dp|alu1|Add0~117_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~81\,
	combout => \dp|alu1|Add0~83_combout\,
	cout => \dp|alu1|Add0~84\);

-- Location: LCCOMB_X32_Y9_N12
\dp|alu1|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~82_combout\ = (!\con|alu_op[1]~0_combout\ & (\con|WideOr14~0_combout\ & ((!\dp|big_mux_before_alu|Mux8~0_combout\) # (!\dp|small_mux_before_alu|result[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[7]~7_combout\,
	datab => \con|alu_op[1]~0_combout\,
	datac => \con|WideOr14~0_combout\,
	datad => \dp|big_mux_before_alu|Mux8~0_combout\,
	combout => \dp|alu1|Add0~82_combout\);

-- Location: LCCOMB_X32_Y9_N30
\dp|alu1|Add0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~118_combout\ = (\dp|alu1|Add0~82_combout\) # ((!\con|state.lhi_execute~q\ & (!\con|state.nanda~q\ & \dp|alu1|Add0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.nanda~q\,
	datac => \dp|alu1|Add0~83_combout\,
	datad => \dp|alu1|Add0~82_combout\,
	combout => \dp|alu1|Add0~118_combout\);

-- Location: LCCOMB_X31_Y11_N6
\dp|mux_after_mdr|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux8~0_combout\ = (\con|memtoreg\(0) & (\con|WideOr23~combout\)) # (!\con|memtoreg\(0) & ((\con|WideOr23~combout\ & ((\mem|dataout[7]~38_combout\))) # (!\con|WideOr23~combout\ & (\dp|alu1|Add0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \con|WideOr23~combout\,
	datac => \dp|alu1|Add0~118_combout\,
	datad => \mem|dataout[7]~38_combout\,
	combout => \dp|mux_after_mdr|Mux8~0_combout\);

-- Location: LCCOMB_X35_Y9_N16
\dp|mux_after_mdr|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux8~1_combout\ = (\con|memtoreg\(0) & ((\dp|mux_after_mdr|Mux8~0_combout\ & (\dp|aluOutReg|out\(7))) # (!\dp|mux_after_mdr|Mux8~0_combout\ & ((\dp|ir|out\(7)))))) # (!\con|memtoreg\(0) & (((\dp|mux_after_mdr|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|aluOutReg|out\(7),
	datab => \dp|ir|out\(7),
	datac => \con|memtoreg\(0),
	datad => \dp|mux_after_mdr|Mux8~0_combout\,
	combout => \dp|mux_after_mdr|Mux8~1_combout\);

-- Location: FF_X36_Y12_N11
\dp|regFile|rg2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux8~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(7));

-- Location: FF_X35_Y12_N21
\dp|regFile|rg3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux8~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(7));

-- Location: FF_X35_Y12_N11
\dp|regFile|rg1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux8~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(7));

-- Location: FF_X35_Y9_N17
\dp|regFile|rg0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux8~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(7));

-- Location: LCCOMB_X35_Y12_N28
\dp|regFile|rdDataB[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[7]~34_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (\dp|mux4B_C|Mux2~1_combout\)) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg1\(7))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg0\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(7),
	datad => \dp|regFile|rg0\(7),
	combout => \dp|regFile|rdDataB[7]~34_combout\);

-- Location: LCCOMB_X35_Y12_N20
\dp|regFile|rdDataB[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[7]~35_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[7]~34_combout\ & ((\dp|regFile|rg3\(7)))) # (!\dp|regFile|rdDataB[7]~34_combout\ & (\dp|regFile|rg2\(7))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataB[7]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg2\(7),
	datac => \dp|regFile|rg3\(7),
	datad => \dp|regFile|rdDataB[7]~34_combout\,
	combout => \dp|regFile|rdDataB[7]~35_combout\);

-- Location: LCCOMB_X27_Y10_N4
\dp|regFile|rdDataB[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[7]~36_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[7]~33_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[7]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[7]~33_combout\,
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datad => \dp|regFile|rdDataB[7]~35_combout\,
	combout => \dp|regFile|rdDataB[7]~36_combout\);

-- Location: LCCOMB_X32_Y10_N8
\dp|big_mux_before_alu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux8~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(5))) # (!\con|WideOr18~1_combout\ & ((\dp|regFile|rdDataB[7]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \con|WideOr17~combout\,
	datac => \dp|regFile|rdDataB[7]~36_combout\,
	datad => \con|WideOr18~1_combout\,
	combout => \dp|big_mux_before_alu|Mux8~0_combout\);

-- Location: LCCOMB_X32_Y9_N0
\dp|alu1|Add0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~117_combout\ = \dp|big_mux_before_alu|Mux8~0_combout\ $ (((\con|state.br_check~q\) # (\con|state.branch_compare~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.br_check~q\,
	datac => \con|state.branch_compare~q\,
	datad => \dp|big_mux_before_alu|Mux8~0_combout\,
	combout => \dp|alu1|Add0~117_combout\);

-- Location: LCCOMB_X31_Y9_N6
\dp|alu1|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~92_combout\ = (\dp|alu1|Add0~123_combout\ & ((\dp|small_mux_before_alu|result[10]~10_combout\ & (\dp|alu1|Add0~90\ & VCC)) # (!\dp|small_mux_before_alu|result[10]~10_combout\ & (!\dp|alu1|Add0~90\)))) # (!\dp|alu1|Add0~123_combout\ & 
-- ((\dp|small_mux_before_alu|result[10]~10_combout\ & (!\dp|alu1|Add0~90\)) # (!\dp|small_mux_before_alu|result[10]~10_combout\ & ((\dp|alu1|Add0~90\) # (GND)))))
-- \dp|alu1|Add0~93\ = CARRY((\dp|alu1|Add0~123_combout\ & (!\dp|small_mux_before_alu|result[10]~10_combout\ & !\dp|alu1|Add0~90\)) # (!\dp|alu1|Add0~123_combout\ & ((!\dp|alu1|Add0~90\) # (!\dp|small_mux_before_alu|result[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~123_combout\,
	datab => \dp|small_mux_before_alu|result[10]~10_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~90\,
	combout => \dp|alu1|Add0~92_combout\,
	cout => \dp|alu1|Add0~93\);

-- Location: LCCOMB_X31_Y9_N20
\dp|alu1|Add0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~124_combout\ = (\dp|alu1|Add0~91_combout\) # ((!\con|state.lhi_execute~q\ & (\dp|alu1|Add0~92_combout\ & !\con|state.nanda~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \dp|alu1|Add0~91_combout\,
	datac => \dp|alu1|Add0~92_combout\,
	datad => \con|state.nanda~q\,
	combout => \dp|alu1|Add0~124_combout\);

-- Location: FF_X31_Y9_N21
\dp|aluOutReg|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(10));

-- Location: LCCOMB_X31_Y9_N26
\dp|mux_after_mdr|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux5~0_combout\ = (\con|WideOr23~combout\ & (\con|memtoreg\(0))) # (!\con|WideOr23~combout\ & ((\con|memtoreg\(0) & ((\dp|ir|out\(8)))) # (!\con|memtoreg\(0) & (\dp|alu1|Add0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \con|memtoreg\(0),
	datac => \dp|alu1|Add0~124_combout\,
	datad => \dp|ir|out\(8),
	combout => \dp|mux_after_mdr|Mux5~0_combout\);

-- Location: LCCOMB_X31_Y11_N16
\dp|mux_after_mdr|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux5~1_combout\ = (\dp|mux_after_mdr|Mux5~0_combout\ & (((\dp|aluOutReg|out\(10)) # (!\con|WideOr23~combout\)))) # (!\dp|mux_after_mdr|Mux5~0_combout\ & (\mem|dataout[10]~41_combout\ & ((\con|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dataout[10]~41_combout\,
	datab => \dp|aluOutReg|out\(10),
	datac => \dp|mux_after_mdr|Mux5~0_combout\,
	datad => \con|WideOr23~combout\,
	combout => \dp|mux_after_mdr|Mux5~1_combout\);

-- Location: FF_X36_Y13_N15
\dp|regFile|rg2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux5~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(10));

-- Location: LCCOMB_X35_Y12_N18
\dp|regFile|rdDataB[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[10]~50_combout\ = (\dp|regFile|rdDataB[10]~49_combout\ & (((\dp|regFile|rg3\(10)) # (!\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|regFile|rdDataB[10]~49_combout\ & (\dp|regFile|rg2\(10) & ((\dp|mux4B_C|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[10]~49_combout\,
	datab => \dp|regFile|rg2\(10),
	datac => \dp|regFile|rg3\(10),
	datad => \dp|mux4B_C|Mux1~1_combout\,
	combout => \dp|regFile|rdDataB[10]~50_combout\);

-- Location: LCCOMB_X31_Y12_N26
\dp|regFile|rdDataB[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[10]~51_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[10]~48_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[10]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[10]~48_combout\,
	datab => \dp|regFile|rdDataB[10]~50_combout\,
	datac => \dp|mux4B_C|Mux0~1_combout\,
	combout => \dp|regFile|rdDataB[10]~51_combout\);

-- Location: FF_X21_Y16_N19
\mem|mem~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~762_q\);

-- Location: FF_X21_Y16_N9
\mem|mem~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~746_q\);

-- Location: LCCOMB_X21_Y16_N8
\mem|mem~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1452_combout\ = (\mem|mem~1451_combout\ & ((\mem|mem~762_q\) # ((!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1451_combout\ & (((\mem|mem~746_q\ & \dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1451_combout\,
	datab => \mem|mem~762_q\,
	datac => \mem|mem~746_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1452_combout\);

-- Location: FF_X30_Y17_N29
\mem|mem~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~538_q\);

-- Location: LCCOMB_X28_Y14_N20
\mem|mem~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1717_combout\ = (\mem|mem~1716_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \con|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1716_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \con|Selector3~0_combout\,
	combout => \mem|mem~1717_combout\);

-- Location: FF_X29_Y17_N15
\mem|mem~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~522_q\);

-- Location: LCCOMB_X29_Y14_N12
\mem|mem~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1715_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1714_combout\ & (\con|Selector3~0_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1714_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1715_combout\);

-- Location: FF_X29_Y17_N21
\mem|mem~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~554_q\);

-- Location: LCCOMB_X29_Y17_N20
\mem|mem~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1448_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~554_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~522_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~522_q\,
	datac => \mem|mem~554_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1448_combout\);

-- Location: LCCOMB_X30_Y17_N28
\mem|mem~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1449_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1448_combout\ & (\mem|mem~570_q\)) # (!\mem|mem~1448_combout\ & ((\mem|mem~538_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~570_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~538_q\,
	datad => \mem|mem~1448_combout\,
	combout => \mem|mem~1449_combout\);

-- Location: LCCOMB_X28_Y17_N0
\mem|mem~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1450_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1447_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~1449_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1447_combout\,
	datab => \mem|mem~1449_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1450_combout\);

-- Location: LCCOMB_X28_Y17_N26
\mem|mem~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1453_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1450_combout\ & ((\mem|mem~1452_combout\))) # (!\mem|mem~1450_combout\ & (\mem|mem~1445_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1445_combout\,
	datab => \mem|mem~1452_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1450_combout\,
	combout => \mem|mem~1453_combout\);

-- Location: FF_X28_Y17_N17
\mem|mem~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~858_q\);

-- Location: LCCOMB_X28_Y16_N24
\mem|mem~986feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~986feeder_combout\ = \dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~986feeder_combout\);

-- Location: FF_X28_Y16_N25
\mem|mem~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~986feeder_combout\,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~986_q\);

-- Location: LCCOMB_X28_Y17_N16
\mem|mem~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1476_combout\ = (\mem|mem~1475_combout\ & (((\mem|mem~986_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\))) # (!\mem|mem~1475_combout\ & (\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~858_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1475_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~858_q\,
	datad => \mem|mem~986_q\,
	combout => \mem|mem~1476_combout\);

-- Location: FF_X28_Y14_N5
\mem|mem~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~938_q\);

-- Location: FF_X32_Y16_N9
\mem|mem~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[10]~51_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~874_q\);

-- Location: LCCOMB_X32_Y16_N2
\mem|mem~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1916_combout\ = !\dp|regFile|rdDataB[10]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[10]~51_combout\,
	combout => \mem|mem~1916_combout\);

-- Location: FF_X32_Y16_N3
\mem|mem~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1916_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~810_q\);

-- Location: LCCOMB_X32_Y16_N8
\mem|mem~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1477_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~874_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((!\mem|mem~810_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~874_q\,
	datad => \mem|mem~810_q\,
	combout => \mem|mem~1477_combout\);

-- Location: LCCOMB_X28_Y14_N4
\mem|mem~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1478_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1477_combout\ & (\mem|mem~1002_q\)) # (!\mem|mem~1477_combout\ & ((\mem|mem~938_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1002_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~938_q\,
	datad => \mem|mem~1477_combout\,
	combout => \mem|mem~1478_combout\);

-- Location: LCCOMB_X28_Y17_N2
\mem|mem~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1481_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\) # (\mem|mem~1478_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1480_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1480_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1478_combout\,
	combout => \mem|mem~1481_combout\);

-- Location: LCCOMB_X28_Y17_N6
\mem|mem~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1484_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1481_combout\ & (\mem|mem~1483_combout\)) # (!\mem|mem~1481_combout\ & ((\mem|mem~1476_combout\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1483_combout\,
	datab => \mem|mem~1476_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1481_combout\,
	combout => \mem|mem~1484_combout\);

-- Location: LCCOMB_X28_Y17_N24
\mem|mem~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1485_combout\ = (\mem|mem~1474_combout\ & (((\mem|mem~1484_combout\)) # (!\dp|mux_after_pc|Mux10~1_combout\))) # (!\mem|mem~1474_combout\ & (\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1453_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1474_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1453_combout\,
	datad => \mem|mem~1484_combout\,
	combout => \mem|mem~1485_combout\);

-- Location: LCCOMB_X31_Y11_N0
\mem|dataout[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[10]~41_combout\ = (\mem|mem~1485_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \mem|mem~1485_combout\,
	combout => \mem|dataout[10]~41_combout\);

-- Location: FF_X31_Y11_N1
\dp|ir|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[10]~41_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(10));

-- Location: LCCOMB_X31_Y11_N28
\dp|mux_after_ir|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_ir|Mux1~0_combout\ = (\con|WideOr20~combout\ & ((\con|WideOr19~combout\ & ((\dp|ir|out\(10)))) # (!\con|WideOr19~combout\ & (\dp|encoder|dout[1]~2_combout\)))) # (!\con|WideOr20~combout\ & (((!\con|WideOr19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|dout[1]~2_combout\,
	datab => \con|WideOr20~combout\,
	datac => \con|WideOr19~combout\,
	datad => \dp|ir|out\(10),
	combout => \dp|mux_after_ir|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y9_N26
\dp|mux_after_ir|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_ir|Mux1~1_combout\ = (\dp|mux_after_ir|Mux1~0_combout\) # ((\dp|ir|out\(4) & !\con|WideOr20~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(4),
	datab => \dp|mux_after_ir|Mux1~0_combout\,
	datad => \con|WideOr20~combout\,
	combout => \dp|mux_after_ir|Mux1~1_combout\);

-- Location: LCCOMB_X35_Y11_N28
\dp|regFile|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|Decoder0~5_combout\ = (\dp|mux_after_ir|Mux2~1_combout\ & (\con|Selector4~3_combout\ & (!\dp|mux_after_ir|Mux1~1_combout\ & \dp|mux_after_ir|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_ir|Mux2~1_combout\,
	datab => \con|Selector4~3_combout\,
	datac => \dp|mux_after_ir|Mux1~1_combout\,
	datad => \dp|mux_after_ir|Mux0~1_combout\,
	combout => \dp|regFile|Decoder0~5_combout\);

-- Location: FF_X35_Y10_N9
\dp|regFile|rg5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux4~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(11));

-- Location: FF_X35_Y10_N25
\dp|regFile|rg6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux4~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(11));

-- Location: LCCOMB_X35_Y10_N24
\dp|regFile|rdDataA[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[11]~46_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (((\dp|regFile|rg6\(11)) # (\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg4\(11) & ((!\dp|mux4PcSelect|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg4\(11),
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(11),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[11]~46_combout\);

-- Location: LCCOMB_X35_Y10_N8
\dp|regFile|rdDataA[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[11]~47_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[11]~46_combout\ & (\dp|regFile|rg7\(11))) # (!\dp|regFile|rdDataA[11]~46_combout\ & ((\dp|regFile|rg5\(11)))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataA[11]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg7\(11),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg5\(11),
	datad => \dp|regFile|rdDataA[11]~46_combout\,
	combout => \dp|regFile|rdDataA[11]~47_combout\);

-- Location: LCCOMB_X34_Y9_N18
\dp|regA|out[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[11]~11_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[11]~47_combout\))) # (!\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[11]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[11]~45_combout\,
	datab => \dp|regFile|rdDataA[11]~47_combout\,
	datad => \dp|mux4PcSelect|Mux0~1_combout\,
	combout => \dp|regA|out[11]~11_combout\);

-- Location: FF_X34_Y9_N19
\dp|regA|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[11]~11_combout\,
	asdata => \dp|alu1|Add0~126_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(11));

-- Location: LCCOMB_X34_Y9_N2
\dp|small_mux_before_alu|result[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[11]~11_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[11]~11_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|WideOr16~1_combout\,
	datac => \dp|regA|out[11]~11_combout\,
	datad => \dp|regA|out\(11),
	combout => \dp|small_mux_before_alu|result[11]~11_combout\);

-- Location: LCCOMB_X31_Y9_N8
\dp|alu1|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~95_combout\ = ((\dp|alu1|Add0~125_combout\ $ (\dp|small_mux_before_alu|result[11]~11_combout\ $ (!\dp|alu1|Add0~93\)))) # (GND)
-- \dp|alu1|Add0~96\ = CARRY((\dp|alu1|Add0~125_combout\ & ((\dp|small_mux_before_alu|result[11]~11_combout\) # (!\dp|alu1|Add0~93\))) # (!\dp|alu1|Add0~125_combout\ & (\dp|small_mux_before_alu|result[11]~11_combout\ & !\dp|alu1|Add0~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~125_combout\,
	datab => \dp|small_mux_before_alu|result[11]~11_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~93\,
	combout => \dp|alu1|Add0~95_combout\,
	cout => \dp|alu1|Add0~96\);

-- Location: LCCOMB_X34_Y9_N16
\dp|alu1|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~126_combout\ = (\dp|alu1|Add0~94_combout\) # ((!\con|state.nanda~q\ & (!\con|state.lhi_execute~q\ & \dp|alu1|Add0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~94_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~95_combout\,
	combout => \dp|alu1|Add0~126_combout\);

-- Location: LCCOMB_X34_Y9_N22
\dp|mux_after_mdr|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux4~0_combout\ = (\con|WideOr23~combout\ & ((\con|memtoreg\(0)) # ((\mem|dataout[11]~42_combout\)))) # (!\con|WideOr23~combout\ & (!\con|memtoreg\(0) & (\dp|alu1|Add0~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \con|memtoreg\(0),
	datac => \dp|alu1|Add0~126_combout\,
	datad => \mem|dataout[11]~42_combout\,
	combout => \dp|mux_after_mdr|Mux4~0_combout\);

-- Location: LCCOMB_X35_Y9_N10
\dp|mux_after_mdr|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux4~1_combout\ = (\con|memtoreg\(0) & ((\dp|mux_after_mdr|Mux4~0_combout\ & (\dp|aluOutReg|out\(11))) # (!\dp|mux_after_mdr|Mux4~0_combout\ & ((\dp|ir|out\(8)))))) # (!\con|memtoreg\(0) & (((\dp|mux_after_mdr|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|aluOutReg|out\(11),
	datab => \dp|ir|out\(8),
	datac => \con|memtoreg\(0),
	datad => \dp|mux_after_mdr|Mux4~0_combout\,
	combout => \dp|mux_after_mdr|Mux4~1_combout\);

-- Location: FF_X35_Y9_N11
\dp|regFile|rg0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux4~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(11));

-- Location: FF_X37_Y12_N21
\dp|regFile|rg1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux4~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(11));

-- Location: LCCOMB_X37_Y12_N14
\dp|regFile|rdDataB[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[11]~54_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(11)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg0\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg0\(11),
	datac => \dp|regFile|rg1\(11),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[11]~54_combout\);

-- Location: FF_X37_Y12_N25
\dp|regFile|rg3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux4~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(11));

-- Location: FF_X36_Y12_N17
\dp|regFile|rg2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux4~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(11));

-- Location: LCCOMB_X37_Y12_N24
\dp|regFile|rdDataB[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[11]~55_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[11]~54_combout\ & (\dp|regFile|rg3\(11))) # (!\dp|regFile|rdDataB[11]~54_combout\ & ((\dp|regFile|rg2\(11)))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (\dp|regFile|rdDataB[11]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rdDataB[11]~54_combout\,
	datac => \dp|regFile|rg3\(11),
	datad => \dp|regFile|rg2\(11),
	combout => \dp|regFile|rdDataB[11]~55_combout\);

-- Location: FF_X37_Y10_N21
\dp|regFile|rg7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux4~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(11));

-- Location: LCCOMB_X37_Y10_N20
\dp|regFile|rdDataB[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[11]~53_combout\ = (\dp|regFile|rdDataB[11]~52_combout\ & (((\dp|regFile|rg7\(11))) # (!\dp|mux4B_C|Mux2~1_combout\))) # (!\dp|regFile|rdDataB[11]~52_combout\ & (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg5\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[11]~52_combout\,
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(11),
	datad => \dp|regFile|rg5\(11),
	combout => \dp|regFile|rdDataB[11]~53_combout\);

-- Location: LCCOMB_X29_Y12_N6
\dp|regFile|rdDataB[11]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[11]~56_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[11]~53_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[11]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[11]~55_combout\,
	datad => \dp|regFile|rdDataB[11]~53_combout\,
	combout => \dp|regFile|rdDataB[11]~56_combout\);

-- Location: FF_X28_Y16_N21
\mem|mem~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~987_q\);

-- Location: FF_X28_Y16_N27
\mem|mem~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~859_q\);

-- Location: LCCOMB_X28_Y16_N26
\mem|mem~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1518_combout\ = (\mem|mem~1517_combout\ & ((\mem|mem~987_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1517_combout\ & (((\mem|mem~859_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1517_combout\,
	datab => \mem|mem~987_q\,
	datac => \mem|mem~859_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1518_combout\);

-- Location: LCCOMB_X32_Y16_N14
\mem|mem~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1927_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1927_combout\);

-- Location: FF_X32_Y16_N15
\mem|mem~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1927_combout\,
	ena => \mem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~811_q\);

-- Location: FF_X32_Y16_N13
\mem|mem~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~875_q\);

-- Location: LCCOMB_X32_Y16_N12
\mem|mem~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1519_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~875_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (!\mem|mem~811_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~811_q\,
	datac => \mem|mem~875_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1519_combout\);

-- Location: FF_X31_Y16_N25
\mem|mem~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~939_q\);

-- Location: FF_X31_Y16_N3
\mem|mem~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1003_q\);

-- Location: LCCOMB_X31_Y16_N24
\mem|mem~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1520_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1519_combout\ & ((\mem|mem~1003_q\))) # (!\mem|mem~1519_combout\ & (\mem|mem~939_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~1519_combout\,
	datac => \mem|mem~939_q\,
	datad => \mem|mem~1003_q\,
	combout => \mem|mem~1520_combout\);

-- Location: FF_X27_Y11_N15
\mem|mem~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~971_q\);

-- Location: FF_X27_Y11_N29
\mem|mem~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~907_q\);

-- Location: FF_X28_Y11_N13
\mem|mem~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~843_q\);

-- Location: LCCOMB_X28_Y11_N12
\mem|mem~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1521_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~843_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~779_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~779_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~843_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1521_combout\);

-- Location: LCCOMB_X27_Y11_N28
\mem|mem~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1522_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1521_combout\ & (\mem|mem~971_q\)) # (!\mem|mem~1521_combout\ & ((\mem|mem~907_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~971_q\,
	datac => \mem|mem~907_q\,
	datad => \mem|mem~1521_combout\,
	combout => \mem|mem~1522_combout\);

-- Location: LCCOMB_X26_Y12_N22
\mem|mem~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1523_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1520_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~1522_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1520_combout\,
	datac => \mem|mem~1522_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1523_combout\);

-- Location: LCCOMB_X26_Y14_N4
\mem|mem~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1773_combout\ = (\mem|mem~1710_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1710_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1773_combout\);

-- Location: FF_X24_Y11_N5
\mem|mem~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~955_q\);

-- Location: LCCOMB_X24_Y11_N4
\mem|mem~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1524_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~955_q\))) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- (\mem|mem~827_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~827_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~955_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1524_combout\);

-- Location: FF_X25_Y11_N31
\mem|mem~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~891_q\);

-- Location: FF_X25_Y11_N25
\mem|mem~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1019_q\);

-- Location: LCCOMB_X25_Y11_N30
\mem|mem~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1525_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1524_combout\ & ((\mem|mem~1019_q\))) # (!\mem|mem~1524_combout\ & (\mem|mem~891_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1524_combout\,
	datac => \mem|mem~891_q\,
	datad => \mem|mem~1019_q\,
	combout => \mem|mem~1525_combout\);

-- Location: LCCOMB_X26_Y12_N16
\mem|mem~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1526_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1523_combout\ & ((\mem|mem~1525_combout\))) # (!\mem|mem~1523_combout\ & (\mem|mem~1518_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1518_combout\,
	datac => \mem|mem~1523_combout\,
	datad => \mem|mem~1525_combout\,
	combout => \mem|mem~1526_combout\);

-- Location: FF_X29_Y15_N23
\mem|mem~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~523_q\);

-- Location: LCCOMB_X29_Y15_N28
\mem|mem~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1920_combout\ = !\dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~1920_combout\);

-- Location: FF_X29_Y15_N29
\mem|mem~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1920_combout\,
	ena => \mem|mem~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~555_q\);

-- Location: LCCOMB_X29_Y15_N22
\mem|mem~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1500_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((!\mem|mem~555_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (\mem|mem~523_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~523_q\,
	datad => \mem|mem~555_q\,
	combout => \mem|mem~1500_combout\);

-- Location: FF_X30_Y15_N13
\mem|mem~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~539_q\);

-- Location: LCCOMB_X30_Y15_N12
\mem|mem~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1501_combout\ = (\mem|mem~1500_combout\ & ((\mem|mem~571_q\) # ((!\dp|mux_after_pc|Mux15~1_combout\)))) # (!\mem|mem~1500_combout\ & (((\mem|mem~539_q\ & \dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~571_q\,
	datab => \mem|mem~1500_combout\,
	datac => \mem|mem~539_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1501_combout\);

-- Location: LCCOMB_X26_Y12_N4
\mem|mem~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1502_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1499_combout\) # ((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((!\dp|mux_after_pc|Mux13~2_combout\ & \mem|mem~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1499_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1501_combout\,
	combout => \mem|mem~1502_combout\);

-- Location: FF_X30_Y12_N31
\mem|mem~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~635_q\);

-- Location: FF_X30_Y12_N13
\mem|mem~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~603_q\);

-- Location: LCCOMB_X30_Y12_N12
\mem|mem~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1496_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~603_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~587_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~587_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~603_q\,
	datad => \dp|mux_after_pc|Mux15~1_combout\,
	combout => \mem|mem~1496_combout\);

-- Location: LCCOMB_X30_Y12_N30
\mem|mem~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1497_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1496_combout\ & ((\mem|mem~635_q\))) # (!\mem|mem~1496_combout\ & (!\mem|mem~619_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~619_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~635_q\,
	datad => \mem|mem~1496_combout\,
	combout => \mem|mem~1497_combout\);

-- Location: LCCOMB_X26_Y12_N6
\mem|mem~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1505_combout\ = (\mem|mem~1502_combout\ & ((\mem|mem~1504_combout\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1502_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\ & \mem|mem~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1504_combout\,
	datab => \mem|mem~1502_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1497_combout\,
	combout => \mem|mem~1505_combout\);

-- Location: LCCOMB_X26_Y12_N20
\mem|mem~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1516_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (((\dp|mux_after_pc|Mux10~1_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & ((\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1505_combout\))) # (!\dp|mux_after_pc|Mux10~1_combout\ & 
-- (\mem|mem~1515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1515_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \dp|mux_after_pc|Mux10~1_combout\,
	datad => \mem|mem~1505_combout\,
	combout => \mem|mem~1516_combout\);

-- Location: FF_X27_Y14_N21
\mem|mem~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~331_q\);

-- Location: FF_X25_Y14_N13
\mem|mem~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~395_q\);

-- Location: LCCOMB_X25_Y14_N12
\mem|mem~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1490_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~395_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~267_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~267_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~395_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1490_combout\);

-- Location: LCCOMB_X27_Y14_N20
\mem|mem~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1491_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1490_combout\ & (\mem|mem~459_q\)) # (!\mem|mem~1490_combout\ & ((\mem|mem~331_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~459_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~331_q\,
	datad => \mem|mem~1490_combout\,
	combout => \mem|mem~1491_combout\);

-- Location: FF_X26_Y16_N15
\mem|mem~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~475_q\);

-- Location: FF_X26_Y16_N21
\mem|mem~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~411_q\);

-- Location: FF_X27_Y16_N15
\mem|mem~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~283_q\);

-- Location: FF_X27_Y16_N29
\mem|mem~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~347_q\);

-- Location: LCCOMB_X27_Y16_N28
\mem|mem~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1488_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~347_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~283_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~283_q\,
	datac => \mem|mem~347_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1488_combout\);

-- Location: LCCOMB_X26_Y16_N20
\mem|mem~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1489_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1488_combout\ & (\mem|mem~475_q\)) # (!\mem|mem~1488_combout\ & ((\mem|mem~411_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~475_q\,
	datac => \mem|mem~411_q\,
	datad => \mem|mem~1488_combout\,
	combout => \mem|mem~1489_combout\);

-- Location: LCCOMB_X26_Y12_N28
\mem|mem~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1492_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1489_combout\) # (\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1491_combout\ & ((!\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1491_combout\,
	datac => \mem|mem~1489_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1492_combout\);

-- Location: LCCOMB_X26_Y15_N30
\mem|mem~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1755_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & (\mem|mem~1726_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \mem|mem~1726_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1755_combout\);

-- Location: FF_X23_Y12_N1
\mem|mem~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~507_q\);

-- Location: FF_X26_Y12_N31
\mem|mem~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~443_q\);

-- Location: FF_X26_Y12_N1
\mem|mem~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[11]~56_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~379_q\);

-- Location: LCCOMB_X23_Y16_N28
\mem|mem~315feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~315feeder_combout\ = \dp|regFile|rdDataB[11]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[11]~56_combout\,
	combout => \mem|mem~315feeder_combout\);

-- Location: FF_X23_Y16_N29
\mem|mem~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~315feeder_combout\,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~315_q\);

-- Location: LCCOMB_X26_Y12_N0
\mem|mem~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1493_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~379_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~379_q\,
	datad => \mem|mem~315_q\,
	combout => \mem|mem~1493_combout\);

-- Location: LCCOMB_X26_Y12_N30
\mem|mem~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1494_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1493_combout\ & (\mem|mem~507_q\)) # (!\mem|mem~1493_combout\ & ((\mem|mem~443_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \mem|mem~507_q\,
	datac => \mem|mem~443_q\,
	datad => \mem|mem~1493_combout\,
	combout => \mem|mem~1494_combout\);

-- Location: LCCOMB_X26_Y12_N18
\mem|mem~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1495_combout\ = (\mem|mem~1492_combout\ & (((\mem|mem~1494_combout\) # (!\dp|mux_after_pc|Mux14~2_combout\)))) # (!\mem|mem~1492_combout\ & (\mem|mem~1487_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1487_combout\,
	datab => \mem|mem~1492_combout\,
	datac => \mem|mem~1494_combout\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1495_combout\);

-- Location: LCCOMB_X26_Y12_N10
\mem|mem~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1527_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1516_combout\ & (\mem|mem~1526_combout\)) # (!\mem|mem~1516_combout\ & ((\mem|mem~1495_combout\))))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (((\mem|mem~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1526_combout\,
	datac => \mem|mem~1516_combout\,
	datad => \mem|mem~1495_combout\,
	combout => \mem|mem~1527_combout\);

-- Location: LCCOMB_X30_Y9_N22
\mem|dataout[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[11]~42_combout\ = (\mem|mem~1527_combout\ & ((\con|state.lhi_execute~q\) # ((\con|WideOr12~1_combout\) # (\con|state.LM2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|WideOr12~1_combout\,
	datac => \con|state.LM2~q\,
	datad => \mem|mem~1527_combout\,
	combout => \mem|dataout[11]~42_combout\);

-- Location: FF_X30_Y9_N23
\dp|ir|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[11]~42_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(11));

-- Location: LCCOMB_X30_Y11_N0
\con|WideOr14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr14~3_combout\ = (\con|state.adi_execute~q\) # ((\con|state.i_type_store~q\) # (\con|state.sw_execute~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.adi_execute~q\,
	datab => \con|state.i_type_store~q\,
	datad => \con|state.sw_execute~q\,
	combout => \con|WideOr14~3_combout\);

-- Location: LCCOMB_X30_Y11_N30
\con|WideOr14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr14~2_combout\ = (\con|state.branch_compare~q\) # ((\con|state.jlr~q\) # ((\con|state.br_check~q\) # (\con|state.lhi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.branch_compare~q\,
	datab => \con|state.jlr~q\,
	datac => \con|state.br_check~q\,
	datad => \con|state.lhi_execute~q\,
	combout => \con|WideOr14~2_combout\);

-- Location: LCCOMB_X30_Y11_N2
\con|WideOr14\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr14~combout\ = (\con|state.decode~q\) # ((\con|WideOr14~3_combout\) # ((\con|state.lw_execute~q\) # (\con|WideOr14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.decode~q\,
	datab => \con|WideOr14~3_combout\,
	datac => \con|state.lw_execute~q\,
	datad => \con|WideOr14~2_combout\,
	combout => \con|WideOr14~combout\);

-- Location: LCCOMB_X35_Y9_N0
\dp|mux4PcSelect|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4PcSelect|Mux0~0_combout\ = (\con|WideOr15~combout\ & (((!\con|WideOr14~combout\)))) # (!\con|WideOr15~combout\ & ((\con|WideOr14~combout\ & ((\dp|ir|out\(8)))) # (!\con|WideOr14~combout\ & (\dp|ir|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr15~combout\,
	datab => \dp|ir|out\(11),
	datac => \con|WideOr14~combout\,
	datad => \dp|ir|out\(8),
	combout => \dp|mux4PcSelect|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y10_N20
\dp|mux4PcSelect|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4PcSelect|Mux0~1_combout\ = (\dp|mux4PcSelect|Mux0~0_combout\) # ((\dp|ir|out\(5) & \con|WideOr15~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datac => \con|WideOr15~combout\,
	datad => \dp|mux4PcSelect|Mux0~0_combout\,
	combout => \dp|mux4PcSelect|Mux0~1_combout\);

-- Location: LCCOMB_X31_Y8_N28
\dp|alu1|Add0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~106_combout\ = (\con|WideOr14~0_combout\ & (!\con|alu_op[1]~0_combout\ & ((!\dp|small_mux_before_alu|result[15]~15_combout\) # (!\dp|big_mux_before_alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux0~0_combout\,
	datab => \dp|small_mux_before_alu|result[15]~15_combout\,
	datac => \con|WideOr14~0_combout\,
	datad => \con|alu_op[1]~0_combout\,
	combout => \dp|alu1|Add0~106_combout\);

-- Location: LCCOMB_X31_Y8_N0
\dp|alu1|Add0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~134_combout\ = (\dp|alu1|Add0~106_combout\) # ((\dp|alu1|Add0~107_combout\ & (!\con|state.nanda~q\ & !\con|state.lhi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~107_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~106_combout\,
	combout => \dp|alu1|Add0~134_combout\);

-- Location: FF_X31_Y8_N1
\dp|aluOutReg|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(15));

-- Location: LCCOMB_X31_Y8_N14
\dp|mux_after_mdr|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux0~0_combout\ = (\con|memtoreg\(0) & (\con|WideOr23~combout\)) # (!\con|memtoreg\(0) & ((\con|WideOr23~combout\ & (\mem|dataout[15]~46_combout\)) # (!\con|WideOr23~combout\ & ((\dp|alu1|Add0~134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \con|WideOr23~combout\,
	datac => \mem|dataout[15]~46_combout\,
	datad => \dp|alu1|Add0~134_combout\,
	combout => \dp|mux_after_mdr|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y9_N30
\dp|mux_after_mdr|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux0~1_combout\ = (\con|memtoreg\(0) & ((\dp|mux_after_mdr|Mux0~0_combout\ & ((\dp|aluOutReg|out\(15)))) # (!\dp|mux_after_mdr|Mux0~0_combout\ & (\dp|ir|out\(8))))) # (!\con|memtoreg\(0) & (((\dp|mux_after_mdr|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \dp|ir|out\(8),
	datac => \dp|aluOutReg|out\(15),
	datad => \dp|mux_after_mdr|Mux0~0_combout\,
	combout => \dp|mux_after_mdr|Mux0~1_combout\);

-- Location: FF_X35_Y11_N17
\dp|regFile|rg6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux0~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(15));

-- Location: FF_X34_Y11_N3
\dp|regFile|rg4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux0~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(15));

-- Location: LCCOMB_X35_Y11_N16
\dp|regFile|rdDataA[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[15]~62_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|mux4PcSelect|Mux1~1_combout\)) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|regFile|rg6\(15))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- ((\dp|regFile|rg4\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|mux4PcSelect|Mux1~1_combout\,
	datac => \dp|regFile|rg6\(15),
	datad => \dp|regFile|rg4\(15),
	combout => \dp|regFile|rdDataA[15]~62_combout\);

-- Location: FF_X35_Y11_N13
\dp|regFile|rg5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux0~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(15));

-- Location: FF_X37_Y11_N5
\dp|regFile|rg7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux0~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(15));

-- Location: LCCOMB_X35_Y11_N12
\dp|regFile|rdDataA[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[15]~63_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[15]~62_combout\ & ((\dp|regFile|rg7\(15)))) # (!\dp|regFile|rdDataA[15]~62_combout\ & (\dp|regFile|rg5\(15))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (\dp|regFile|rdDataA[15]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux2~1_combout\,
	datab => \dp|regFile|rdDataA[15]~62_combout\,
	datac => \dp|regFile|rg5\(15),
	datad => \dp|regFile|rg7\(15),
	combout => \dp|regFile|rdDataA[15]~63_combout\);

-- Location: LCCOMB_X32_Y8_N18
\dp|regA|out[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[15]~15_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[15]~63_combout\))) # (!\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[15]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[15]~61_combout\,
	datab => \dp|mux4PcSelect|Mux0~1_combout\,
	datad => \dp|regFile|rdDataA[15]~63_combout\,
	combout => \dp|regA|out[15]~15_combout\);

-- Location: FF_X32_Y8_N19
\dp|regA|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[15]~15_combout\,
	asdata => \dp|alu1|Add0~134_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(15));

-- Location: LCCOMB_X31_Y8_N2
\dp|small_mux_before_alu|result[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[15]~15_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[15]~15_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out[15]~15_combout\,
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out\(15),
	combout => \dp|small_mux_before_alu|result[15]~15_combout\);

-- Location: LCCOMB_X37_Y11_N4
\dp|regFile|rdDataB[15]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[15]~73_combout\ = (\dp|regFile|rdDataB[15]~72_combout\ & (((\dp|regFile|rg7\(15)) # (!\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|regFile|rdDataB[15]~72_combout\ & (\dp|regFile|rg5\(15) & ((\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[15]~72_combout\,
	datab => \dp|regFile|rg5\(15),
	datac => \dp|regFile|rg7\(15),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[15]~73_combout\);

-- Location: FF_X34_Y13_N21
\dp|regFile|rg2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux0~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(15));

-- Location: FF_X36_Y9_N27
\dp|regFile|rg3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux0~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(15));

-- Location: LCCOMB_X34_Y13_N20
\dp|regFile|rdDataB[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[15]~75_combout\ = (\dp|regFile|rdDataB[15]~74_combout\ & (((\dp|regFile|rg3\(15))) # (!\dp|mux4B_C|Mux1~1_combout\))) # (!\dp|regFile|rdDataB[15]~74_combout\ & (\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg2\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[15]~74_combout\,
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg2\(15),
	datad => \dp|regFile|rg3\(15),
	combout => \dp|regFile|rdDataB[15]~75_combout\);

-- Location: LCCOMB_X25_Y10_N22
\dp|regFile|rdDataB[15]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[15]~76_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[15]~73_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[15]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux0~1_combout\,
	datab => \dp|regFile|rdDataB[15]~73_combout\,
	datad => \dp|regFile|rdDataB[15]~75_combout\,
	combout => \dp|regFile|rdDataB[15]~76_combout\);

-- Location: LCCOMB_X32_Y10_N4
\dp|big_mux_before_alu|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux0~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & (\dp|ir|out\(5))) # (!\con|WideOr18~1_combout\ & ((\dp|regFile|rdDataB[15]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \con|WideOr17~combout\,
	datac => \dp|regFile|rdDataB[15]~76_combout\,
	datad => \con|WideOr18~1_combout\,
	combout => \dp|big_mux_before_alu|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y8_N8
\dp|alu1|carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|carry~0_combout\ = (\dp|small_mux_before_alu|result[15]~15_combout\ & ((\dp|big_mux_before_alu|Mux0~0_combout\) # (!\dp|alu1|Add0~134_combout\))) # (!\dp|small_mux_before_alu|result[15]~15_combout\ & (\dp|big_mux_before_alu|Mux0~0_combout\ & 
-- !\dp|alu1|Add0~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|small_mux_before_alu|result[15]~15_combout\,
	datac => \dp|big_mux_before_alu|Mux0~0_combout\,
	datad => \dp|alu1|Add0~134_combout\,
	combout => \dp|alu1|carry~0_combout\);

-- Location: LCCOMB_X29_Y8_N6
\con|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~4_combout\ = (\dp|ir|out\(12) & (!\dp|ir|out\(15) & (!\dp|ir|out\(14) & !\dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~4_combout\);

-- Location: LCCOMB_X30_Y8_N4
\con|state~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~49_combout\ = (\con|state.decode~q\ & (\reset~input_o\ & \con|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	datad => \con|Equal0~4_combout\,
	combout => \con|state~49_combout\);

-- Location: FF_X30_Y8_N5
\con|state.adi_execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.adi_execute~q\);

-- Location: LCCOMB_X29_Y8_N26
\con|state~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~42_combout\ = (\reset~input_o\ & \con|state.lw_execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \con|state.lw_execute~q\,
	combout => \con|state~42_combout\);

-- Location: FF_X29_Y8_N27
\con|state.i_type_load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.i_type_load~q\);

-- Location: LCCOMB_X30_Y8_N22
\con|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr28~0_combout\ = (\con|state.branch_compare~q\) # ((\con|state.add~q\) # ((\con|state.adi_execute~q\) # (\con|state.i_type_load~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.branch_compare~q\,
	datab => \con|state.add~q\,
	datac => \con|state.adi_execute~q\,
	datad => \con|state.i_type_load~q\,
	combout => \con|WideOr28~0_combout\);

-- Location: FF_X30_Y8_N9
\dp|flagregs|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|carry~0_combout\,
	ena => \con|WideOr28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|flagregs|out\(1));

-- Location: LCCOMB_X30_Y8_N2
\con|next_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|next_state~0_combout\ = (\dp|ir|out\(0) & (\dp|flagregs|out\(0) & ((!\dp|ir|out\(1))))) # (!\dp|ir|out\(0) & (((\dp|flagregs|out\(1)) # (!\dp|ir|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|flagregs|out\(0),
	datab => \dp|flagregs|out\(1),
	datac => \dp|ir|out\(0),
	datad => \dp|ir|out\(1),
	combout => \con|next_state~0_combout\);

-- Location: LCCOMB_X30_Y8_N20
\con|state~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~57_combout\ = (\con|Equal0~8_combout\ & (\con|state.decode~q\ & (\reset~input_o\ & \con|next_state~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Equal0~8_combout\,
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	datad => \con|next_state~0_combout\,
	combout => \con|state~57_combout\);

-- Location: FF_X30_Y8_N21
\con|state.add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.add~q\);

-- Location: LCCOMB_X30_Y9_N4
\con|state~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~54_combout\ = (\reset~input_o\ & \con|state.add~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \con|state.add~q\,
	combout => \con|state~54_combout\);

-- Location: FF_X30_Y9_N5
\con|state.regw_frm_aluout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.regw_frm_aluout~q\);

-- Location: LCCOMB_X30_Y9_N8
\con|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr26~0_combout\ = ((\con|state.LM2~q\) # ((\con|state.regw_frm_aluout~q\) # (!\con|WideOr17~0_combout\))) # (!\con|WideOr19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr19~0_combout\,
	datab => \con|state.LM2~q\,
	datac => \con|state.regw_frm_aluout~q\,
	datad => \con|WideOr17~0_combout\,
	combout => \con|WideOr26~0_combout\);

-- Location: LCCOMB_X30_Y9_N18
\con|WideOr27\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr27~combout\ = ((\con|WideOr18~0_combout\) # ((\con|state.lhi_execute~q\) # (!\con|WideOr17~0_combout\))) # (!\con|WideOr24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~0_combout\,
	datab => \con|WideOr18~0_combout\,
	datac => \con|state.lhi_execute~q\,
	datad => \con|WideOr17~0_combout\,
	combout => \con|WideOr27~combout\);

-- Location: LCCOMB_X32_Y10_N0
\dp|mux4B_C|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4B_C|Mux0~0_combout\ = (\con|WideOr26~0_combout\ & (((\con|WideOr27~combout\)))) # (!\con|WideOr26~0_combout\ & ((\con|WideOr27~combout\ & ((\dp|encoder|dout[2]~7_combout\))) # (!\con|WideOr27~combout\ & (\dp|ir|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(11),
	datab => \con|WideOr26~0_combout\,
	datac => \dp|encoder|dout[2]~7_combout\,
	datad => \con|WideOr27~combout\,
	combout => \dp|mux4B_C|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y10_N18
\dp|mux4B_C|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4B_C|Mux0~1_combout\ = (\con|WideOr26~0_combout\ & ((\dp|mux4B_C|Mux0~0_combout\ & (\dp|ir|out\(5))) # (!\dp|mux4B_C|Mux0~0_combout\ & ((\dp|ir|out\(8)))))) # (!\con|WideOr26~0_combout\ & (((\dp|mux4B_C|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(5),
	datab => \con|WideOr26~0_combout\,
	datac => \dp|ir|out\(8),
	datad => \dp|mux4B_C|Mux0~0_combout\,
	combout => \dp|mux4B_C|Mux0~1_combout\);

-- Location: LCCOMB_X36_Y10_N20
\dp|regFile|rdDataB[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[0]~6_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(0)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg0\(0),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|mux4B_C|Mux2~1_combout\,
	datad => \dp|regFile|rg1\(0),
	combout => \dp|regFile|rdDataB[0]~6_combout\);

-- Location: LCCOMB_X37_Y12_N30
\dp|regFile|rdDataB[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[0]~7_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[0]~6_combout\ & (\dp|regFile|rg3\(0))) # (!\dp|regFile|rdDataB[0]~6_combout\ & ((\dp|regFile|rg2\(0)))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (\dp|regFile|rdDataB[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rdDataB[0]~6_combout\,
	datac => \dp|regFile|rg3\(0),
	datad => \dp|regFile|rg2\(0),
	combout => \dp|regFile|rdDataB[0]~7_combout\);

-- Location: FF_X37_Y10_N17
\dp|regFile|rg7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux15~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(0));

-- Location: FF_X36_Y10_N17
\dp|regFile|rg4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux15~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(0));

-- Location: FF_X36_Y10_N31
\dp|regFile|rg6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux15~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(0));

-- Location: LCCOMB_X36_Y10_N30
\dp|regFile|rdDataB[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[0]~4_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg6\(0)) # (\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (\dp|regFile|rg4\(0) & ((!\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rg4\(0),
	datac => \dp|regFile|rg6\(0),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[0]~4_combout\);

-- Location: LCCOMB_X37_Y10_N16
\dp|regFile|rdDataB[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[0]~5_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[0]~4_combout\ & ((\dp|regFile|rg7\(0)))) # (!\dp|regFile|rdDataB[0]~4_combout\ & (\dp|regFile|rg5\(0))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(0),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(0),
	datad => \dp|regFile|rdDataB[0]~4_combout\,
	combout => \dp|regFile|rdDataB[0]~5_combout\);

-- Location: LCCOMB_X29_Y10_N20
\dp|regFile|rdDataB[0]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[0]~77_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[0]~5_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[0]~7_combout\,
	datad => \dp|regFile|rdDataB[0]~5_combout\,
	combout => \dp|regFile|rdDataB[0]~77_combout\);

-- Location: FF_X30_Y12_N25
\mem|mem~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~624_q\);

-- Location: LCCOMB_X29_Y10_N18
\mem|mem~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1777_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1777_combout\);

-- Location: FF_X29_Y10_N19
\mem|mem~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1777_combout\,
	ena => \mem|mem~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~592_q\);

-- Location: LCCOMB_X29_Y10_N6
\mem|mem~1024\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1024_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~592_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~576_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~576_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~592_q\,
	combout => \mem|mem~1024_combout\);

-- Location: LCCOMB_X30_Y12_N24
\mem|mem~1025\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1025_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1024_combout\ & ((\mem|mem~624_q\))) # (!\mem|mem~1024_combout\ & (!\mem|mem~608_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~608_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~624_q\,
	datad => \mem|mem~1024_combout\,
	combout => \mem|mem~1025_combout\);

-- Location: LCCOMB_X29_Y14_N18
\mem|mem~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1705_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1704_combout\ & (\con|Selector3~0_combout\ & \dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1704_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1705_combout\);

-- Location: FF_X30_Y16_N17
\mem|mem~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~656_q\);

-- Location: LCCOMB_X30_Y14_N18
\mem|mem~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1711_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1710_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1710_combout\,
	combout => \mem|mem~1711_combout\);

-- Location: FF_X30_Y16_N19
\mem|mem~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~688_q\);

-- Location: LCCOMB_X30_Y16_N16
\mem|mem~1027\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1027_combout\ = (\mem|mem~1026_combout\ & (((\mem|mem~688_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\))) # (!\mem|mem~1026_combout\ & (\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~656_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1026_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~656_q\,
	datad => \mem|mem~688_q\,
	combout => \mem|mem~1027_combout\);

-- Location: LCCOMB_X27_Y13_N16
\mem|mem~1030\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1030_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\) # (\mem|mem~1027_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~1029_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1029_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1027_combout\,
	combout => \mem|mem~1030_combout\);

-- Location: LCCOMB_X27_Y13_N26
\mem|mem~1033\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1033_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1030_combout\ & (\mem|mem~1032_combout\)) # (!\mem|mem~1030_combout\ & ((\mem|mem~1025_combout\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1030_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1032_combout\,
	datab => \mem|mem~1025_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~1030_combout\,
	combout => \mem|mem~1033_combout\);

-- Location: FF_X26_Y11_N9
\mem|mem~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~384_q\);

-- Location: FF_X26_Y11_N3
\mem|mem~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~256_q\);

-- Location: LCCOMB_X26_Y11_N8
\mem|mem~1044\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1044_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (\dp|mux_after_pc|Mux12~1_combout\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~384_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & 
-- ((\mem|mem~256_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~384_q\,
	datad => \mem|mem~256_q\,
	combout => \mem|mem~1044_combout\);

-- Location: FF_X27_Y12_N19
\mem|mem~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~448_q\);

-- Location: LCCOMB_X27_Y12_N24
\mem|mem~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1786_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1786_combout\);

-- Location: FF_X27_Y12_N25
\mem|mem~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1786_combout\,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~320_q\);

-- Location: LCCOMB_X27_Y12_N18
\mem|mem~1045\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1045_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1044_combout\ & (\mem|mem~448_q\)) # (!\mem|mem~1044_combout\ & ((!\mem|mem~320_q\))))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1044_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1044_combout\,
	datac => \mem|mem~448_q\,
	datad => \mem|mem~320_q\,
	combout => \mem|mem~1045_combout\);

-- Location: FF_X27_Y17_N17
\mem|mem~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~400_q\);

-- Location: LCCOMB_X27_Y17_N2
\mem|mem~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1789_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1789_combout\);

-- Location: FF_X27_Y17_N3
\mem|mem~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1789_combout\,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~464_q\);

-- Location: LCCOMB_X27_Y17_N28
\mem|mem~1050\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1050_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~464_q\) # (!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~336_q\ & (\dp|mux_after_pc|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~336_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \dp|mux_after_pc|Mux13~2_combout\,
	datad => \mem|mem~464_q\,
	combout => \mem|mem~1050_combout\);

-- Location: LCCOMB_X27_Y17_N16
\mem|mem~1051\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1051_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((!\mem|mem~1050_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1050_combout\ & ((\mem|mem~400_q\))) # (!\mem|mem~1050_combout\ & (\mem|mem~272_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~272_q\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~400_q\,
	datad => \mem|mem~1050_combout\,
	combout => \mem|mem~1051_combout\);

-- Location: FF_X28_Y13_N25
\mem|mem~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~432_q\);

-- Location: FF_X28_Y13_N3
\mem|mem~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~496_q\);

-- Location: LCCOMB_X28_Y13_N24
\mem|mem~1049\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1049_combout\ = (\mem|mem~1048_combout\ & (((\mem|mem~496_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1048_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~432_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1048_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~432_q\,
	datad => \mem|mem~496_q\,
	combout => \mem|mem~1049_combout\);

-- Location: LCCOMB_X27_Y13_N18
\mem|mem~1052\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1052_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\ & \mem|mem~1049_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1051_combout\) # ((!\dp|mux_after_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1051_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1049_combout\,
	combout => \mem|mem~1052_combout\);

-- Location: LCCOMB_X27_Y13_N28
\mem|mem~1053\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1053_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1052_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1052_combout\ & ((\mem|mem~1045_combout\))) # (!\mem|mem~1052_combout\ & (\mem|mem~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1047_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1045_combout\,
	datad => \mem|mem~1052_combout\,
	combout => \mem|mem~1053_combout\);

-- Location: LCCOMB_X28_Y14_N10
\mem|mem~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1728_combout\ = (\mem|mem~1706_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1706_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1728_combout\);

-- Location: FF_X27_Y20_N9
\mem|mem~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~160_q\);

-- Location: LCCOMB_X28_Y18_N10
\mem|mem~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1730_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & (\con|Selector3~0_combout\ & \mem|mem~1708_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \dp|mux_after_pc|Mux11~1_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \mem|mem~1708_combout\,
	combout => \mem|mem~1730_combout\);

-- Location: FF_X28_Y20_N3
\mem|mem~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~128_q\);

-- Location: LCCOMB_X28_Y20_N16
\mem|mem~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1780_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1780_combout\);

-- Location: LCCOMB_X29_Y14_N22
\mem|mem~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1729_combout\ = (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1704_combout\ & (\con|Selector3~0_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1704_combout\,
	datac => \con|Selector3~0_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1729_combout\);

-- Location: FF_X28_Y20_N17
\mem|mem~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1780_combout\,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~144_q\);

-- Location: LCCOMB_X28_Y20_N2
\mem|mem~1034\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1034_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & ((!\mem|mem~144_q\))) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- (\mem|mem~128_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~128_q\,
	datad => \mem|mem~144_q\,
	combout => \mem|mem~1034_combout\);

-- Location: LCCOMB_X27_Y20_N8
\mem|mem~1035\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1035_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1034_combout\ & (\mem|mem~176_q\)) # (!\mem|mem~1034_combout\ & ((\mem|mem~160_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~176_q\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~160_q\,
	datad => \mem|mem~1034_combout\,
	combout => \mem|mem~1035_combout\);

-- Location: FF_X25_Y13_N11
\mem|mem~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~0_q\);

-- Location: LCCOMB_X25_Y13_N0
\mem|mem~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1783_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1783_combout\);

-- Location: FF_X25_Y13_N1
\mem|mem~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1783_combout\,
	ena => \mem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~16_q\);

-- Location: LCCOMB_X25_Y13_N10
\mem|mem~1038\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1038_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((!\mem|mem~16_q\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~0_q\,
	datad => \mem|mem~16_q\,
	combout => \mem|mem~1038_combout\);

-- Location: LCCOMB_X26_Y13_N26
\mem|mem~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1784_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1784_combout\);

-- Location: FF_X26_Y13_N27
\mem|mem~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1784_combout\,
	ena => \mem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~48_q\);

-- Location: LCCOMB_X26_Y13_N8
\mem|mem~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1782_combout\ = !\dp|regFile|rdDataB[0]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|regFile|rdDataB[0]~77_combout\,
	combout => \mem|mem~1782_combout\);

-- Location: FF_X26_Y13_N9
\mem|mem~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1782_combout\,
	ena => \mem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~32_q\);

-- Location: LCCOMB_X27_Y13_N12
\mem|mem~1039\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1039_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1038_combout\ & (!\mem|mem~48_q\)) # (!\mem|mem~1038_combout\ & ((!\mem|mem~32_q\))))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1038_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1038_combout\,
	datac => \mem|mem~48_q\,
	datad => \mem|mem~32_q\,
	combout => \mem|mem~1039_combout\);

-- Location: FF_X29_Y13_N9
\mem|mem~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~80_q\);

-- Location: LCCOMB_X25_Y10_N18
\mem|mem~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1733_combout\ = (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux10~1_combout\ & (\mem|mem~1696_combout\ & !\dp|mux_after_pc|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector3~0_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1696_combout\,
	datad => \dp|mux_after_pc|Mux11~1_combout\,
	combout => \mem|mem~1733_combout\);

-- Location: FF_X30_Y13_N17
\mem|mem~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[0]~77_combout\,
	sload => VCC,
	ena => \mem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~96_q\);

-- Location: LCCOMB_X30_Y13_N16
\mem|mem~1036\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1036_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~96_q\))) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- (!\mem|mem~64_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~64_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~96_q\,
	datad => \dp|mux_after_pc|Mux14~2_combout\,
	combout => \mem|mem~1036_combout\);

-- Location: LCCOMB_X29_Y13_N8
\mem|mem~1037\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1037_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1036_combout\ & (\mem|mem~112_q\)) # (!\mem|mem~1036_combout\ & ((\mem|mem~80_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~112_q\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~80_q\,
	datad => \mem|mem~1036_combout\,
	combout => \mem|mem~1037_combout\);

-- Location: LCCOMB_X27_Y13_N14
\mem|mem~1040\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1040_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & (((\mem|mem~1037_combout\) # (\dp|mux_after_pc|Mux12~1_combout\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1039_combout\ & ((!\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1039_combout\,
	datac => \mem|mem~1037_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1040_combout\);

-- Location: LCCOMB_X27_Y13_N0
\mem|mem~1043\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1043_combout\ = (\mem|mem~1040_combout\ & ((\mem|mem~1042_combout\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1040_combout\ & (((\mem|mem~1035_combout\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1042_combout\,
	datab => \mem|mem~1035_combout\,
	datac => \mem|mem~1040_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1043_combout\);

-- Location: LCCOMB_X27_Y13_N6
\mem|mem~1054\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1054_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (((\dp|mux_after_pc|Mux11~1_combout\)))) # (!\dp|mux_after_pc|Mux10~1_combout\ & ((\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1053_combout\)) # (!\dp|mux_after_pc|Mux11~1_combout\ & 
-- ((\mem|mem~1043_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \mem|mem~1053_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1043_combout\,
	combout => \mem|mem~1054_combout\);

-- Location: LCCOMB_X27_Y13_N4
\mem|mem~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1065_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1054_combout\ & (\mem|mem~1064_combout\)) # (!\mem|mem~1054_combout\ & ((\mem|mem~1033_combout\))))) # (!\dp|mux_after_pc|Mux10~1_combout\ & (((\mem|mem~1054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1064_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \mem|mem~1033_combout\,
	datad => \mem|mem~1054_combout\,
	combout => \mem|mem~1065_combout\);

-- Location: LCCOMB_X31_Y11_N14
\mem|dataout[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[0]~32_combout\ = (\mem|mem~1065_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \mem|mem~1065_combout\,
	combout => \mem|dataout[0]~32_combout\);

-- Location: FF_X31_Y11_N15
\dp|ir|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[0]~32_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(0));

-- Location: LCCOMB_X30_Y7_N28
\dp|encoder|din~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~15_combout\ = (\dp|ir|out\(0) & ((\con|state.LM1~q\) # (\con|state.SM1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM1~q\,
	datac => \dp|ir|out\(0),
	datad => \con|state.SM1~q\,
	combout => \dp|encoder|din~15_combout\);

-- Location: FF_X30_Y7_N29
\dp|encoder|din[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(0));

-- Location: LCCOMB_X29_Y7_N8
\dp|encoder|dout[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[1]~0_combout\ = (!\dp|encoder|din\(5) & (!\dp|encoder|din\(4) & ((\dp|encoder|din\(7)) # (\dp|encoder|din\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din\(7),
	datab => \dp|encoder|din\(6),
	datac => \dp|encoder|din\(5),
	datad => \dp|encoder|din\(4),
	combout => \dp|encoder|dout[1]~0_combout\);

-- Location: LCCOMB_X29_Y7_N2
\dp|encoder|dout[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[1]~1_combout\ = (\dp|encoder|din\(3)) # (\dp|encoder|din\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din\(3),
	datac => \dp|encoder|din\(2),
	combout => \dp|encoder|dout[1]~1_combout\);

-- Location: LCCOMB_X29_Y7_N4
\dp|encoder|dout[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|dout[1]~2_combout\ = (!\dp|encoder|din\(1) & (!\dp|encoder|din\(0) & ((\dp|encoder|dout[1]~0_combout\) # (\dp|encoder|dout[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din\(1),
	datab => \dp|encoder|din\(0),
	datac => \dp|encoder|dout[1]~0_combout\,
	datad => \dp|encoder|dout[1]~1_combout\,
	combout => \dp|encoder|dout[1]~2_combout\);

-- Location: LCCOMB_X29_Y10_N8
\dp|big_mux_before_alu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux14~0_combout\ = (\con|WideOr17~combout\ & (!\con|WideOr18~1_combout\ & \dp|encoder|dout[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr17~combout\,
	datac => \con|WideOr18~1_combout\,
	datad => \dp|encoder|dout[1]~2_combout\,
	combout => \dp|big_mux_before_alu|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y10_N10
\dp|big_mux_before_alu|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux14~1_combout\ = (!\con|WideOr18~1_combout\ & !\con|WideOr17~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|WideOr18~1_combout\,
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux14~1_combout\);

-- Location: LCCOMB_X29_Y10_N4
\dp|big_mux_before_alu|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux14~2_combout\ = (\dp|big_mux_before_alu|Mux14~1_combout\ & ((\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[1]~1_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[1]~3_combout\,
	datab => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[1]~1_combout\,
	datad => \dp|big_mux_before_alu|Mux14~1_combout\,
	combout => \dp|big_mux_before_alu|Mux14~2_combout\);

-- Location: LCCOMB_X29_Y10_N24
\dp|alu1|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~61_combout\ = ((!\dp|big_mux_before_alu|Mux14~3_combout\ & (!\dp|big_mux_before_alu|Mux14~0_combout\ & !\dp|big_mux_before_alu|Mux14~2_combout\))) # (!\dp|small_mux_before_alu|result[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|big_mux_before_alu|Mux14~3_combout\,
	datab => \dp|big_mux_before_alu|Mux14~0_combout\,
	datac => \dp|big_mux_before_alu|Mux14~2_combout\,
	datad => \dp|small_mux_before_alu|result[1]~0_combout\,
	combout => \dp|alu1|Add0~61_combout\);

-- Location: LCCOMB_X30_Y10_N14
\dp|mux_after_pc|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux14~1_combout\ = (\con|WideOr24~combout\ & ((\con|alu_op[1]~0_combout\) # ((\con|WideOr14~0_combout\ & \dp|alu1|Add0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~combout\,
	datab => \con|WideOr14~0_combout\,
	datac => \con|alu_op[1]~0_combout\,
	datad => \dp|alu1|Add0~61_combout\,
	combout => \dp|mux_after_pc|Mux14~1_combout\);

-- Location: FF_X30_Y10_N9
\dp|regA|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[1]~0_combout\,
	asdata => \dp|alu1|Add0~77_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(1));

-- Location: LCCOMB_X30_Y10_N20
\dp|mux_after_pc|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux14~0_combout\ = (\con|WideOr23~2_combout\ & (((\dp|regA|out[1]~0_combout\)))) # (!\con|WideOr23~2_combout\ & (!\con|WideOr24~combout\ & ((\dp|regA|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr24~combout\,
	datab => \con|WideOr23~2_combout\,
	datac => \dp|regA|out[1]~0_combout\,
	datad => \dp|regA|out\(1),
	combout => \dp|mux_after_pc|Mux14~0_combout\);

-- Location: LCCOMB_X30_Y10_N0
\dp|mux_after_pc|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux14~2_combout\ = (\dp|mux_after_pc|Mux14~0_combout\) # ((\dp|mux_after_pc|Mux14~1_combout\ & ((\dp|alu1|Add0~59_combout\) # (!\con|alu_op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|alu_op[1]~0_combout\,
	datab => \dp|mux_after_pc|Mux14~1_combout\,
	datac => \dp|alu1|Add0~59_combout\,
	datad => \dp|mux_after_pc|Mux14~0_combout\,
	combout => \dp|mux_after_pc|Mux14~2_combout\);

-- Location: FF_X28_Y13_N23
\mem|mem~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~435_q\);

-- Location: FF_X23_Y13_N29
\mem|mem~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~371_q\);

-- Location: FF_X23_Y13_N7
\mem|mem~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~307_q\);

-- Location: LCCOMB_X23_Y13_N28
\mem|mem~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1157_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~371_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~371_q\,
	datad => \mem|mem~307_q\,
	combout => \mem|mem~1157_combout\);

-- Location: LCCOMB_X28_Y13_N22
\mem|mem~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1158_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1157_combout\ & (\mem|mem~499_q\)) # (!\mem|mem~1157_combout\ & ((\mem|mem~435_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~499_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~435_q\,
	datad => \mem|mem~1157_combout\,
	combout => \mem|mem~1158_combout\);

-- Location: FF_X27_Y17_N15
\mem|mem~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~403_q\);

-- Location: FF_X27_Y17_N1
\mem|mem~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~467_q\);

-- Location: LCCOMB_X27_Y17_N14
\mem|mem~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1153_combout\ = (\mem|mem~1152_combout\ & (((\mem|mem~467_q\)) # (!\dp|mux_after_pc|Mux12~1_combout\))) # (!\mem|mem~1152_combout\ & (\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~403_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1152_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~403_q\,
	datad => \mem|mem~467_q\,
	combout => \mem|mem~1153_combout\);

-- Location: LCCOMB_X28_Y13_N28
\mem|mem~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1156_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (((\dp|mux_after_pc|Mux14~2_combout\) # (\mem|mem~1153_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~1155_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1155_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \dp|mux_after_pc|Mux14~2_combout\,
	datad => \mem|mem~1153_combout\,
	combout => \mem|mem~1156_combout\);

-- Location: LCCOMB_X28_Y13_N18
\mem|mem~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1159_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1156_combout\ & ((\mem|mem~1158_combout\))) # (!\mem|mem~1156_combout\ & (\mem|mem~1151_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1151_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1158_combout\,
	datad => \mem|mem~1156_combout\,
	combout => \mem|mem~1159_combout\);

-- Location: FF_X31_Y13_N15
\mem|mem~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~979_q\);

-- Location: FF_X31_Y13_N29
\mem|mem~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~851_q\);

-- Location: LCCOMB_X31_Y13_N28
\mem|mem~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1182_combout\ = (\mem|mem~1181_combout\ & ((\mem|mem~979_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1181_combout\ & (((\mem|mem~851_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1181_combout\,
	datab => \mem|mem~979_q\,
	datac => \mem|mem~851_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1182_combout\);

-- Location: FF_X31_Y15_N15
\mem|mem~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~963_q\);

-- Location: FF_X31_Y15_N29
\mem|mem~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~899_q\);

-- Location: LCCOMB_X31_Y15_N28
\mem|mem~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1186_combout\ = (\mem|mem~1185_combout\ & ((\mem|mem~963_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1185_combout\ & (((\mem|mem~899_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1185_combout\,
	datab => \mem|mem~963_q\,
	datac => \mem|mem~899_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1186_combout\);

-- Location: FF_X32_Y14_N21
\mem|mem~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~867_q\);

-- Location: LCCOMB_X32_Y14_N20
\mem|mem~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1183_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~867_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~803_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~803_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~867_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1183_combout\);

-- Location: FF_X31_Y14_N29
\mem|mem~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[3]~16_combout\,
	sload => VCC,
	ena => \mem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~931_q\);

-- Location: LCCOMB_X31_Y14_N28
\mem|mem~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1184_combout\ = (\mem|mem~1183_combout\ & ((\mem|mem~995_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1183_combout\ & (((\mem|mem~931_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~995_q\,
	datab => \mem|mem~1183_combout\,
	datac => \mem|mem~931_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1184_combout\);

-- Location: LCCOMB_X31_Y14_N16
\mem|mem~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1187_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (((\dp|mux_after_pc|Mux15~1_combout\) # (\mem|mem~1184_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1186_combout\ & (!\dp|mux_after_pc|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1186_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1184_combout\,
	combout => \mem|mem~1187_combout\);

-- Location: LCCOMB_X28_Y13_N12
\mem|mem~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1190_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1187_combout\ & (\mem|mem~1189_combout\)) # (!\mem|mem~1187_combout\ & ((\mem|mem~1182_combout\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1189_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~1182_combout\,
	datad => \mem|mem~1187_combout\,
	combout => \mem|mem~1190_combout\);

-- Location: LCCOMB_X28_Y13_N14
\mem|mem~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1191_combout\ = (\mem|mem~1180_combout\ & (((\mem|mem~1190_combout\) # (!\dp|mux_after_pc|Mux11~1_combout\)))) # (!\mem|mem~1180_combout\ & (\mem|mem~1159_combout\ & ((\dp|mux_after_pc|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1180_combout\,
	datab => \mem|mem~1159_combout\,
	datac => \mem|mem~1190_combout\,
	datad => \dp|mux_after_pc|Mux11~1_combout\,
	combout => \mem|mem~1191_combout\);

-- Location: LCCOMB_X31_Y11_N20
\mem|dataout[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[3]~35_combout\ = (\mem|mem~1191_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datab => \con|state.LM2~q\,
	datac => \con|WideOr12~1_combout\,
	datad => \mem|mem~1191_combout\,
	combout => \mem|dataout[3]~35_combout\);

-- Location: FF_X31_Y11_N21
\dp|ir|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[3]~35_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(3));

-- Location: LCCOMB_X35_Y9_N12
\dp|mux4PcSelect|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4PcSelect|Mux2~0_combout\ = (\con|WideOr15~combout\ & (!\con|WideOr14~combout\)) # (!\con|WideOr15~combout\ & ((\con|WideOr14~combout\ & (\dp|ir|out\(6))) # (!\con|WideOr14~combout\ & ((\dp|ir|out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr15~combout\,
	datab => \con|WideOr14~combout\,
	datac => \dp|ir|out\(6),
	datad => \dp|ir|out\(9),
	combout => \dp|mux4PcSelect|Mux2~0_combout\);

-- Location: LCCOMB_X35_Y9_N22
\dp|mux4PcSelect|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux4PcSelect|Mux2~1_combout\ = (\dp|mux4PcSelect|Mux2~0_combout\) # ((\con|WideOr15~combout\ & \dp|ir|out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr15~combout\,
	datac => \dp|ir|out\(3),
	datad => \dp|mux4PcSelect|Mux2~0_combout\,
	combout => \dp|mux4PcSelect|Mux2~1_combout\);

-- Location: FF_X37_Y12_N19
\dp|regFile|rg1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux10~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(5));

-- Location: LCCOMB_X37_Y12_N18
\dp|regFile|rdDataA[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[5]~16_combout\ = (\dp|mux4PcSelect|Mux1~1_combout\ & (\dp|mux4PcSelect|Mux2~1_combout\)) # (!\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|mux4PcSelect|Mux2~1_combout\ & (\dp|regFile|rg1\(5))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- ((\dp|regFile|rg0\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux1~1_combout\,
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(5),
	datad => \dp|regFile|rg0\(5),
	combout => \dp|regFile|rdDataA[5]~16_combout\);

-- Location: LCCOMB_X36_Y13_N20
\dp|regFile|rdDataA[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[5]~17_combout\ = (\dp|regFile|rdDataA[5]~16_combout\ & ((\dp|regFile|rg3\(5)) # ((!\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|regFile|rdDataA[5]~16_combout\ & (((\dp|regFile|rg2\(5) & \dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg3\(5),
	datab => \dp|regFile|rdDataA[5]~16_combout\,
	datac => \dp|regFile|rg2\(5),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[5]~17_combout\);

-- Location: LCCOMB_X36_Y10_N22
\dp|regFile|rdDataA[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[5]~18_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & (((\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|mux4PcSelect|Mux1~1_combout\ & ((\dp|regFile|rg6\(5)))) # (!\dp|mux4PcSelect|Mux1~1_combout\ & 
-- (\dp|regFile|rg4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg4\(5),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg6\(5),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[5]~18_combout\);

-- Location: LCCOMB_X35_Y10_N18
\dp|regFile|rdDataA[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[5]~19_combout\ = (\dp|mux4PcSelect|Mux2~1_combout\ & ((\dp|regFile|rdDataA[5]~18_combout\ & (\dp|regFile|rg7\(5))) # (!\dp|regFile|rdDataA[5]~18_combout\ & ((\dp|regFile|rg5\(5)))))) # (!\dp|mux4PcSelect|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataA[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg7\(5),
	datab => \dp|mux4PcSelect|Mux2~1_combout\,
	datac => \dp|regFile|rg5\(5),
	datad => \dp|regFile|rdDataA[5]~18_combout\,
	combout => \dp|regFile|rdDataA[5]~19_combout\);

-- Location: LCCOMB_X34_Y10_N18
\dp|regA|out[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[5]~4_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[5]~19_combout\))) # (!\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[5]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux0~1_combout\,
	datab => \dp|regFile|rdDataA[5]~17_combout\,
	datad => \dp|regFile|rdDataA[5]~19_combout\,
	combout => \dp|regA|out[5]~4_combout\);

-- Location: FF_X34_Y10_N19
\dp|regA|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|regA|out[5]~4_combout\,
	asdata => \dp|alu1|Add0~113_combout\,
	sload => \con|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regA|out\(5));

-- Location: LCCOMB_X34_Y10_N12
\dp|small_mux_before_alu|result[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[5]~4_combout\ = (\con|WideOr16~1_combout\ & (\dp|regA|out[5]~4_combout\)) # (!\con|WideOr16~1_combout\ & ((\dp|regA|out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|regA|out[5]~4_combout\,
	datac => \dp|regA|out\(5),
	datad => \con|WideOr16~1_combout\,
	combout => \dp|small_mux_before_alu|result[5]~4_combout\);

-- Location: LCCOMB_X34_Y8_N16
\dp|alu1|Add0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~113_combout\ = (\dp|alu1|Add0~71_combout\) # ((!\con|state.nanda~q\ & (!\con|state.lhi_execute~q\ & \dp|alu1|Add0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~71_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~74_combout\,
	combout => \dp|alu1|Add0~113_combout\);

-- Location: LCCOMB_X34_Y10_N14
\dp|mux_after_pc|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux10~0_combout\ = (!\con|WideOr23~2_combout\ & ((\con|WideOr24~combout\ & (\dp|alu1|Add0~113_combout\)) # (!\con|WideOr24~combout\ & ((\dp|regA|out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~2_combout\,
	datab => \con|WideOr24~combout\,
	datac => \dp|alu1|Add0~113_combout\,
	datad => \dp|regA|out\(5),
	combout => \dp|mux_after_pc|Mux10~0_combout\);

-- Location: LCCOMB_X34_Y10_N24
\dp|mux_after_pc|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_pc|Mux10~1_combout\ = (\dp|mux_after_pc|Mux10~0_combout\) # ((\con|WideOr23~2_combout\ & \dp|regA|out[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|mux_after_pc|Mux10~0_combout\,
	datac => \con|WideOr23~2_combout\,
	datad => \dp|regA|out[5]~4_combout\,
	combout => \dp|mux_after_pc|Mux10~1_combout\);

-- Location: FF_X35_Y14_N19
\dp|regFile|rg7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux2~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(13));

-- Location: FF_X35_Y11_N9
\dp|regFile|rg5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux2~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(13));

-- Location: LCCOMB_X35_Y11_N8
\dp|regFile|rdDataA[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[13]~55_combout\ = (\dp|regFile|rdDataA[13]~54_combout\ & ((\dp|regFile|rg7\(13)) # ((!\dp|mux4PcSelect|Mux2~1_combout\)))) # (!\dp|regFile|rdDataA[13]~54_combout\ & (((\dp|regFile|rg5\(13) & \dp|mux4PcSelect|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[13]~54_combout\,
	datab => \dp|regFile|rg7\(13),
	datac => \dp|regFile|rg5\(13),
	datad => \dp|mux4PcSelect|Mux2~1_combout\,
	combout => \dp|regFile|rdDataA[13]~55_combout\);

-- Location: FF_X35_Y12_N23
\dp|regFile|rg3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux2~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(13));

-- Location: LCCOMB_X35_Y12_N22
\dp|regFile|rdDataA[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataA[13]~53_combout\ = (\dp|regFile|rdDataA[13]~52_combout\ & (((\dp|regFile|rg3\(13)) # (!\dp|mux4PcSelect|Mux1~1_combout\)))) # (!\dp|regFile|rdDataA[13]~52_combout\ & (\dp|regFile|rg2\(13) & ((\dp|mux4PcSelect|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataA[13]~52_combout\,
	datab => \dp|regFile|rg2\(13),
	datac => \dp|regFile|rg3\(13),
	datad => \dp|mux4PcSelect|Mux1~1_combout\,
	combout => \dp|regFile|rdDataA[13]~53_combout\);

-- Location: LCCOMB_X34_Y8_N14
\dp|regA|out[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regA|out[13]~13_combout\ = (\dp|mux4PcSelect|Mux0~1_combout\ & (\dp|regFile|rdDataA[13]~55_combout\)) # (!\dp|mux4PcSelect|Mux0~1_combout\ & ((\dp|regFile|rdDataA[13]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4PcSelect|Mux0~1_combout\,
	datab => \dp|regFile|rdDataA[13]~55_combout\,
	datad => \dp|regFile|rdDataA[13]~53_combout\,
	combout => \dp|regA|out[13]~13_combout\);

-- Location: LCCOMB_X35_Y8_N4
\dp|small_mux_before_alu|result[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|small_mux_before_alu|result[13]~13_combout\ = (\con|WideOr16~1_combout\ & ((\dp|regA|out[13]~13_combout\))) # (!\con|WideOr16~1_combout\ & (\dp|regA|out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regA|out\(13),
	datac => \con|WideOr16~1_combout\,
	datad => \dp|regA|out[13]~13_combout\,
	combout => \dp|small_mux_before_alu|result[13]~13_combout\);

-- Location: LCCOMB_X34_Y9_N10
\dp|big_mux_before_alu|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux3~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & ((\dp|ir|out\(5)))) # (!\con|WideOr18~1_combout\ & (\dp|regFile|rdDataB[12]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rdDataB[12]~61_combout\,
	datab => \dp|ir|out\(5),
	datac => \con|WideOr18~1_combout\,
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux3~0_combout\);

-- Location: LCCOMB_X34_Y9_N6
\dp|alu1|Add0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~127_combout\ = \dp|big_mux_before_alu|Mux3~0_combout\ $ (((\con|state.branch_compare~q\) # (\con|state.br_check~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.branch_compare~q\,
	datac => \con|state.br_check~q\,
	datad => \dp|big_mux_before_alu|Mux3~0_combout\,
	combout => \dp|alu1|Add0~127_combout\);

-- Location: LCCOMB_X31_Y9_N10
\dp|alu1|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~98_combout\ = (\dp|small_mux_before_alu|result[12]~12_combout\ & ((\dp|alu1|Add0~127_combout\ & (\dp|alu1|Add0~96\ & VCC)) # (!\dp|alu1|Add0~127_combout\ & (!\dp|alu1|Add0~96\)))) # (!\dp|small_mux_before_alu|result[12]~12_combout\ & 
-- ((\dp|alu1|Add0~127_combout\ & (!\dp|alu1|Add0~96\)) # (!\dp|alu1|Add0~127_combout\ & ((\dp|alu1|Add0~96\) # (GND)))))
-- \dp|alu1|Add0~99\ = CARRY((\dp|small_mux_before_alu|result[12]~12_combout\ & (!\dp|alu1|Add0~127_combout\ & !\dp|alu1|Add0~96\)) # (!\dp|small_mux_before_alu|result[12]~12_combout\ & ((!\dp|alu1|Add0~96\) # (!\dp|alu1|Add0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[12]~12_combout\,
	datab => \dp|alu1|Add0~127_combout\,
	datad => VCC,
	cin => \dp|alu1|Add0~96\,
	combout => \dp|alu1|Add0~98_combout\,
	cout => \dp|alu1|Add0~99\);

-- Location: LCCOMB_X34_Y8_N8
\dp|alu1|Add0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~130_combout\ = (\dp|alu1|Add0~100_combout\) # ((!\con|state.nanda~q\ & (!\con|state.lhi_execute~q\ & \dp|alu1|Add0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~100_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~101_combout\,
	combout => \dp|alu1|Add0~130_combout\);

-- Location: LCCOMB_X34_Y8_N30
\dp|mux_after_mdr|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux2~0_combout\ = (\con|WideOr23~combout\ & (((\con|memtoreg\(0)) # (\mem|dataout[13]~44_combout\)))) # (!\con|WideOr23~combout\ & (\dp|alu1|Add0~130_combout\ & (!\con|memtoreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \dp|alu1|Add0~130_combout\,
	datac => \con|memtoreg\(0),
	datad => \mem|dataout[13]~44_combout\,
	combout => \dp|mux_after_mdr|Mux2~0_combout\);

-- Location: FF_X34_Y8_N9
\dp|aluOutReg|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(13));

-- Location: LCCOMB_X35_Y9_N28
\dp|mux_after_mdr|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux2~1_combout\ = (\con|memtoreg\(0) & ((\dp|mux_after_mdr|Mux2~0_combout\ & (\dp|aluOutReg|out\(13))) # (!\dp|mux_after_mdr|Mux2~0_combout\ & ((\dp|ir|out\(8)))))) # (!\con|memtoreg\(0) & (\dp|mux_after_mdr|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \dp|mux_after_mdr|Mux2~0_combout\,
	datac => \dp|aluOutReg|out\(13),
	datad => \dp|ir|out\(8),
	combout => \dp|mux_after_mdr|Mux2~1_combout\);

-- Location: FF_X34_Y13_N25
\dp|regFile|rg2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux2~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(13));

-- Location: FF_X35_Y12_N31
\dp|regFile|rg1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux2~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(13));

-- Location: FF_X35_Y9_N29
\dp|regFile|rg0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux2~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(13));

-- Location: LCCOMB_X34_Y13_N6
\dp|regFile|rdDataB[13]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[13]~64_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & (\dp|mux4B_C|Mux2~1_combout\)) # (!\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg1\(13))) # (!\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg0\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg1\(13),
	datad => \dp|regFile|rg0\(13),
	combout => \dp|regFile|rdDataB[13]~64_combout\);

-- Location: LCCOMB_X34_Y13_N24
\dp|regFile|rdDataB[13]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[13]~65_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[13]~64_combout\ & (\dp|regFile|rg3\(13))) # (!\dp|regFile|rdDataB[13]~64_combout\ & ((\dp|regFile|rg2\(13)))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (((\dp|regFile|rdDataB[13]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg3\(13),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg2\(13),
	datad => \dp|regFile|rdDataB[13]~64_combout\,
	combout => \dp|regFile|rdDataB[13]~65_combout\);

-- Location: FF_X34_Y11_N1
\dp|regFile|rg4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux2~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(13));

-- Location: LCCOMB_X34_Y11_N0
\dp|regFile|rdDataB[13]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[13]~62_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rg6\(13)) # ((\dp|mux4B_C|Mux2~1_combout\)))) # (!\dp|mux4B_C|Mux1~1_combout\ & (((\dp|regFile|rg4\(13) & !\dp|mux4B_C|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg6\(13),
	datab => \dp|mux4B_C|Mux1~1_combout\,
	datac => \dp|regFile|rg4\(13),
	datad => \dp|mux4B_C|Mux2~1_combout\,
	combout => \dp|regFile|rdDataB[13]~62_combout\);

-- Location: LCCOMB_X35_Y14_N18
\dp|regFile|rdDataB[13]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[13]~63_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[13]~62_combout\ & (\dp|regFile|rg7\(13))) # (!\dp|regFile|rdDataB[13]~62_combout\ & ((\dp|regFile|rg5\(13)))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (\dp|regFile|rdDataB[13]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux2~1_combout\,
	datab => \dp|regFile|rdDataB[13]~62_combout\,
	datac => \dp|regFile|rg7\(13),
	datad => \dp|regFile|rg5\(13),
	combout => \dp|regFile|rdDataB[13]~63_combout\);

-- Location: LCCOMB_X25_Y10_N8
\dp|regFile|rdDataB[13]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[13]~66_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[13]~63_combout\))) # (!\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[13]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[13]~65_combout\,
	datad => \dp|regFile|rdDataB[13]~63_combout\,
	combout => \dp|regFile|rdDataB[13]~66_combout\);

-- Location: FF_X27_Y18_N17
\mem|mem~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~157_q\);

-- Location: LCCOMB_X28_Y18_N24
\mem|mem~141feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~141feeder_combout\ = \dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~141feeder_combout\);

-- Location: FF_X28_Y18_N25
\mem|mem~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~141feeder_combout\,
	ena => \mem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~141_q\);

-- Location: LCCOMB_X27_Y18_N16
\mem|mem~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1590_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & (\dp|mux_after_pc|Mux15~1_combout\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & ((\dp|mux_after_pc|Mux15~1_combout\ & (\mem|mem~157_q\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & 
-- ((\mem|mem~141_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \dp|mux_after_pc|Mux15~1_combout\,
	datac => \mem|mem~157_q\,
	datad => \mem|mem~141_q\,
	combout => \mem|mem~1590_combout\);

-- Location: FF_X27_Y18_N15
\mem|mem~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~173_q\);

-- Location: LCCOMB_X26_Y18_N2
\mem|mem~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1942_combout\ = !\dp|regFile|rdDataB[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|regFile|rdDataB[13]~66_combout\,
	combout => \mem|mem~1942_combout\);

-- Location: LCCOMB_X30_Y14_N28
\mem|mem~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1731_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1710_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1710_combout\,
	combout => \mem|mem~1731_combout\);

-- Location: FF_X26_Y18_N3
\mem|mem~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|mem~1942_combout\,
	ena => \mem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~189_q\);

-- Location: LCCOMB_X27_Y18_N14
\mem|mem~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1591_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1590_combout\ & ((!\mem|mem~189_q\))) # (!\mem|mem~1590_combout\ & (\mem|mem~173_q\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~1590_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux14~2_combout\,
	datab => \mem|mem~1590_combout\,
	datac => \mem|mem~173_q\,
	datad => \mem|mem~189_q\,
	combout => \mem|mem~1591_combout\);

-- Location: FF_X24_Y14_N15
\mem|mem~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~253_q\);

-- Location: FF_X24_Y14_N5
\mem|mem~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~221_q\);

-- Location: LCCOMB_X28_Y14_N22
\mem|mem~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1741_combout\ = (\mem|mem~1720_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & !\dp|mux_after_pc|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1720_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \dp|mux_after_pc|Mux10~1_combout\,
	combout => \mem|mem~1741_combout\);

-- Location: FF_X23_Y14_N13
\mem|mem~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~237_q\);

-- Location: LCCOMB_X23_Y14_N28
\mem|mem~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1742_combout\ = (!\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (!\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1724_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1724_combout\,
	combout => \mem|mem~1742_combout\);

-- Location: FF_X23_Y14_N31
\mem|mem~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~205_q\);

-- Location: LCCOMB_X23_Y14_N12
\mem|mem~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1597_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & (\dp|mux_after_pc|Mux14~2_combout\)) # (!\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\ & (\mem|mem~237_q\)) # (!\dp|mux_after_pc|Mux14~2_combout\ & 
-- ((\mem|mem~205_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~237_q\,
	datad => \mem|mem~205_q\,
	combout => \mem|mem~1597_combout\);

-- Location: LCCOMB_X24_Y14_N4
\mem|mem~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1598_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1597_combout\ & (\mem|mem~253_q\)) # (!\mem|mem~1597_combout\ & ((\mem|mem~221_q\))))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~253_q\,
	datac => \mem|mem~221_q\,
	datad => \mem|mem~1597_combout\,
	combout => \mem|mem~1598_combout\);

-- Location: LCCOMB_X24_Y19_N12
\mem|mem~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1599_combout\ = (\mem|mem~1596_combout\ & (((\mem|mem~1598_combout\) # (!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1596_combout\ & (\mem|mem~1591_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1596_combout\,
	datab => \mem|mem~1591_combout\,
	datac => \mem|mem~1598_combout\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1599_combout\);

-- Location: LCCOMB_X24_Y19_N22
\mem|mem~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1600_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & ((\mem|mem~1589_combout\) # ((\dp|mux_after_pc|Mux11~1_combout\)))) # (!\dp|mux_after_pc|Mux10~1_combout\ & (((!\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1589_combout\,
	datab => \dp|mux_after_pc|Mux10~1_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1599_combout\,
	combout => \mem|mem~1600_combout\);

-- Location: FF_X27_Y19_N15
\mem|mem~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~413_q\);

-- Location: FF_X27_Y19_N1
\mem|mem~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~349_q\);

-- Location: FF_X28_Y19_N25
\mem|mem~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~285_q\);

-- Location: LCCOMB_X27_Y19_N0
\mem|mem~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1572_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\dp|mux_after_pc|Mux12~1_combout\) # ((\mem|mem~349_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (!\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~285_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~349_q\,
	datad => \mem|mem~285_q\,
	combout => \mem|mem~1572_combout\);

-- Location: LCCOMB_X27_Y19_N14
\mem|mem~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1573_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1572_combout\ & (\mem|mem~477_q\)) # (!\mem|mem~1572_combout\ & ((\mem|mem~413_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~477_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~413_q\,
	datad => \mem|mem~1572_combout\,
	combout => \mem|mem~1573_combout\);

-- Location: FF_X25_Y14_N21
\mem|mem~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~397_q\);

-- Location: LCCOMB_X25_Y14_N20
\mem|mem~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1574_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~397_q\) # (\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (\mem|mem~269_q\ & ((!\dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~269_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~397_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1574_combout\);

-- Location: FF_X26_Y14_N21
\mem|mem~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~333_q\);

-- Location: FF_X26_Y14_N7
\mem|mem~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~461_q\);

-- Location: LCCOMB_X26_Y14_N20
\mem|mem~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1575_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1574_combout\ & ((\mem|mem~461_q\))) # (!\mem|mem~1574_combout\ & (\mem|mem~333_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1574_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1574_combout\,
	datac => \mem|mem~333_q\,
	datad => \mem|mem~461_q\,
	combout => \mem|mem~1575_combout\);

-- Location: LCCOMB_X27_Y19_N26
\mem|mem~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1576_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\dp|mux_after_pc|Mux14~2_combout\) # ((\mem|mem~1573_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (!\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1573_combout\,
	datad => \mem|mem~1575_combout\,
	combout => \mem|mem~1576_combout\);

-- Location: FF_X24_Y16_N13
\mem|mem~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~445_q\);

-- Location: FF_X23_Y16_N3
\mem|mem~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~381_q\);

-- Location: FF_X23_Y16_N13
\mem|mem~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~317_q\);

-- Location: LCCOMB_X23_Y16_N2
\mem|mem~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1577_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (\dp|mux_after_pc|Mux13~2_combout\)) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~381_q\)) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- ((\mem|mem~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~381_q\,
	datad => \mem|mem~317_q\,
	combout => \mem|mem~1577_combout\);

-- Location: LCCOMB_X24_Y16_N12
\mem|mem~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1578_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\mem|mem~1577_combout\ & (\mem|mem~509_q\)) # (!\mem|mem~1577_combout\ & ((\mem|mem~445_q\))))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (((\mem|mem~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~509_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~445_q\,
	datad => \mem|mem~1577_combout\,
	combout => \mem|mem~1578_combout\);

-- Location: LCCOMB_X24_Y19_N28
\mem|mem~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1579_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1576_combout\ & ((\mem|mem~1578_combout\))) # (!\mem|mem~1576_combout\ & (\mem|mem~1571_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((\mem|mem~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1571_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \mem|mem~1576_combout\,
	datad => \mem|mem~1578_combout\,
	combout => \mem|mem~1579_combout\);

-- Location: FF_X28_Y16_N5
\mem|mem~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~989_q\);

-- Location: FF_X28_Y16_N11
\mem|mem~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~861_q\);

-- Location: LCCOMB_X28_Y16_N10
\mem|mem~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1602_combout\ = (\mem|mem~1601_combout\ & ((\mem|mem~989_q\) # ((!\dp|mux_after_pc|Mux13~2_combout\)))) # (!\mem|mem~1601_combout\ & (((\mem|mem~861_q\ & \dp|mux_after_pc|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1601_combout\,
	datab => \mem|mem~989_q\,
	datac => \mem|mem~861_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1602_combout\);

-- Location: FF_X24_Y11_N29
\mem|mem~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~957_q\);

-- Location: LCCOMB_X26_Y14_N14
\mem|mem~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1774_combout\ = (\dp|mux_after_pc|Mux10~1_combout\ & (\con|Selector3~0_combout\ & (\dp|mux_after_pc|Mux11~1_combout\ & \mem|mem~1718_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux10~1_combout\,
	datab => \con|Selector3~0_combout\,
	datac => \dp|mux_after_pc|Mux11~1_combout\,
	datad => \mem|mem~1718_combout\,
	combout => \mem|mem~1774_combout\);

-- Location: FF_X24_Y11_N7
\mem|mem~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~829_q\);

-- Location: LCCOMB_X24_Y11_N28
\mem|mem~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1608_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\) # ((\mem|mem~957_q\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & (!\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~829_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux12~1_combout\,
	datab => \dp|mux_after_pc|Mux13~2_combout\,
	datac => \mem|mem~957_q\,
	datad => \mem|mem~829_q\,
	combout => \mem|mem~1608_combout\);

-- Location: FF_X25_Y11_N23
\mem|mem~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~893_q\);

-- Location: FF_X25_Y11_N17
\mem|mem~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~1021_q\);

-- Location: LCCOMB_X25_Y11_N22
\mem|mem~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1609_combout\ = (\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~1608_combout\ & ((\mem|mem~1021_q\))) # (!\mem|mem~1608_combout\ & (\mem|mem~893_q\)))) # (!\dp|mux_after_pc|Mux13~2_combout\ & (\mem|mem~1608_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux13~2_combout\,
	datab => \mem|mem~1608_combout\,
	datac => \mem|mem~893_q\,
	datad => \mem|mem~1021_q\,
	combout => \mem|mem~1609_combout\);

-- Location: FF_X28_Y11_N29
\mem|mem~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~845_q\);

-- Location: LCCOMB_X28_Y11_N28
\mem|mem~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1605_combout\ = (\dp|mux_after_pc|Mux12~1_combout\ & (((\dp|mux_after_pc|Mux13~2_combout\)))) # (!\dp|mux_after_pc|Mux12~1_combout\ & ((\dp|mux_after_pc|Mux13~2_combout\ & ((\mem|mem~845_q\))) # (!\dp|mux_after_pc|Mux13~2_combout\ & 
-- (\mem|mem~781_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~781_q\,
	datab => \dp|mux_after_pc|Mux12~1_combout\,
	datac => \mem|mem~845_q\,
	datad => \dp|mux_after_pc|Mux13~2_combout\,
	combout => \mem|mem~1605_combout\);

-- Location: FF_X27_Y11_N21
\mem|mem~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|regFile|rdDataB[13]~66_combout\,
	sload => VCC,
	ena => \mem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|mem~909_q\);

-- Location: LCCOMB_X27_Y11_N20
\mem|mem~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1606_combout\ = (\mem|mem~1605_combout\ & ((\mem|mem~973_q\) # ((!\dp|mux_after_pc|Mux12~1_combout\)))) # (!\mem|mem~1605_combout\ & (((\mem|mem~909_q\ & \dp|mux_after_pc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~973_q\,
	datab => \mem|mem~1605_combout\,
	datac => \mem|mem~909_q\,
	datad => \dp|mux_after_pc|Mux12~1_combout\,
	combout => \mem|mem~1606_combout\);

-- Location: LCCOMB_X27_Y11_N0
\mem|mem~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1607_combout\ = (\dp|mux_after_pc|Mux14~2_combout\ & ((\mem|mem~1604_combout\) # ((\dp|mux_after_pc|Mux15~1_combout\)))) # (!\dp|mux_after_pc|Mux14~2_combout\ & (((!\dp|mux_after_pc|Mux15~1_combout\ & \mem|mem~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1604_combout\,
	datab => \dp|mux_after_pc|Mux14~2_combout\,
	datac => \dp|mux_after_pc|Mux15~1_combout\,
	datad => \mem|mem~1606_combout\,
	combout => \mem|mem~1607_combout\);

-- Location: LCCOMB_X27_Y11_N18
\mem|mem~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1610_combout\ = (\dp|mux_after_pc|Mux15~1_combout\ & ((\mem|mem~1607_combout\ & ((\mem|mem~1609_combout\))) # (!\mem|mem~1607_combout\ & (\mem|mem~1602_combout\)))) # (!\dp|mux_after_pc|Mux15~1_combout\ & (((\mem|mem~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux15~1_combout\,
	datab => \mem|mem~1602_combout\,
	datac => \mem|mem~1609_combout\,
	datad => \mem|mem~1607_combout\,
	combout => \mem|mem~1610_combout\);

-- Location: LCCOMB_X27_Y11_N4
\mem|mem~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|mem~1611_combout\ = (\dp|mux_after_pc|Mux11~1_combout\ & ((\mem|mem~1600_combout\ & ((\mem|mem~1610_combout\))) # (!\mem|mem~1600_combout\ & (\mem|mem~1579_combout\)))) # (!\dp|mux_after_pc|Mux11~1_combout\ & (\mem|mem~1600_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux_after_pc|Mux11~1_combout\,
	datab => \mem|mem~1600_combout\,
	datac => \mem|mem~1579_combout\,
	datad => \mem|mem~1610_combout\,
	combout => \mem|mem~1611_combout\);

-- Location: LCCOMB_X31_Y8_N30
\mem|dataout[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[13]~44_combout\ = (\mem|mem~1611_combout\ & ((\con|state.LM2~q\) # ((\con|state.lhi_execute~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM2~q\,
	datab => \con|state.lhi_execute~q\,
	datac => \mem|mem~1611_combout\,
	datad => \con|WideOr12~1_combout\,
	combout => \mem|dataout[13]~44_combout\);

-- Location: FF_X31_Y8_N31
\dp|ir|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[13]~44_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(13));

-- Location: LCCOMB_X29_Y8_N16
\con|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~5_combout\ = (!\dp|ir|out\(12) & (!\dp|ir|out\(15) & (\dp|ir|out\(14) & !\dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~5_combout\);

-- Location: LCCOMB_X29_Y8_N28
\con|state~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~51_combout\ = (\con|state.decode~q\ & (\reset~input_o\ & \con|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	datad => \con|Equal0~5_combout\,
	combout => \con|state~51_combout\);

-- Location: FF_X29_Y8_N29
\con|state.lw_execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.lw_execute~q\);

-- Location: LCCOMB_X30_Y7_N4
\con|WideOr12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr12~1_combout\ = (\con|state.LM1~q\) # ((\con|state.lw_execute~q\) # ((\con|state.read~q\) # (\con|state.SM1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM1~q\,
	datab => \con|state.lw_execute~q\,
	datac => \con|state.read~q\,
	datad => \con|state.SM1~q\,
	combout => \con|WideOr12~1_combout\);

-- Location: LCCOMB_X31_Y8_N12
\mem|dataout[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[14]~45_combout\ = (\mem|mem~1653_combout\ & ((\con|state.lhi_execute~q\) # ((\con|state.LM2~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1653_combout\,
	datab => \con|state.lhi_execute~q\,
	datac => \con|state.LM2~q\,
	datad => \con|WideOr12~1_combout\,
	combout => \mem|dataout[14]~45_combout\);

-- Location: FF_X31_Y8_N13
\dp|ir|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[14]~45_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(14));

-- Location: LCCOMB_X29_Y8_N18
\con|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~6_combout\ = (\dp|ir|out\(12) & (!\dp|ir|out\(15) & (!\dp|ir|out\(14) & \dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~6_combout\);

-- Location: LCCOMB_X30_Y8_N18
\con|state~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~55_combout\ = (\con|state.decode~q\ & (\reset~input_o\ & \con|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	datad => \con|Equal0~6_combout\,
	combout => \con|state~55_combout\);

-- Location: FF_X30_Y8_N19
\con|state.lhi_execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.lhi_execute~q\);

-- Location: LCCOMB_X31_Y8_N26
\mem|dataout[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[15]~46_combout\ = (\mem|mem~1695_combout\ & ((\con|state.LM2~q\) # ((\con|state.lhi_execute~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1695_combout\,
	datab => \con|state.LM2~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \con|WideOr12~1_combout\,
	combout => \mem|dataout[15]~46_combout\);

-- Location: FF_X31_Y8_N27
\dp|ir|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[15]~46_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(15));

-- Location: LCCOMB_X29_Y8_N4
\con|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~1_combout\ = (!\dp|ir|out\(12) & (!\dp|ir|out\(15) & (\dp|ir|out\(14) & \dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y8_N0
\con|state~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~43_combout\ = (\reset~input_o\ & (\con|Equal0~1_combout\ & \con|state.decode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \con|Equal0~1_combout\,
	datad => \con|state.decode~q\,
	combout => \con|state~43_combout\);

-- Location: FF_X30_Y8_N1
\con|state.LM1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.LM1~q\);

-- Location: LCCOMB_X30_Y7_N18
\con|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|WideOr12~0_combout\ = (!\con|state.LM1~q\ & !\con|state.SM1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \con|state.LM1~q\,
	datad => \con|state.SM1~q\,
	combout => \con|WideOr12~0_combout\);

-- Location: LCCOMB_X29_Y7_N16
\dp|encoder|din~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|din~5_combout\ = (\con|WideOr12~0_combout\ & (\dp|encoder|din~4_combout\ & (\dp|encoder|din\(6)))) # (!\con|WideOr12~0_combout\ & (((\dp|ir|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din~4_combout\,
	datab => \con|WideOr12~0_combout\,
	datac => \dp|encoder|din\(6),
	datad => \dp|ir|out\(6),
	combout => \dp|encoder|din~5_combout\);

-- Location: FF_X29_Y7_N17
\dp|encoder|din[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|encoder|din~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|encoder|din\(6));

-- Location: LCCOMB_X29_Y7_N20
\dp|encoder|out_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|out_en~0_combout\ = (!\dp|encoder|din\(7) & (!\dp|encoder|din\(6) & (!\dp|encoder|din\(5) & !\dp|encoder|din\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|din\(7),
	datab => \dp|encoder|din\(6),
	datac => \dp|encoder|din\(5),
	datad => \dp|encoder|din\(4),
	combout => \dp|encoder|out_en~0_combout\);

-- Location: LCCOMB_X30_Y7_N6
\dp|encoder|out_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|encoder|out_en~1_combout\ = (((\dp|encoder|din\(1)) # (\dp|encoder|din\(3))) # (!\dp|encoder|out_en~0_combout\)) # (!\dp|encoder|dout[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|encoder|dout[0]~6_combout\,
	datab => \dp|encoder|out_en~0_combout\,
	datac => \dp|encoder|din\(1),
	datad => \dp|encoder|din\(3),
	combout => \dp|encoder|out_en~1_combout\);

-- Location: LCCOMB_X30_Y7_N10
\con|state~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~41_combout\ = (\reset~input_o\ & ((\con|state.LM1~q\) # ((\con|state.LM2~q\ & \dp|encoder|out_en~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.LM1~q\,
	datab => \reset~input_o\,
	datac => \con|state.LM2~q\,
	datad => \dp|encoder|out_en~1_combout\,
	combout => \con|state~41_combout\);

-- Location: FF_X30_Y7_N11
\con|state.LM2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.LM2~q\);

-- Location: LCCOMB_X31_Y8_N16
\mem|dataout[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dataout[12]~43_combout\ = (\mem|mem~1569_combout\ & ((\con|state.LM2~q\) # ((\con|state.lhi_execute~q\) # (\con|WideOr12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|mem~1569_combout\,
	datab => \con|state.LM2~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \con|WideOr12~1_combout\,
	combout => \mem|dataout[12]~43_combout\);

-- Location: FF_X31_Y8_N17
\dp|ir|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|dataout[12]~43_combout\,
	ena => \con|state.read~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|ir|out\(12));

-- Location: LCCOMB_X30_Y8_N6
\con|state~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~47_combout\ = (\con|state.jmp_add~q\ & (\dp|ir|out\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.jmp_add~q\,
	datab => \dp|ir|out\(12),
	datac => \reset~input_o\,
	combout => \con|state~47_combout\);

-- Location: FF_X30_Y8_N7
\con|state.jlr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.jlr~q\);

-- Location: LCCOMB_X30_Y11_N4
\con|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector4~2_combout\ = (\con|Selector4~1_combout\ & (!\con|state.jlr~q\ & (!\con|state.regw_frm_aluout~q\ & !\con|state.lhi_execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector4~1_combout\,
	datab => \con|state.jlr~q\,
	datac => \con|state.regw_frm_aluout~q\,
	datad => \con|state.lhi_execute~q\,
	combout => \con|Selector4~2_combout\);

-- Location: LCCOMB_X34_Y9_N8
\dp|alu1|Add0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~128_combout\ = (\dp|alu1|Add0~97_combout\) # ((!\con|state.nanda~q\ & (!\con|state.lhi_execute~q\ & \dp|alu1|Add0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~97_combout\,
	datab => \con|state.nanda~q\,
	datac => \con|state.lhi_execute~q\,
	datad => \dp|alu1|Add0~98_combout\,
	combout => \dp|alu1|Add0~128_combout\);

-- Location: LCCOMB_X34_Y9_N26
\dp|alu1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Equal0~1_combout\ = (!\dp|alu1|Add0~126_combout\ & (!\dp|alu1|Add0~122_combout\ & (!\dp|alu1|Add0~128_combout\ & !\dp|alu1|Add0~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~126_combout\,
	datab => \dp|alu1|Add0~122_combout\,
	datac => \dp|alu1|Add0~128_combout\,
	datad => \dp|alu1|Add0~124_combout\,
	combout => \dp|alu1|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y8_N2
\dp|alu1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Equal0~0_combout\ = (!\dp|alu1|Add0~116_combout\ & (!\dp|alu1|Add0~114_combout\ & (!\dp|alu1|Add0~118_combout\ & !\dp|alu1|Add0~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~116_combout\,
	datab => \dp|alu1|Add0~114_combout\,
	datac => \dp|alu1|Add0~118_combout\,
	datad => \dp|alu1|Add0~120_combout\,
	combout => \dp|alu1|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y12_N30
\dp|mux_after_mdr|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux1~0_combout\ = (\con|WideOr23~combout\ & (((\con|memtoreg\(0))))) # (!\con|WideOr23~combout\ & ((\con|memtoreg\(0) & ((\dp|ir|out\(8)))) # (!\con|memtoreg\(0) & (\dp|alu1|Add0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~132_combout\,
	datab => \dp|ir|out\(8),
	datac => \con|WideOr23~combout\,
	datad => \con|memtoreg\(0),
	combout => \dp|mux_after_mdr|Mux1~0_combout\);

-- Location: FF_X31_Y8_N25
\dp|aluOutReg|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(14));

-- Location: LCCOMB_X34_Y12_N14
\dp|mux_after_mdr|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux1~1_combout\ = (\con|WideOr23~combout\ & ((\dp|mux_after_mdr|Mux1~0_combout\ & ((\dp|aluOutReg|out\(14)))) # (!\dp|mux_after_mdr|Mux1~0_combout\ & (\mem|dataout[14]~45_combout\)))) # (!\con|WideOr23~combout\ & 
-- (((\dp|mux_after_mdr|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dataout[14]~45_combout\,
	datab => \con|WideOr23~combout\,
	datac => \dp|mux_after_mdr|Mux1~0_combout\,
	datad => \dp|aluOutReg|out\(14),
	combout => \dp|mux_after_mdr|Mux1~1_combout\);

-- Location: FF_X36_Y11_N21
\dp|regFile|rg7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux1~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(14));

-- Location: FF_X36_Y10_N29
\dp|regFile|rg4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux1~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(14));

-- Location: FF_X36_Y10_N9
\dp|regFile|rg6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux1~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(14));

-- Location: LCCOMB_X36_Y10_N28
\dp|regFile|rdDataB[14]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[14]~67_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|mux4B_C|Mux2~1_combout\) # ((\dp|regFile|rg6\(14))))) # (!\dp|mux4B_C|Mux1~1_combout\ & (!\dp|mux4B_C|Mux2~1_combout\ & (\dp|regFile|rg4\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg4\(14),
	datad => \dp|regFile|rg6\(14),
	combout => \dp|regFile|rdDataB[14]~67_combout\);

-- Location: LCCOMB_X36_Y11_N20
\dp|regFile|rdDataB[14]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[14]~68_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rdDataB[14]~67_combout\ & ((\dp|regFile|rg7\(14)))) # (!\dp|regFile|rdDataB[14]~67_combout\ & (\dp|regFile|rg5\(14))))) # (!\dp|mux4B_C|Mux2~1_combout\ & 
-- (((\dp|regFile|rdDataB[14]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg5\(14),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|regFile|rg7\(14),
	datad => \dp|regFile|rdDataB[14]~67_combout\,
	combout => \dp|regFile|rdDataB[14]~68_combout\);

-- Location: FF_X34_Y12_N15
\dp|regFile|rg0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux1~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(14));

-- Location: LCCOMB_X34_Y12_N4
\dp|regFile|rdDataB[14]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[14]~69_combout\ = (\dp|mux4B_C|Mux2~1_combout\ & ((\dp|regFile|rg1\(14)) # ((\dp|mux4B_C|Mux1~1_combout\)))) # (!\dp|mux4B_C|Mux2~1_combout\ & (((!\dp|mux4B_C|Mux1~1_combout\ & \dp|regFile|rg0\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regFile|rg1\(14),
	datab => \dp|mux4B_C|Mux2~1_combout\,
	datac => \dp|mux4B_C|Mux1~1_combout\,
	datad => \dp|regFile|rg0\(14),
	combout => \dp|regFile|rdDataB[14]~69_combout\);

-- Location: FF_X34_Y13_N27
\dp|regFile|rg2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux1~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(14));

-- Location: FF_X36_Y9_N17
\dp|regFile|rg3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux1~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(14));

-- Location: LCCOMB_X34_Y13_N26
\dp|regFile|rdDataB[14]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[14]~70_combout\ = (\dp|mux4B_C|Mux1~1_combout\ & ((\dp|regFile|rdDataB[14]~69_combout\ & ((\dp|regFile|rg3\(14)))) # (!\dp|regFile|rdDataB[14]~69_combout\ & (\dp|regFile|rg2\(14))))) # (!\dp|mux4B_C|Mux1~1_combout\ & 
-- (\dp|regFile|rdDataB[14]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux1~1_combout\,
	datab => \dp|regFile|rdDataB[14]~69_combout\,
	datac => \dp|regFile|rg2\(14),
	datad => \dp|regFile|rg3\(14),
	combout => \dp|regFile|rdDataB[14]~70_combout\);

-- Location: LCCOMB_X29_Y12_N22
\dp|regFile|rdDataB[14]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regFile|rdDataB[14]~71_combout\ = (\dp|mux4B_C|Mux0~1_combout\ & (\dp|regFile|rdDataB[14]~68_combout\)) # (!\dp|mux4B_C|Mux0~1_combout\ & ((\dp|regFile|rdDataB[14]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|mux4B_C|Mux0~1_combout\,
	datac => \dp|regFile|rdDataB[14]~68_combout\,
	datad => \dp|regFile|rdDataB[14]~70_combout\,
	combout => \dp|regFile|rdDataB[14]~71_combout\);

-- Location: LCCOMB_X32_Y10_N2
\dp|big_mux_before_alu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|big_mux_before_alu|Mux1~0_combout\ = (!\con|WideOr17~combout\ & ((\con|WideOr18~1_combout\ & ((\dp|ir|out\(5)))) # (!\con|WideOr18~1_combout\ & (\dp|regFile|rdDataB[14]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr18~1_combout\,
	datab => \dp|regFile|rdDataB[14]~71_combout\,
	datac => \dp|ir|out\(5),
	datad => \con|WideOr17~combout\,
	combout => \dp|big_mux_before_alu|Mux1~0_combout\);

-- Location: LCCOMB_X31_Y8_N6
\dp|alu1|Add0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~103_combout\ = (!\con|alu_op[1]~0_combout\ & (\con|WideOr14~0_combout\ & ((!\dp|big_mux_before_alu|Mux1~0_combout\) # (!\dp|small_mux_before_alu|result[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|small_mux_before_alu|result[14]~14_combout\,
	datab => \con|alu_op[1]~0_combout\,
	datac => \con|WideOr14~0_combout\,
	datad => \dp|big_mux_before_alu|Mux1~0_combout\,
	combout => \dp|alu1|Add0~103_combout\);

-- Location: LCCOMB_X31_Y8_N24
\dp|alu1|Add0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Add0~132_combout\ = (\dp|alu1|Add0~103_combout\) # ((\dp|alu1|Add0~104_combout\ & (!\con|state.lhi_execute~q\ & !\con|state.nanda~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~104_combout\,
	datab => \con|state.lhi_execute~q\,
	datac => \con|state.nanda~q\,
	datad => \dp|alu1|Add0~103_combout\,
	combout => \dp|alu1|Add0~132_combout\);

-- Location: LCCOMB_X31_Y8_N10
\dp|alu1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Equal0~2_combout\ = (!\dp|alu1|Add0~77_combout\ & (!\dp|alu1|Add0~132_combout\ & (!\dp|alu1|Add0~130_combout\ & !\dp|alu1|Add0~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Add0~77_combout\,
	datab => \dp|alu1|Add0~132_combout\,
	datac => \dp|alu1|Add0~130_combout\,
	datad => \dp|alu1|Add0~134_combout\,
	combout => \dp|alu1|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y8_N14
\dp|alu1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu1|Equal0~4_combout\ = (\dp|alu1|Equal0~3_combout\ & (\dp|alu1|Equal0~1_combout\ & (\dp|alu1|Equal0~0_combout\ & \dp|alu1|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu1|Equal0~3_combout\,
	datab => \dp|alu1|Equal0~1_combout\,
	datac => \dp|alu1|Equal0~0_combout\,
	datad => \dp|alu1|Equal0~2_combout\,
	combout => \dp|alu1|Equal0~4_combout\);

-- Location: FF_X30_Y8_N15
\dp|flagregs|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Equal0~4_combout\,
	ena => \con|WideOr28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|flagregs|out\(0));

-- Location: LCCOMB_X30_Y11_N22
\con|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector0~3_combout\ = ((\con|state.i_type_store~q\) # ((\con|state.br_check~q\ & !\dp|flagregs|out\(0)))) # (!\con|state.0000000000000000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.br_check~q\,
	datab => \con|state.0000000000000000~q\,
	datac => \con|state.i_type_store~q\,
	datad => \dp|flagregs|out\(0),
	combout => \con|Selector0~3_combout\);

-- Location: LCCOMB_X30_Y7_N14
\con|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector0~4_combout\ = (\con|Selector0~2_combout\) # (((\con|Selector0~3_combout\) # (\con|state.i_type_load~q\)) # (!\con|Selector4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|Selector0~2_combout\,
	datab => \con|Selector4~2_combout\,
	datac => \con|Selector0~3_combout\,
	datad => \con|state.i_type_load~q\,
	combout => \con|Selector0~4_combout\);

-- Location: LCCOMB_X29_Y8_N0
\con|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector0~0_combout\ = (\dp|ir|out\(15) & ((\dp|ir|out\(13)) # ((\dp|ir|out\(12) & \dp|ir|out\(14))))) # (!\dp|ir|out\(15) & ((\dp|ir|out\(12)) # ((\dp|ir|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Selector0~0_combout\);

-- Location: LCCOMB_X29_Y8_N2
\con|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Selector0~1_combout\ = (\con|state.decode~q\ & ((\con|Selector0~0_combout\ & ((\dp|ir|out\(15)))) # (!\con|Selector0~0_combout\ & (!\con|next_state~0_combout\ & !\dp|ir|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|next_state~0_combout\,
	datab => \con|state.decode~q\,
	datac => \con|Selector0~0_combout\,
	datad => \dp|ir|out\(15),
	combout => \con|Selector0~1_combout\);

-- Location: LCCOMB_X29_Y9_N8
\con|state~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~45_combout\ = (\reset~input_o\ & ((\con|Selector0~4_combout\) # (\con|Selector0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|Selector0~4_combout\,
	datac => \reset~input_o\,
	datad => \con|Selector0~1_combout\,
	combout => \con|state~45_combout\);

-- Location: FF_X29_Y9_N9
\con|state.read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.read~q\);

-- Location: LCCOMB_X30_Y8_N28
\con|state~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~46_combout\ = (\reset~input_o\ & \con|state.read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \con|state.read~q\,
	combout => \con|state~46_combout\);

-- Location: FF_X30_Y8_N29
\con|state.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.decode~q\);

-- Location: LCCOMB_X29_Y8_N20
\con|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|Equal0~3_combout\ = (\dp|ir|out\(12) & (!\dp|ir|out\(15) & (\dp|ir|out\(14) & !\dp|ir|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(12),
	datab => \dp|ir|out\(15),
	datac => \dp|ir|out\(14),
	datad => \dp|ir|out\(13),
	combout => \con|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y8_N26
\con|state~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|state~48_combout\ = (\con|state.decode~q\ & (\reset~input_o\ & \con|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \con|state.decode~q\,
	datac => \reset~input_o\,
	datad => \con|Equal0~3_combout\,
	combout => \con|state~48_combout\);

-- Location: FF_X30_Y8_N27
\con|state.sw_execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \con|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \con|state.sw_execute~q\);

-- Location: LCCOMB_X34_Y11_N14
\con|memtoreg[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \con|memtoreg\(0) = (\con|state.lhi_execute~q\) # (\con|state.sw_execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|state.lhi_execute~q\,
	datad => \con|state.sw_execute~q\,
	combout => \con|memtoreg\(0));

-- Location: LCCOMB_X32_Y11_N28
\dp|mux_after_mdr|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux15~0_combout\ = (\con|memtoreg\(0) & ((\dp|ir|out\(0)) # ((\con|WideOr23~combout\)))) # (!\con|memtoreg\(0) & (((!\con|WideOr23~combout\ & \dp|alu1|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|ir|out\(0),
	datab => \con|memtoreg\(0),
	datac => \con|WideOr23~combout\,
	datad => \dp|alu1|Add0~63_combout\,
	combout => \dp|mux_after_mdr|Mux15~0_combout\);

-- Location: FF_X31_Y10_N11
\dp|aluOutReg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|alu1|Add0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|aluOutReg|out\(0));

-- Location: LCCOMB_X32_Y11_N8
\dp|mux_after_mdr|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux15~1_combout\ = (\con|WideOr23~combout\ & ((\dp|mux_after_mdr|Mux15~0_combout\ & (\dp|aluOutReg|out\(0))) # (!\dp|mux_after_mdr|Mux15~0_combout\ & ((\mem|dataout[0]~32_combout\))))) # (!\con|WideOr23~combout\ & 
-- (\dp|mux_after_mdr|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|WideOr23~combout\,
	datab => \dp|mux_after_mdr|Mux15~0_combout\,
	datac => \dp|aluOutReg|out\(0),
	datad => \mem|dataout[0]~32_combout\,
	combout => \dp|mux_after_mdr|Mux15~1_combout\);

-- Location: FF_X32_Y11_N9
\dp|regFile|rg0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux15~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(0));

-- Location: FF_X34_Y11_N17
\dp|regFile|rg0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux9~2_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(6));

-- Location: FF_X34_Y12_N17
\dp|regFile|rg0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux7~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(8));

-- Location: FF_X31_Y11_N17
\dp|regFile|rg0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux5~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(10));

-- Location: LCCOMB_X34_Y12_N18
\dp|mux_after_mdr|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux3~0_combout\ = (\con|memtoreg\(0) & (((\con|WideOr23~combout\) # (\dp|ir|out\(8))))) # (!\con|memtoreg\(0) & (\dp|alu1|Add0~128_combout\ & (!\con|WideOr23~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \con|memtoreg\(0),
	datab => \dp|alu1|Add0~128_combout\,
	datac => \con|WideOr23~combout\,
	datad => \dp|ir|out\(8),
	combout => \dp|mux_after_mdr|Mux3~0_combout\);

-- Location: LCCOMB_X34_Y12_N28
\dp|mux_after_mdr|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|mux_after_mdr|Mux3~1_combout\ = (\dp|mux_after_mdr|Mux3~0_combout\ & ((\dp|aluOutReg|out\(12)) # ((!\con|WideOr23~combout\)))) # (!\dp|mux_after_mdr|Mux3~0_combout\ & (((\con|WideOr23~combout\ & \mem|dataout[12]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|aluOutReg|out\(12),
	datab => \dp|mux_after_mdr|Mux3~0_combout\,
	datac => \con|WideOr23~combout\,
	datad => \mem|dataout[12]~43_combout\,
	combout => \dp|mux_after_mdr|Mux3~1_combout\);

-- Location: FF_X34_Y12_N29
\dp|regFile|rg0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux3~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(12));

-- Location: FF_X35_Y9_N31
\dp|regFile|rg0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \dp|mux_after_mdr|Mux0~1_combout\,
	ena => \dp|regFile|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg0\(15));

-- Location: FF_X34_Y12_N1
\dp|regFile|rg1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux7~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(8));

-- Location: FF_X34_Y12_N11
\dp|regFile|rg1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux6~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(9));

-- Location: FF_X35_Y12_N5
\dp|regFile|rg1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux5~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(10));

-- Location: FF_X34_Y12_N21
\dp|regFile|rg1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux3~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(12));

-- Location: FF_X34_Y12_N23
\dp|regFile|rg1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux1~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(14));

-- Location: FF_X35_Y9_N25
\dp|regFile|rg1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux0~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg1\(15));

-- Location: FF_X36_Y12_N9
\dp|regFile|rg2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux9~2_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(6));

-- Location: FF_X36_Y12_N27
\dp|regFile|rg2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux3~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg2\(12));

-- Location: FF_X35_Y12_N13
\dp|regFile|rg3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux3~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg3\(12));

-- Location: FF_X36_Y10_N19
\dp|regFile|rg4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux14~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(1));

-- Location: FF_X34_Y11_N29
\dp|regFile|rg4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux8~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(7));

-- Location: FF_X34_Y11_N25
\dp|regFile|rg4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux6~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(9));

-- Location: FF_X34_Y11_N11
\dp|regFile|rg4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux5~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(10));

-- Location: FF_X34_Y11_N21
\dp|regFile|rg4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux4~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(11));

-- Location: FF_X34_Y11_N23
\dp|regFile|rg4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux3~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg4\(12));

-- Location: FF_X35_Y10_N17
\dp|regFile|rg5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux15~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(0));

-- Location: FF_X35_Y10_N27
\dp|regFile|rg5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux14~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(1));

-- Location: FF_X35_Y10_N31
\dp|regFile|rg5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux12~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(3));

-- Location: FF_X35_Y10_N5
\dp|regFile|rg5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux9~2_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(6));

-- Location: FF_X35_Y10_N23
\dp|regFile|rg5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux8~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(7));

-- Location: FF_X35_Y11_N25
\dp|regFile|rg5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux7~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(8));

-- Location: FF_X35_Y11_N21
\dp|regFile|rg5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux5~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(10));

-- Location: FF_X35_Y11_N23
\dp|regFile|rg5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux3~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(12));

-- Location: FF_X35_Y11_N27
\dp|regFile|rg5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux1~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg5\(14));

-- Location: FF_X36_Y10_N5
\dp|regFile|rg6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux12~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(3));

-- Location: FF_X35_Y10_N11
\dp|regFile|rg6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux11~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(4));

-- Location: FF_X35_Y10_N13
\dp|regFile|rg6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux9~2_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(6));

-- Location: FF_X35_Y10_N15
\dp|regFile|rg6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux8~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(7));

-- Location: FF_X35_Y11_N31
\dp|regFile|rg6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux7~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(8));

-- Location: FF_X35_Y11_N1
\dp|regFile|rg6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux6~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(9));

-- Location: FF_X35_Y11_N3
\dp|regFile|rg6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux5~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(10));

-- Location: FF_X35_Y11_N5
\dp|regFile|rg6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux3~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(12));

-- Location: FF_X35_Y11_N7
\dp|regFile|rg6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux2~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg6\(13));

-- Location: FF_X35_Y14_N9
\dp|regFile|rg7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux8~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(7));

-- Location: FF_X32_Y12_N29
\dp|regFile|rg7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux5~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(10));

-- Location: FF_X35_Y13_N19
\dp|regFile|rg7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \dp|mux_after_mdr|Mux3~1_combout\,
	sload => VCC,
	ena => \dp|regFile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|regFile|rg7\(12));

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X24_Y21_N10
\auto_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X24_Y21_N11
\auto_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X26_Y21_N8
\auto_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X26_Y21_N9
\auto_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X26_Y21_N26
\auto_hub|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: FF_X26_Y21_N27
\auto_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X24_Y21_N0
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X24_Y21_N1
\auto_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X24_Y22_N2
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X24_Y22_N3
\auto_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X24_Y22_N8
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X24_Y22_N9
\auto_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X26_Y23_N24
\auto_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(2),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: FF_X26_Y23_N25
\auto_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X25_Y21_N22
\auto_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X25_Y21_N23
\auto_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X24_Y21_N8
\auto_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(15),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X24_Y21_N9
\auto_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X26_Y23_N14
\auto_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X26_Y23_N15
\auto_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X26_Y21_N20
\auto_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X26_Y21_N21
\auto_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X26_Y21_N24
\auto_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X26_Y21_N25
\auto_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X27_Y23_N4
\auto_hub|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCCOMB_X26_Y23_N18
\auto_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X26_Y23_N19
\auto_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X26_Y23_N0
\auto_hub|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X26_Y23_N30
\~QIC_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X25_Y21_N18
\auto_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X25_Y21_N19
\auto_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X25_Y21_N24
\auto_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X25_Y21_N25
\auto_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X24_Y21_N14
\auto_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X24_Y21_N15
\auto_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X25_Y21_N16
\auto_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X25_Y21_N17
\auto_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X24_Y21_N20
\auto_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(14),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(10),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X24_Y21_N21
\auto_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(11));

-- Location: FF_X25_Y21_N27
\auto_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(9));

-- Location: FF_X25_Y21_N9
\auto_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(8));

-- Location: FF_X25_Y21_N3
\auto_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X25_Y21_N6
\auto_hub|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X25_Y21_N7
\auto_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X25_Y21_N20
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: FF_X25_Y21_N21
\auto_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X25_Y21_N30
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X25_Y21_N31
\auto_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(4));

-- Location: FF_X25_Y21_N15
\auto_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(3));

-- Location: FF_X25_Y21_N13
\auto_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(3),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X25_Y21_N28
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X25_Y21_N29
\auto_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X25_Y21_N4
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: FF_X25_Y21_N5
\auto_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X25_Y21_N14
\auto_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_ir_reg\(5),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y21_N18
\auto_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~0_combout\,
	datab => \auto_hub|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y21_N10
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X26_Y21_N19
\auto_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal1~0_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X26_Y21_N4
\auto_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X26_Y21_N5
\auto_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X29_Y23_N24
\auto_hub|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X27_Y23_N30
\auto_hub|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X27_Y23_N0
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][3]~1_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X29_Y23_N25
\auto_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X29_Y23_N18
\auto_hub|irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][1]~q\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irf_reg~4_combout\);

-- Location: LCCOMB_X27_Y23_N24
\auto_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X27_Y23_N20
\auto_hub|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|irf_proc~0_combout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: FF_X29_Y23_N19
\auto_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X30_Y23_N6
\auto_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irsr_reg~4_combout\);

-- Location: LCCOMB_X29_Y23_N30
\auto_hub|Equal6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|Equal6~0_combout\);

-- Location: LCCOMB_X26_Y23_N22
\auto_hub|hub_mode_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|Equal6~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~7_combout\);

-- Location: FF_X26_Y23_N23
\auto_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[0]~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X26_Y21_N14
\auto_hub|irsr_reg[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|hub_mode_reg\(0),
	combout => \auto_hub|irsr_reg[4]~1_combout\);

-- Location: LCCOMB_X26_Y21_N0
\auto_hub|irsr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg[4]~1_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[0]~2_combout\);

-- Location: FF_X30_Y23_N7
\auto_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X30_Y23_N26
\auto_hub|irsr_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irsr_reg~0_combout\);

-- Location: FF_X30_Y23_N27
\auto_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X27_Y23_N18
\auto_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X27_Y23_N6
\auto_hub|hub_mode_reg[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[2]~3_combout\,
	combout => \auto_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X27_Y23_N7
\auto_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X29_Y23_N4
\auto_hub|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][2]~q\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg~5_combout\);

-- Location: FF_X29_Y23_N5
\auto_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X30_Y23_N12
\auto_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg~3_combout\);

-- Location: FF_X30_Y23_N13
\auto_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X27_Y23_N22
\auto_hub|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[2]~3_combout\);

-- Location: LCCOMB_X31_Y23_N0
\auto_hub|hub_mode_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|reset_ena_reg~q\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|hub_mode_reg[2]~3_combout\,
	combout => \auto_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X31_Y23_N1
\auto_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X26_Y23_N4
\auto_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|hub_mode_reg\(2),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: FF_X26_Y23_N5
\auto_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|clr_reg~q\);

-- Location: FF_X26_Y23_N1
\auto_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~5_combout\,
	asdata => \~QIC_CREATED_GND~I_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(8));

-- Location: LCCOMB_X27_Y23_N28
\auto_hub|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCCOMB_X27_Y21_N2
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X27_Y21_N12
\auto_hub|hub_info_reg|word_counter[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~6\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~8\);

-- Location: LCCOMB_X27_Y21_N14
\auto_hub|hub_info_reg|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~12\);

-- Location: LCCOMB_X26_Y21_N12
\auto_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~0_combout\,
	datab => \auto_hub|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal0~2_combout\);

-- Location: FF_X26_Y21_N13
\auto_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal0~2_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X26_Y21_N2
\auto_hub|hub_info_reg|word_counter[3]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~10_combout\);

-- Location: FF_X27_Y21_N13
\auto_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[1]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X26_Y21_N10
\auto_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X26_Y21_N16
\auto_hub|hub_info_reg|word_counter[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~9_combout\);

-- Location: FF_X27_Y21_N15
\auto_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: FF_X27_Y21_N17
\auto_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X27_Y21_N4
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X27_Y21_N0
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X26_Y21_N6
\auto_hub|hub_info_reg|WORD_SR[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: FF_X27_Y21_N1
\auto_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X27_Y23_N14
\auto_hub|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|tdo~0_combout\,
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X27_Y23_N2
\auto_hub|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X27_Y23_N16
\auto_hub|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|tdo~1_combout\,
	datad => \auto_hub|hub_mode_reg[1]~0_combout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X27_Y23_N8
\auto_hub|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~3_combout\,
	datab => \auto_hub|tdo~4_combout\,
	datac => \auto_hub|tdo~q\,
	datad => \auto_hub|tdo~2_combout\,
	combout => \auto_hub|tdo~5_combout\);

-- Location: FF_X27_Y23_N9
\auto_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo~5_combout\,
	clrn => \auto_hub|shadow_jsm|ALT_INV_state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo~q\);

-- Location: LCCOMB_X21_Y18_N0
\auto_hub|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|tdo~q\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X30_Y23_N4
\auto_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|clr_reg~q\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X25_Y21_N0
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: FF_X31_Y18_N17
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q\);
END structure;


