Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,1280
design__instance__area,24219.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,4
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.0009236199548467994
power__switching__total,0.0005107188480906188
power__leakage__total,1.1288982904034128E-7
power__total,0.0014344516675919294
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2585911280521281
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.25504185596432366
timing__hold__ws__corner:nom_tt_025C_3v30,1.131122560964846
timing__setup__ws__corner:nom_tt_025C_3v30,6.1118205559797225
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.131123
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,34.262497
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,31
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,4
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.26486555365325004
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.2583013598345057
timing__hold__ws__corner:nom_ss_125C_3v00,2.523173519314939
timing__setup__ws__corner:nom_ss_125C_3v00,-19.770951657668494
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-113.2820163071783
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-19.770951657668494
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.523174
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,6
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,20.529627
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,4
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.25583294540289386
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2536466941609706
timing__hold__ws__corner:nom_ff_n40C_3v60,0.534261539020066
timing__setup__ws__corner:nom_ff_n40C_3v60,17.053640760018737
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.534262
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,36.201782
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,41
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2549606986589283
clock__skew__worst_setup,0.2528936298620692
timing__hold__ws,0.5312928025682568
timing__setup__ws,-20.575257635586823
timing__hold__tns,0.0
timing__setup__tns,-118.10074674712972
timing__hold__wns,0
timing__setup__wns,-20.575257635586823
timing__hold_vio__count,0
timing__hold_r2r__ws,0.531293
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,20.233114
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1280
design__instance__area__stdcell,24219.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.466058
design__instance__utilization__stdcell,0.466058
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,2
design__instance__count__class:inverter,42
design__instance__count__class:sequential_cell,51
design__instance__count__class:multi_input_combinational_cell,626
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26064.4
design__violations,0
design__instance__count__class:timing_repair_buffer,109
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,62
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,870
route__net__special,2
route__drc_errors__iter:1,95
route__wirelength__iter:1,27620
route__drc_errors__iter:2,18
route__wirelength__iter:2,27350
route__drc_errors__iter:3,15
route__wirelength__iter:3,27279
route__drc_errors__iter:4,1
route__wirelength__iter:4,27260
route__drc_errors__iter:5,0
route__wirelength__iter:5,27273
route__drc_errors,0
route__wirelength,27273
route__vias,5346
route__vias__singlecut,5346
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,293.59
design__instance__count__class:fill_cell,1193
timing__unannotated_net__count__corner:nom_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,4
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2572676311470414
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2539034332426762
timing__hold__ws__corner:min_tt_025C_3v30,1.12632262260443
timing__setup__ws__corner:min_tt_025C_3v30,6.454515327128889
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.126323
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,34.345909
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,25
design__max_fanout_violation__count__corner:min_ss_125C_3v00,4
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2625254254957618
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.25743316540469463
timing__hold__ws__corner:min_ss_125C_3v00,2.5134883774634047
timing__setup__ws__corner:min_ss_125C_3v00,-19.100160216289215
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-109.29987890797128
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-19.100160216289215
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.513488
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,6
timing__setup_r2r__ws__corner:min_ss_125C_3v00,20.776304
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,4
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2549606986589283
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2528936298620692
timing__hold__ws__corner:min_ff_n40C_3v60,0.5312928025682568
timing__setup__ws__corner:min_ff_n40C_3v60,17.25804259459572
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.531293
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,36.250175
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,4
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.26013178458697317
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2563312690215904
timing__hold__ws__corner:max_tt_025C_3v30,1.1368449836625125
timing__setup__ws__corner:max_tt_025C_3v30,5.696653976447062
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.136845
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,34.161392
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,41
design__max_fanout_violation__count__corner:max_ss_125C_3v00,4
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.2676018093971278
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.2605742084747989
timing__hold__ws__corner:max_ss_125C_3v00,2.5336602422129233
timing__setup__ws__corner:max_ss_125C_3v00,-20.575257635586823
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-118.10074674712972
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-20.575257635586823
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.533660
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,6
timing__setup_r2r__ws__corner:max_ss_125C_3v00,20.233114
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,4
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.25684263776119526
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.25450028915759493
timing__hold__ws__corner:max_ff_n40C_3v60,0.537781612241497
timing__setup__ws__corner:max_ff_n40C_3v60,16.808370282481825
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.537782
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,36.143177
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000381507
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000423085
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000858171
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000423085
design_powergrid__voltage__worst,0.0000423085
design_powergrid__voltage__worst__net:VPWR,3.29996
design_powergrid__drop__worst,0.0000423085
design_powergrid__drop__worst__net:VPWR,0.0000381507
design_powergrid__voltage__worst__net:VGND,0.0000423085
design_powergrid__drop__worst__net:VGND,0.0000423085
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00000887999999999999968286652773930001103508402593433856964111328125
ir__drop__worst,0.0000382000000000000001772020030710308446941780857741832733154296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
