m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sjfre/Documents/FPGADesign/Project 1/System/simulation/modelsim
vvideo_pll_0002
!s110 1601321943
!i10b 1
!s100 K[<ei@V8CGbDf6lg0bHD72
!s11b Dg1SIo80bB@j0V0VzS_@n1
IU2X@3[ZdIQ`=RF@576`k;2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1600380972
8C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll/video_pll_0002.v
FC:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll/video_pll_0002.v
!i122 6
L0 2 85
OV;L;2020.1;71
r1
!s85 0
31
!s108 1601321943.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll/video_pll_0002.v|
!s90 -reportprogress|300|-vlog01compat|-work|video_pll|+incdir+C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll|C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll/video_pll_0002.v|
!i113 1
o-vlog01compat -work video_pll
!s92 -vlog01compat -work video_pll {+incdir+C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll}
tCvgOpt 0
