# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 28 2021 19:47:27

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_1mhz          | Frequency: 143.96 MHz  | Target: 1.00 MHz   | 
Clock: clk_app           | Frequency: 80.75 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 95.12 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            993054      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           487616      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            10317       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  4626         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  4130         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 18720         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  11812         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12008         clk_usb:R              
usb_pu     clk                 17273         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -3489       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -3241       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 18092                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  10091                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9667                  clk_usb:R              
usb_pu     clk                 16665                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_7_13_4/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_7_13_4/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_7_13_4/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9269/I                                   ClkMux                         0              6671  RISE       1
I__9269/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_7_13_4/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       4
I__5250/I                                    LocalMux                       0              7922  60143  RISE       1
I__5250/O                                    LocalMux                     486              8407  60143  RISE       1
I__5253/I                                    InMux                          0              8407  60143  RISE       1
I__5253/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_7_13_4/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9269/I                                   ClkMux                         0              6671  RISE       1
I__9269/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_7_13_4/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 143.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_9_13_0/lcout
Path End         : up_cnt_20_LC_9_15_4/in3
Capture Clock    : up_cnt_20_LC_9_15_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9266/I                                   ClkMux                         0              6671  RISE       1
I__9266/O                                   ClkMux                       455              7126  RISE       1
up_cnt_0_LC_9_13_0/clk                      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_9_13_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__6435/I                        LocalMux                       0              7922  993054  RISE       1
I__6435/O                        LocalMux                     486              8407  993054  RISE       1
I__6436/I                        InMux                          0              8407  993054  RISE       1
I__6436/O                        InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_9_13_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_9_13_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_9_13_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_9_13_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_9_13_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_9_13_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_9_13_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_9_13_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_9_13_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_9_13_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_9_13_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_9_13_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_9_13_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_9_13_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_9_13_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_9_13_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_9_14_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_9_14_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_9_14_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_9_14_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_9_14_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_9_14_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_9_14_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_9_14_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_9_14_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_9_14_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_9_14_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_9_14_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_9_14_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_9_14_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_9_14_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_9_14_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_9_14_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_9_14_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_9_15_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_9_15_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_9_15_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_9_15_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_9_15_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_9_15_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_9_15_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_9_15_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__6549/I                        InMux                          0             13286  993054  RISE       1
I__6549/O                        InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_9_15_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9270/I                                   ClkMux                         0              6671  RISE       1
I__9270/O                                   ClkMux                       455              7126  RISE       1
up_cnt_20_LC_9_15_4/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 80.75 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_2_LC_7_18_3/lcout
Path End         : u_app.byte_cnt_q_8_LC_1_18_7/ce
Capture Clock    : u_app.byte_cnt_q_8_LC_1_18_7/clk
Setup Constraint : 500000p
Path slack       : 487616p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  13276
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             513276

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 13276
+ Clock To Q                                796
+ Data Path Delay                         11588
---------------------------------------   ----- 
End-of-path arrival time (ps)             25660
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                       Odrv12                         0              1420  RISE       1
I__1753/O                                       Odrv12                       724              2143  RISE       1
I__1754/I                                       Span12Mux_v                    0              2143  RISE       1
I__1754/O                                       Span12Mux_v                  724              2867  RISE       1
I__1755/I                                       Span12Mux_v                    0              2867  RISE       1
I__1755/O                                       Span12Mux_v                  724              3590  RISE       1
I__1756/I                                       Span12Mux_h                    0              3590  RISE       1
I__1756/O                                       Span12Mux_h                  724              4314  RISE       1
I__1757/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                       LocalMux                       0              4665  RISE       1
I__1758/O                                       LocalMux                     486              5151  RISE       1
I__1759/I                                       IoInMux                        0              5151  RISE       1
I__1759/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__9263/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                       GlobalMux                      0              6443  RISE       1
I__9264/O                                       GlobalMux                    227              6671  RISE       1
I__9269/I                                       ClkMux                         0              6671  RISE       1
I__9269/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__9380/I                                       Odrv12                         0              7922  RISE       1
I__9380/O                                       Odrv12                       724              8645  RISE       1
I__9385/I                                       Span12Mux_h                    0              8645  RISE       1
I__9385/O                                       Span12Mux_h                  724              9369  RISE       1
I__9387/I                                       Sp12to4                        0              9369  RISE       1
I__9387/O                                       Sp12to4                      631              9999  RISE       1
I__9389/I                                       Span4Mux_v                     0              9999  RISE       1
I__9389/O                                       Span4Mux_v                   517             10516  RISE       1
I__9391/I                                       Span4Mux_s1_v                  0             10516  RISE       1
I__9391/O                                       Span4Mux_s1_v                300             10816  RISE       1
I__9393/I                                       LocalMux                       0             10816  RISE       1
I__9393/O                                       LocalMux                     486             11302  RISE       1
I__9394/I                                       IoInMux                        0             11302  RISE       1
I__9394/O                                       IoInMux                      382             11684  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11684  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12594  RISE     162
I__7916/I                                       gio2CtrlBuf                    0             12594  RISE       1
I__7916/O                                       gio2CtrlBuf                    0             12594  RISE       1
I__7917/I                                       GlobalMux                      0             12594  RISE       1
I__7917/O                                       GlobalMux                    227             12821  RISE       1
I__7923/I                                       ClkMux                         0             12821  RISE       1
I__7923/O                                       ClkMux                       455             13276  RISE       1
u_app.wait_cnt_q_2_LC_7_18_3/clk                LogicCell40_SEQ_MODE_1010      0             13276  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_2_LC_7_18_3/lcout           LogicCell40_SEQ_MODE_1010    796             14072  487616  RISE       2
I__5387/I                                    LocalMux                       0             14072  487616  RISE       1
I__5387/O                                    LocalMux                     486             14558  487616  RISE       1
I__5389/I                                    InMux                          0             14558  487616  RISE       1
I__5389/O                                    InMux                        382             14940  487616  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_7_18_0/in0     LogicCell40_SEQ_MODE_0000      0             14940  487616  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_7_18_0/lcout   LogicCell40_SEQ_MODE_0000    662             15602  487616  RISE       1
I__5267/I                                    LocalMux                       0             15602  487616  RISE       1
I__5267/O                                    LocalMux                     486             16088  487616  RISE       1
I__5268/I                                    InMux                          0             16088  487616  RISE       1
I__5268/O                                    InMux                        382             16470  487616  RISE       1
u_app.wait_cnt_q_RNIS11K1_7_LC_6_18_2/in3    LogicCell40_SEQ_MODE_0000      0             16470  487616  RISE       1
u_app.wait_cnt_q_RNIS11K1_7_LC_6_18_2/lcout  LogicCell40_SEQ_MODE_0000    465             16935  487616  RISE      13
I__5321/I                                    LocalMux                       0             16935  487616  RISE       1
I__5321/O                                    LocalMux                     486             17421  487616  RISE       1
I__5326/I                                    InMux                          0             17421  487616  RISE       1
I__5326/O                                    InMux                        382             17804  487616  RISE       1
u_app.wait_cnt_q_RNI637N1_7_LC_6_19_2/in1    LogicCell40_SEQ_MODE_0000      0             17804  487616  RISE       1
u_app.wait_cnt_q_RNI637N1_7_LC_6_19_2/lcout  LogicCell40_SEQ_MODE_0000    589             18393  487616  RISE       7
I__5511/I                                    LocalMux                       0             18393  487616  RISE       1
I__5511/O                                    LocalMux                     486             18879  487616  RISE       1
I__5515/I                                    InMux                          0             18879  487616  RISE       1
I__5515/O                                    InMux                        382             19261  487616  RISE       1
u_app.mem_valid_q_RNI654L2_LC_6_19_5/in0     LogicCell40_SEQ_MODE_0000      0             19261  487616  RISE       1
u_app.mem_valid_q_RNI654L2_LC_6_19_5/lcout   LogicCell40_SEQ_MODE_0000    662             19923  487616  RISE       2
I__4124/I                                    Odrv4                          0             19923  487616  RISE       1
I__4124/O                                    Odrv4                        517             20440  487616  RISE       1
I__4126/I                                    Span4Mux_v                     0             20440  487616  RISE       1
I__4126/O                                    Span4Mux_v                   517             20956  487616  RISE       1
I__4128/I                                    LocalMux                       0             20956  487616  RISE       1
I__4128/O                                    LocalMux                     486             21442  487616  RISE       1
I__4129/I                                    InMux                          0             21442  487616  RISE       1
I__4129/O                                    InMux                        382             21825  487616  RISE       1
u_app.state_q_RNI9I4P6_5_LC_2_20_6/in1       LogicCell40_SEQ_MODE_0000      0             21825  487616  RISE       1
u_app.state_q_RNI9I4P6_5_LC_2_20_6/lcout     LogicCell40_SEQ_MODE_0000    558             22383  487616  FALL      24
I__2269/I                                    Odrv12                         0             22383  487616  FALL       1
I__2269/O                                    Odrv12                       796             23179  487616  FALL       1
I__2272/I                                    Sp12to4                        0             23179  487616  FALL       1
I__2272/O                                    Sp12to4                      662             23840  487616  FALL       1
I__2277/I                                    Span4Mux_v                     0             23840  487616  FALL       1
I__2277/O                                    Span4Mux_v                   548             24388  487616  FALL       1
I__2284/I                                    LocalMux                       0             24388  487616  FALL       1
I__2284/O                                    LocalMux                     455             24843  487616  FALL       1
I__2292/I                                    CEMux                          0             24843  487616  FALL       1
I__2292/O                                    CEMux                        817             25660  487616  FALL       1
u_app.byte_cnt_q_8_LC_1_18_7/ce              LogicCell40_SEQ_MODE_1010      0             25660  487616  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                       Odrv12                         0              1420  RISE       1
I__1753/O                                       Odrv12                       724              2143  RISE       1
I__1754/I                                       Span12Mux_v                    0              2143  RISE       1
I__1754/O                                       Span12Mux_v                  724              2867  RISE       1
I__1755/I                                       Span12Mux_v                    0              2867  RISE       1
I__1755/O                                       Span12Mux_v                  724              3590  RISE       1
I__1756/I                                       Span12Mux_h                    0              3590  RISE       1
I__1756/O                                       Span12Mux_h                  724              4314  RISE       1
I__1757/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                       LocalMux                       0              4665  RISE       1
I__1758/O                                       LocalMux                     486              5151  RISE       1
I__1759/I                                       IoInMux                        0              5151  RISE       1
I__1759/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__9263/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                       GlobalMux                      0              6443  RISE       1
I__9264/O                                       GlobalMux                    227              6671  RISE       1
I__9269/I                                       ClkMux                         0              6671  RISE       1
I__9269/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__9380/I                                       Odrv12                         0              7922  RISE       1
I__9380/O                                       Odrv12                       724              8645  RISE       1
I__9385/I                                       Span12Mux_h                    0              8645  RISE       1
I__9385/O                                       Span12Mux_h                  724              9369  RISE       1
I__9387/I                                       Sp12to4                        0              9369  RISE       1
I__9387/O                                       Sp12to4                      631              9999  RISE       1
I__9389/I                                       Span4Mux_v                     0              9999  RISE       1
I__9389/O                                       Span4Mux_v                   517             10516  RISE       1
I__9391/I                                       Span4Mux_s1_v                  0             10516  RISE       1
I__9391/O                                       Span4Mux_s1_v                300             10816  RISE       1
I__9393/I                                       LocalMux                       0             10816  RISE       1
I__9393/O                                       LocalMux                     486             11302  RISE       1
I__9394/I                                       IoInMux                        0             11302  RISE       1
I__9394/O                                       IoInMux                      382             11684  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11684  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12594  RISE     162
I__7916/I                                       gio2CtrlBuf                    0             12594  RISE       1
I__7916/O                                       gio2CtrlBuf                    0             12594  RISE       1
I__7917/I                                       GlobalMux                      0             12594  RISE       1
I__7917/O                                       GlobalMux                    227             12821  RISE       1
I__7950/I                                       ClkMux                         0             12821  RISE       1
I__7950/O                                       ClkMux                       455             13276  RISE       1
u_app.byte_cnt_q_8_LC_1_18_7/clk                LogicCell40_SEQ_MODE_1010      0             13276  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 95.12 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/clk
Setup Constraint : 20830p
Path slack       : 10317p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          9128
---------------------------------------   ----- 
End-of-path arrival time (ps)             10606
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15500/I                                                           GlobalMux                               0                 0  RISE       1
I__15500/O                                                           GlobalMux                             227               227  RISE       1
I__15546/I                                                           ClkMux                                  0               227  RISE       1
I__15546/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10317  RISE       7
I__9461/I                                                                            LocalMux                       0              1478  10317  RISE       1
I__9461/O                                                                            LocalMux                     486              1964  10317  RISE       1
I__9466/I                                                                            InMux                          0              1964  10317  RISE       1
I__9466/O                                                                            InMux                        382              2346  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI06HL_2_LC_13_21_0/in3                         LogicCell40_SEQ_MODE_0000      0              2346  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI06HL_2_LC_13_21_0/lcout                       LogicCell40_SEQ_MODE_0000    465              2812  10317  RISE       1
I__9403/I                                                                            LocalMux                       0              2812  10317  RISE       1
I__9403/O                                                                            LocalMux                     486              3297  10317  RISE       1
I__9404/I                                                                            InMux                          0              3297  10317  RISE       1
I__9404/O                                                                            InMux                        382              3680  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIR5V91_0_LC_13_21_3/in3         LogicCell40_SEQ_MODE_0000      0              3680  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIR5V91_0_LC_13_21_3/ltout       LogicCell40_SEQ_MODE_0000    403              4083  10317  FALL       1
I__9402/I                                                                            CascadeMux                     0              4083  10317  FALL       1
I__9402/O                                                                            CascadeMux                     0              4083  10317  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOE1L2_1_LC_13_21_4/in2         LogicCell40_SEQ_MODE_0000      0              4083  10317  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOE1L2_1_LC_13_21_4/lcout       LogicCell40_SEQ_MODE_0000    558              4641  10317  RISE       4
I__9445/I                                                                            LocalMux                       0              4641  10317  RISE       1
I__9445/O                                                                            LocalMux                     486              5127  10317  RISE       1
I__9447/I                                                                            InMux                          0              5127  10317  RISE       1
I__9447/O                                                                            InMux                        382              5510  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIKBQS3_LC_13_20_5/in3       LogicCell40_SEQ_MODE_0000      0              5510  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIKBQS3_LC_13_20_5/lcout     LogicCell40_SEQ_MODE_0000    465              5975  10317  RISE       4
I__9430/I                                                                            LocalMux                       0              5975  10317  RISE       1
I__9430/O                                                                            LocalMux                     486              6461  10317  RISE       1
I__9432/I                                                                            InMux                          0              6461  10317  RISE       1
I__9432/O                                                                            InMux                        382              6843  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNILF1A4_0_LC_12_20_0/in3    LogicCell40_SEQ_MODE_0000      0              6843  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNILF1A4_0_LC_12_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              7308  10317  RISE       7
I__9296/I                                                                            LocalMux                       0              7308  10317  RISE       1
I__9296/O                                                                            LocalMux                     486              7794  10317  RISE       1
I__9301/I                                                                            InMux                          0              7794  10317  RISE       1
I__9301/O                                                                            InMux                        382              8177  10317  RISE       1
I__9308/I                                                                            CascadeMux                     0              8177  10317  RISE       1
I__9308/O                                                                            CascadeMux                     0              8177  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_12_21_0/in2                                LogicCell40_SEQ_MODE_0000      0              8177  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_12_21_0/carryout                           LogicCell40_SEQ_MODE_0000    341              8518  10317  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_12_21_1/carryin              LogicCell40_SEQ_MODE_1010      0              8518  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_12_21_1/carryout             LogicCell40_SEQ_MODE_1010    186              8704  10317  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_12_21_2/carryin              LogicCell40_SEQ_MODE_1010      0              8704  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_12_21_2/carryout             LogicCell40_SEQ_MODE_1010    186              8890  10317  RISE       1
I__8991/I                                                                            InMux                          0              8890  10317  RISE       1
I__8991/O                                                                            InMux                        382              9272  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_21_3/in3            LogicCell40_SEQ_MODE_0000      0              9272  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_21_3/lcout          LogicCell40_SEQ_MODE_0000    465              9737  10317  RISE       1
I__9488/I                                                                            LocalMux                       0              9737  10317  RISE       1
I__9488/O                                                                            LocalMux                     486             10223  10317  RISE       1
I__9489/I                                                                            InMux                          0             10223  10317  RISE       1
I__9489/O                                                                            InMux                        382             10606  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/in1                  LogicCell40_SEQ_MODE_1010      0             10606  10317  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15500/I                                                           GlobalMux                               0                 0  RISE       1
I__15500/O                                                           GlobalMux                             227               227  RISE       1
I__15546/I                                                           ClkMux                                  0               227  RISE       1
I__15546/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_7_13_4/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_7_13_4/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_7_13_4/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9269/I                                   ClkMux                         0              6671  RISE       1
I__9269/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_7_13_4/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       4
I__5250/I                                    LocalMux                       0              7922  60143  RISE       1
I__5250/O                                    LocalMux                     486              8407  60143  RISE       1
I__5253/I                                    InMux                          0              8407  60143  RISE       1
I__5253/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_7_13_4/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9269/I                                   ClkMux                         0              6671  RISE       1
I__9269/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_7_13_4/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/clk
Setup Constraint : 20830p
Path slack       : 10317p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          9128
---------------------------------------   ----- 
End-of-path arrival time (ps)             10606
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15500/I                                                           GlobalMux                               0                 0  RISE       1
I__15500/O                                                           GlobalMux                             227               227  RISE       1
I__15546/I                                                           ClkMux                                  0               227  RISE       1
I__15546/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10317  RISE       7
I__9461/I                                                                            LocalMux                       0              1478  10317  RISE       1
I__9461/O                                                                            LocalMux                     486              1964  10317  RISE       1
I__9466/I                                                                            InMux                          0              1964  10317  RISE       1
I__9466/O                                                                            InMux                        382              2346  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI06HL_2_LC_13_21_0/in3                         LogicCell40_SEQ_MODE_0000      0              2346  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI06HL_2_LC_13_21_0/lcout                       LogicCell40_SEQ_MODE_0000    465              2812  10317  RISE       1
I__9403/I                                                                            LocalMux                       0              2812  10317  RISE       1
I__9403/O                                                                            LocalMux                     486              3297  10317  RISE       1
I__9404/I                                                                            InMux                          0              3297  10317  RISE       1
I__9404/O                                                                            InMux                        382              3680  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIR5V91_0_LC_13_21_3/in3         LogicCell40_SEQ_MODE_0000      0              3680  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIR5V91_0_LC_13_21_3/ltout       LogicCell40_SEQ_MODE_0000    403              4083  10317  FALL       1
I__9402/I                                                                            CascadeMux                     0              4083  10317  FALL       1
I__9402/O                                                                            CascadeMux                     0              4083  10317  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOE1L2_1_LC_13_21_4/in2         LogicCell40_SEQ_MODE_0000      0              4083  10317  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOE1L2_1_LC_13_21_4/lcout       LogicCell40_SEQ_MODE_0000    558              4641  10317  RISE       4
I__9445/I                                                                            LocalMux                       0              4641  10317  RISE       1
I__9445/O                                                                            LocalMux                     486              5127  10317  RISE       1
I__9447/I                                                                            InMux                          0              5127  10317  RISE       1
I__9447/O                                                                            InMux                        382              5510  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIKBQS3_LC_13_20_5/in3       LogicCell40_SEQ_MODE_0000      0              5510  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIKBQS3_LC_13_20_5/lcout     LogicCell40_SEQ_MODE_0000    465              5975  10317  RISE       4
I__9430/I                                                                            LocalMux                       0              5975  10317  RISE       1
I__9430/O                                                                            LocalMux                     486              6461  10317  RISE       1
I__9432/I                                                                            InMux                          0              6461  10317  RISE       1
I__9432/O                                                                            InMux                        382              6843  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNILF1A4_0_LC_12_20_0/in3    LogicCell40_SEQ_MODE_0000      0              6843  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNILF1A4_0_LC_12_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              7308  10317  RISE       7
I__9296/I                                                                            LocalMux                       0              7308  10317  RISE       1
I__9296/O                                                                            LocalMux                     486              7794  10317  RISE       1
I__9301/I                                                                            InMux                          0              7794  10317  RISE       1
I__9301/O                                                                            InMux                        382              8177  10317  RISE       1
I__9308/I                                                                            CascadeMux                     0              8177  10317  RISE       1
I__9308/O                                                                            CascadeMux                     0              8177  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_12_21_0/in2                                LogicCell40_SEQ_MODE_0000      0              8177  10317  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_12_21_0/carryout                           LogicCell40_SEQ_MODE_0000    341              8518  10317  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_12_21_1/carryin              LogicCell40_SEQ_MODE_1010      0              8518  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_12_21_1/carryout             LogicCell40_SEQ_MODE_1010    186              8704  10317  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_12_21_2/carryin              LogicCell40_SEQ_MODE_1010      0              8704  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_12_21_2/carryout             LogicCell40_SEQ_MODE_1010    186              8890  10317  RISE       1
I__8991/I                                                                            InMux                          0              8890  10317  RISE       1
I__8991/O                                                                            InMux                        382              9272  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_21_3/in3            LogicCell40_SEQ_MODE_0000      0              9272  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_21_3/lcout          LogicCell40_SEQ_MODE_0000    465              9737  10317  RISE       1
I__9488/I                                                                            LocalMux                       0              9737  10317  RISE       1
I__9488/O                                                                            LocalMux                     486             10223  10317  RISE       1
I__9489/I                                                                            InMux                          0             10223  10317  RISE       1
I__9489/O                                                                            InMux                        382             10606  10317  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/in1                  LogicCell40_SEQ_MODE_1010      0             10606  10317  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15500/I                                                           GlobalMux                               0                 0  RISE       1
I__15500/O                                                           GlobalMux                             227               227  RISE       1
I__15546/I                                                           ClkMux                                  0               227  RISE       1
I__15546/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_13_22_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_9_13_0/lcout
Path End         : up_cnt_20_LC_9_15_4/in3
Capture Clock    : up_cnt_20_LC_9_15_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9266/I                                   ClkMux                         0              6671  RISE       1
I__9266/O                                   ClkMux                       455              7126  RISE       1
up_cnt_0_LC_9_13_0/clk                      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_9_13_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__6435/I                        LocalMux                       0              7922  993054  RISE       1
I__6435/O                        LocalMux                     486              8407  993054  RISE       1
I__6436/I                        InMux                          0              8407  993054  RISE       1
I__6436/O                        InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_9_13_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_9_13_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_9_13_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_9_13_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_9_13_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_9_13_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_9_13_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_9_13_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_9_13_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_9_13_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_9_13_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_9_13_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_9_13_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_9_13_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_9_13_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_9_13_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_9_14_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_9_14_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_9_14_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_9_14_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_9_14_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_9_14_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_9_14_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_9_14_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_9_14_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_9_14_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_9_14_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_9_14_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_9_14_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_9_14_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_9_14_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_9_14_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_9_14_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_9_14_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_9_15_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_9_15_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_9_15_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_9_15_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_9_15_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_9_15_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_9_15_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_9_15_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__6549/I                        InMux                          0             13286  993054  RISE       1
I__6549/O                        InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_9_15_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                   Odrv12                         0              1420  RISE       1
I__1753/O                                   Odrv12                       724              2143  RISE       1
I__1754/I                                   Span12Mux_v                    0              2143  RISE       1
I__1754/O                                   Span12Mux_v                  724              2867  RISE       1
I__1755/I                                   Span12Mux_v                    0              2867  RISE       1
I__1755/O                                   Span12Mux_v                  724              3590  RISE       1
I__1756/I                                   Span12Mux_h                    0              3590  RISE       1
I__1756/O                                   Span12Mux_h                  724              4314  RISE       1
I__1757/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                   LocalMux                       0              4665  RISE       1
I__1758/O                                   LocalMux                     486              5151  RISE       1
I__1759/I                                   IoInMux                        0              5151  RISE       1
I__1759/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__9263/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                   GlobalMux                      0              6443  RISE       1
I__9264/O                                   GlobalMux                    227              6671  RISE       1
I__9270/I                                   ClkMux                         0              6671  RISE       1
I__9270/O                                   ClkMux                       455              7126  RISE       1
up_cnt_20_LC_9_15_4/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_2_LC_7_18_3/lcout
Path End         : u_app.byte_cnt_q_8_LC_1_18_7/ce
Capture Clock    : u_app.byte_cnt_q_8_LC_1_18_7/clk
Setup Constraint : 500000p
Path slack       : 487616p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  13276
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             513276

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 13276
+ Clock To Q                                796
+ Data Path Delay                         11588
---------------------------------------   ----- 
End-of-path arrival time (ps)             25660
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                       Odrv12                         0              1420  RISE       1
I__1753/O                                       Odrv12                       724              2143  RISE       1
I__1754/I                                       Span12Mux_v                    0              2143  RISE       1
I__1754/O                                       Span12Mux_v                  724              2867  RISE       1
I__1755/I                                       Span12Mux_v                    0              2867  RISE       1
I__1755/O                                       Span12Mux_v                  724              3590  RISE       1
I__1756/I                                       Span12Mux_h                    0              3590  RISE       1
I__1756/O                                       Span12Mux_h                  724              4314  RISE       1
I__1757/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                       LocalMux                       0              4665  RISE       1
I__1758/O                                       LocalMux                     486              5151  RISE       1
I__1759/I                                       IoInMux                        0              5151  RISE       1
I__1759/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__9263/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                       GlobalMux                      0              6443  RISE       1
I__9264/O                                       GlobalMux                    227              6671  RISE       1
I__9269/I                                       ClkMux                         0              6671  RISE       1
I__9269/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__9380/I                                       Odrv12                         0              7922  RISE       1
I__9380/O                                       Odrv12                       724              8645  RISE       1
I__9385/I                                       Span12Mux_h                    0              8645  RISE       1
I__9385/O                                       Span12Mux_h                  724              9369  RISE       1
I__9387/I                                       Sp12to4                        0              9369  RISE       1
I__9387/O                                       Sp12to4                      631              9999  RISE       1
I__9389/I                                       Span4Mux_v                     0              9999  RISE       1
I__9389/O                                       Span4Mux_v                   517             10516  RISE       1
I__9391/I                                       Span4Mux_s1_v                  0             10516  RISE       1
I__9391/O                                       Span4Mux_s1_v                300             10816  RISE       1
I__9393/I                                       LocalMux                       0             10816  RISE       1
I__9393/O                                       LocalMux                     486             11302  RISE       1
I__9394/I                                       IoInMux                        0             11302  RISE       1
I__9394/O                                       IoInMux                      382             11684  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11684  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12594  RISE     162
I__7916/I                                       gio2CtrlBuf                    0             12594  RISE       1
I__7916/O                                       gio2CtrlBuf                    0             12594  RISE       1
I__7917/I                                       GlobalMux                      0             12594  RISE       1
I__7917/O                                       GlobalMux                    227             12821  RISE       1
I__7923/I                                       ClkMux                         0             12821  RISE       1
I__7923/O                                       ClkMux                       455             13276  RISE       1
u_app.wait_cnt_q_2_LC_7_18_3/clk                LogicCell40_SEQ_MODE_1010      0             13276  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_2_LC_7_18_3/lcout           LogicCell40_SEQ_MODE_1010    796             14072  487616  RISE       2
I__5387/I                                    LocalMux                       0             14072  487616  RISE       1
I__5387/O                                    LocalMux                     486             14558  487616  RISE       1
I__5389/I                                    InMux                          0             14558  487616  RISE       1
I__5389/O                                    InMux                        382             14940  487616  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_7_18_0/in0     LogicCell40_SEQ_MODE_0000      0             14940  487616  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_7_18_0/lcout   LogicCell40_SEQ_MODE_0000    662             15602  487616  RISE       1
I__5267/I                                    LocalMux                       0             15602  487616  RISE       1
I__5267/O                                    LocalMux                     486             16088  487616  RISE       1
I__5268/I                                    InMux                          0             16088  487616  RISE       1
I__5268/O                                    InMux                        382             16470  487616  RISE       1
u_app.wait_cnt_q_RNIS11K1_7_LC_6_18_2/in3    LogicCell40_SEQ_MODE_0000      0             16470  487616  RISE       1
u_app.wait_cnt_q_RNIS11K1_7_LC_6_18_2/lcout  LogicCell40_SEQ_MODE_0000    465             16935  487616  RISE      13
I__5321/I                                    LocalMux                       0             16935  487616  RISE       1
I__5321/O                                    LocalMux                     486             17421  487616  RISE       1
I__5326/I                                    InMux                          0             17421  487616  RISE       1
I__5326/O                                    InMux                        382             17804  487616  RISE       1
u_app.wait_cnt_q_RNI637N1_7_LC_6_19_2/in1    LogicCell40_SEQ_MODE_0000      0             17804  487616  RISE       1
u_app.wait_cnt_q_RNI637N1_7_LC_6_19_2/lcout  LogicCell40_SEQ_MODE_0000    589             18393  487616  RISE       7
I__5511/I                                    LocalMux                       0             18393  487616  RISE       1
I__5511/O                                    LocalMux                     486             18879  487616  RISE       1
I__5515/I                                    InMux                          0             18879  487616  RISE       1
I__5515/O                                    InMux                        382             19261  487616  RISE       1
u_app.mem_valid_q_RNI654L2_LC_6_19_5/in0     LogicCell40_SEQ_MODE_0000      0             19261  487616  RISE       1
u_app.mem_valid_q_RNI654L2_LC_6_19_5/lcout   LogicCell40_SEQ_MODE_0000    662             19923  487616  RISE       2
I__4124/I                                    Odrv4                          0             19923  487616  RISE       1
I__4124/O                                    Odrv4                        517             20440  487616  RISE       1
I__4126/I                                    Span4Mux_v                     0             20440  487616  RISE       1
I__4126/O                                    Span4Mux_v                   517             20956  487616  RISE       1
I__4128/I                                    LocalMux                       0             20956  487616  RISE       1
I__4128/O                                    LocalMux                     486             21442  487616  RISE       1
I__4129/I                                    InMux                          0             21442  487616  RISE       1
I__4129/O                                    InMux                        382             21825  487616  RISE       1
u_app.state_q_RNI9I4P6_5_LC_2_20_6/in1       LogicCell40_SEQ_MODE_0000      0             21825  487616  RISE       1
u_app.state_q_RNI9I4P6_5_LC_2_20_6/lcout     LogicCell40_SEQ_MODE_0000    558             22383  487616  FALL      24
I__2269/I                                    Odrv12                         0             22383  487616  FALL       1
I__2269/O                                    Odrv12                       796             23179  487616  FALL       1
I__2272/I                                    Sp12to4                        0             23179  487616  FALL       1
I__2272/O                                    Sp12to4                      662             23840  487616  FALL       1
I__2277/I                                    Span4Mux_v                     0             23840  487616  FALL       1
I__2277/O                                    Span4Mux_v                   548             24388  487616  FALL       1
I__2284/I                                    LocalMux                       0             24388  487616  FALL       1
I__2284/O                                    LocalMux                     455             24843  487616  FALL       1
I__2292/I                                    CEMux                          0             24843  487616  FALL       1
I__2292/O                                    CEMux                        817             25660  487616  FALL       1
u_app.byte_cnt_q_8_LC_1_18_7/ce              LogicCell40_SEQ_MODE_1010      0             25660  487616  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1753/I                                       Odrv12                         0              1420  RISE       1
I__1753/O                                       Odrv12                       724              2143  RISE       1
I__1754/I                                       Span12Mux_v                    0              2143  RISE       1
I__1754/O                                       Span12Mux_v                  724              2867  RISE       1
I__1755/I                                       Span12Mux_v                    0              2867  RISE       1
I__1755/O                                       Span12Mux_v                  724              3590  RISE       1
I__1756/I                                       Span12Mux_h                    0              3590  RISE       1
I__1756/O                                       Span12Mux_h                  724              4314  RISE       1
I__1757/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1757/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1758/I                                       LocalMux                       0              4665  RISE       1
I__1758/O                                       LocalMux                     486              5151  RISE       1
I__1759/I                                       IoInMux                        0              5151  RISE       1
I__1759/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__9263/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__9263/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__9264/I                                       GlobalMux                      0              6443  RISE       1
I__9264/O                                       GlobalMux                    227              6671  RISE       1
I__9269/I                                       ClkMux                         0              6671  RISE       1
I__9269/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/clk       LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_7_13_5/lcout     LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__9380/I                                       Odrv12                         0              7922  RISE       1
I__9380/O                                       Odrv12                       724              8645  RISE       1
I__9385/I                                       Span12Mux_h                    0              8645  RISE       1
I__9385/O                                       Span12Mux_h                  724              9369  RISE       1
I__9387/I                                       Sp12to4                        0              9369  RISE       1
I__9387/O                                       Sp12to4                      631              9999  RISE       1
I__9389/I                                       Span4Mux_v                     0              9999  RISE       1
I__9389/O                                       Span4Mux_v                   517             10516  RISE       1
I__9391/I                                       Span4Mux_s1_v                  0             10516  RISE       1
I__9391/O                                       Span4Mux_s1_v                300             10816  RISE       1
I__9393/I                                       LocalMux                       0             10816  RISE       1
I__9393/O                                       LocalMux                     486             11302  RISE       1
I__9394/I                                       IoInMux                        0             11302  RISE       1
I__9394/O                                       IoInMux                      382             11684  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11684  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12594  RISE     162
I__7916/I                                       gio2CtrlBuf                    0             12594  RISE       1
I__7916/O                                       gio2CtrlBuf                    0             12594  RISE       1
I__7917/I                                       GlobalMux                      0             12594  RISE       1
I__7917/O                                       GlobalMux                    227             12821  RISE       1
I__7950/I                                       ClkMux                         0             12821  RISE       1
I__7950/O                                       ClkMux                       455             13276  RISE       1
u_app.byte_cnt_q_8_LC_1_18_7/clk                LogicCell40_SEQ_MODE_1010      0             13276  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4626


Data Path Delay                4616
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4626

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6497/I                                      Odrv12                     0      1670               RISE  1       
I__6497/O                                      Odrv12                     724    2393               RISE  1       
I__6498/I                                      Span12Mux_v                0      2393               RISE  1       
I__6498/O                                      Span12Mux_v                724    3117               RISE  1       
I__6499/I                                      Sp12to4                    0      3117               RISE  1       
I__6499/O                                      Sp12to4                    631    3747               RISE  1       
I__6500/I                                      LocalMux                   0      3747               RISE  1       
I__6500/O                                      LocalMux                   486    4233               RISE  1       
I__6501/I                                      InMux                      0      4233               RISE  1       
I__6501/O                                      InMux                      382    4616               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_17_0/in0  LogicCell40_SEQ_MODE_1010  0      4616               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                     GlobalMux                           0      0                  RISE  1       
I__15500/O                                     GlobalMux                           227    227                RISE  1       
I__15542/I                                     ClkMux                              0      227                RISE  1       
I__15542/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_17_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4130


Data Path Delay                4409
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4130

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6477/I                                      Odrv12                     0      1670               RISE  1       
I__6477/O                                      Odrv12                     724    2393               RISE  1       
I__6478/I                                      Sp12to4                    0      2393               RISE  1       
I__6478/O                                      Sp12to4                    631    3024               RISE  1       
I__6479/I                                      Span4Mux_v                 0      3024               RISE  1       
I__6479/O                                      Span4Mux_v                 517    3541               RISE  1       
I__6480/I                                      LocalMux                   0      3541               RISE  1       
I__6480/O                                      LocalMux                   486    4026               RISE  1       
I__6481/I                                      InMux                      0      4026               RISE  1       
I__6481/O                                      InMux                      382    4409               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_17_1/in3  LogicCell40_SEQ_MODE_1010  0      4409               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                     GlobalMux                           0      0                  RISE  1       
I__15500/O                                     GlobalMux                           227    227                RISE  1       
I__15542/I                                     ClkMux                              0      227                RISE  1       
I__15542/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_17_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18720


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10798
---------------------------- ------
Clock To Out Delay            18720

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1753/I                                   Odrv12                     0      1420               RISE  1       
I__1753/O                                   Odrv12                     724    2143               RISE  1       
I__1754/I                                   Span12Mux_v                0      2143               RISE  1       
I__1754/O                                   Span12Mux_v                724    2867               RISE  1       
I__1755/I                                   Span12Mux_v                0      2867               RISE  1       
I__1755/O                                   Span12Mux_v                724    3590               RISE  1       
I__1756/I                                   Span12Mux_h                0      3590               RISE  1       
I__1756/O                                   Span12Mux_h                724    4314               RISE  1       
I__1757/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1757/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1758/I                                   LocalMux                   0      4665               RISE  1       
I__1758/O                                   LocalMux                   486    5151               RISE  1       
I__1759/I                                   IoInMux                    0      5151               RISE  1       
I__1759/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__9263/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__9263/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__9264/I                                   GlobalMux                  0      6443               RISE  1       
I__9264/O                                   GlobalMux                  227    6671               RISE  1       
I__9270/I                                   ClkMux                     0      6671               RISE  1       
I__9270/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_9_15_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_9_15_4/lcout      LogicCell40_SEQ_MODE_1010  796    7922               RISE  3       
I__6643/I                      Odrv4                      0      7922               RISE  1       
I__6643/O                      Odrv4                      517    8438               RISE  1       
I__6646/I                      LocalMux                   0      8438               RISE  1       
I__6646/O                      LocalMux                   486    8924               RISE  1       
I__6648/I                      InMux                      0      8924               RISE  1       
I__6648/O                      InMux                      382    9307               RISE  1       
led_obuf_RNO_LC_9_17_3/in3     LogicCell40_SEQ_MODE_0000  0      9307               RISE  1       
led_obuf_RNO_LC_9_17_3/lcout   LogicCell40_SEQ_MODE_0000  424    9731               FALL  1       
I__6635/I                      Odrv12                     0      9731               FALL  1       
I__6635/O                      Odrv12                     796    10526              FALL  1       
I__6636/I                      Sp12to4                    0      10526              FALL  1       
I__6636/O                      Sp12to4                    662    11188              FALL  1       
I__6637/I                      Span4Mux_s3_v              0      11188              FALL  1       
I__6637/O                      Span4Mux_s3_v              496    11684              FALL  1       
I__6638/I                      IoSpan4Mux                 0      11684              FALL  1       
I__6638/O                      IoSpan4Mux                 475    12160              FALL  1       
I__6639/I                      LocalMux                   0      12160              FALL  1       
I__6639/O                      LocalMux                   455    12615              FALL  1       
I__6640/I                      IoInMux                    0      12615              FALL  1       
I__6640/O                      IoInMux                    320    12935              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12935              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   16232              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      16232              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   18720              FALL  1       
led                            demo                       0      18720              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11812


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10334
---------------------------- ------
Clock To Out Delay            11812

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                          GlobalMux                           0      0                  RISE  1       
I__15500/O                                          GlobalMux                           227    227                RISE  1       
I__15607/I                                          ClkMux                              0      227                RISE  1       
I__15607/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_28_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_28_7/lcout       LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__7227/I                                                  Odrv4                      0      1478               RISE  1       
I__7227/O                                                  Odrv4                      517    1995               RISE  1       
I__7230/I                                                  LocalMux                   0      1995               RISE  1       
I__7230/O                                                  LocalMux                   486    2481               RISE  1       
I__7233/I                                                  InMux                      0      2481               RISE  1       
I__7233/O                                                  InMux                      382    2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_6_26_3/in3    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_6_26_3/lcout  LogicCell40_SEQ_MODE_0000  465    3328               RISE  1       
I__4925/I                                                  Odrv4                      0      3328               RISE  1       
I__4925/O                                                  Odrv4                      517    3845               RISE  1       
I__4926/I                                                  Span4Mux_v                 0      3845               RISE  1       
I__4926/O                                                  Span4Mux_v                 517    4362               RISE  1       
I__4927/I                                                  Span4Mux_s2_v              0      4362               RISE  1       
I__4927/O                                                  Span4Mux_s2_v              372    4734               RISE  1       
I__4928/I                                                  IoSpan4Mux                 0      4734               RISE  1       
I__4928/O                                                  IoSpan4Mux                 424    5158               RISE  1       
I__4929/I                                                  LocalMux                   0      5158               RISE  1       
I__4929/O                                                  LocalMux                   486    5644               RISE  1       
I__4930/I                                                  IoInMux                    0      5644               RISE  1       
I__4930/O                                                  IoInMux                    382    6026               RISE  1       
u_usb_n_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6026               RISE  1       
u_usb_n_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   9324               FALL  1       
u_usb_n_iopad/DIN                                          IO_PAD                     0      9324               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                               IO_PAD                     2488   11812              FALL  1       
usb_n:out                                                  demo                       0      11812              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12008


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10530
---------------------------- ------
Clock To Out Delay            12008

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                          GlobalMux                           0      0                  RISE  1       
I__15500/O                                          GlobalMux                           227    227                RISE  1       
I__15607/I                                          ClkMux                              0      227                RISE  1       
I__15607/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_28_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_5_28_7/lcout     LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__7227/I                                                Odrv4                      0      1478               RISE  1       
I__7227/O                                                Odrv4                      517    1995               RISE  1       
I__7230/I                                                LocalMux                   0      1995               RISE  1       
I__7230/O                                                LocalMux                   486    2481               RISE  1       
I__7234/I                                                InMux                      0      2481               RISE  1       
I__7234/O                                                InMux                      382    2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_6_26_0/in0    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_6_26_0/lcout  LogicCell40_SEQ_MODE_0000  662    3525               RISE  1       
I__4939/I                                                Odrv4                      0      3525               RISE  1       
I__4939/O                                                Odrv4                      517    4042               RISE  1       
I__4940/I                                                Span4Mux_v                 0      4042               RISE  1       
I__4940/O                                                Span4Mux_v                 517    4559               RISE  1       
I__4941/I                                                Span4Mux_s2_v              0      4559               RISE  1       
I__4941/O                                                Span4Mux_s2_v              372    4931               RISE  1       
I__4942/I                                                IoSpan4Mux                 0      4931               RISE  1       
I__4942/O                                                IoSpan4Mux                 424    5355               RISE  1       
I__4943/I                                                LocalMux                   0      5355               RISE  1       
I__4943/O                                                LocalMux                   486    5840               RISE  1       
I__4944/I                                                IoInMux                    0      5840               RISE  1       
I__4944/O                                                IoInMux                    382    6223               RISE  1       
u_usb_p_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      6223               RISE  1       
u_usb_p_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     3297   9520               FALL  1       
u_usb_p_iopad/DIN                                        IO_PAD                     0      9520               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                             IO_PAD                     2488   12008              FALL  1       
usb_p:out                                                demo                       0      12008              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17273


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9351
---------------------------- ------
Clock To Out Delay            17273

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1753/I                                   Odrv12                     0      1420               RISE  1       
I__1753/O                                   Odrv12                     724    2143               RISE  1       
I__1754/I                                   Span12Mux_v                0      2143               RISE  1       
I__1754/O                                   Span12Mux_v                724    2867               RISE  1       
I__1755/I                                   Span12Mux_v                0      2867               RISE  1       
I__1755/O                                   Span12Mux_v                724    3590               RISE  1       
I__1756/I                                   Span12Mux_h                0      3590               RISE  1       
I__1756/O                                   Span12Mux_h                724    4314               RISE  1       
I__1757/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1757/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1758/I                                   LocalMux                   0      4665               RISE  1       
I__1758/O                                   LocalMux                   486    5151               RISE  1       
I__1759/I                                   IoInMux                    0      5151               RISE  1       
I__1759/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__9263/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__9263/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__9264/I                                   GlobalMux                  0      6443               RISE  1       
I__9264/O                                   GlobalMux                  227    6671               RISE  1       
I__9272/I                                   ClkMux                     0      6671               RISE  1       
I__9272/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_7_16_0/clk                      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_7_16_0/lcout          LogicCell40_SEQ_MODE_1010  796    7922               FALL  2       
I__5230/I                         Odrv12                     0      7922               FALL  1       
I__5230/O                         Odrv12                     796    8718               FALL  1       
I__5232/I                         Span12Mux_s8_v             0      8718               FALL  1       
I__5232/O                         Span12Mux_s8_v             579    9296               FALL  1       
I__5233/I                         Sp12to4                    0      9296               FALL  1       
I__5233/O                         Sp12to4                    662    9958               FALL  1       
I__5234/I                         Span4Mux_s0_v              0      9958               FALL  1       
I__5234/O                         Span4Mux_s0_v              279    10237              FALL  1       
I__5235/I                         IoSpan4Mux                 0      10237              FALL  1       
I__5235/O                         IoSpan4Mux                 475    10713              FALL  1       
I__5236/I                         LocalMux                   0      10713              FALL  1       
I__5236/O                         LocalMux                   455    11167              FALL  1       
I__5237/I                         IoInMux                    0      11167              FALL  1       
I__5237/O                         IoInMux                    320    11488              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11488              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   14785              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      14785              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   17273              FALL  1       
usb_pu                            demo                       0      17273              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3489


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4171
---------------------------- ------
Hold Time                     -3489

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6497/I                                      Odrv12                     0      1142               FALL  1       
I__6497/O                                      Odrv12                     796    1938               FALL  1       
I__6498/I                                      Span12Mux_v                0      1938               FALL  1       
I__6498/O                                      Span12Mux_v                796    2734               FALL  1       
I__6499/I                                      Sp12to4                    0      2734               FALL  1       
I__6499/O                                      Sp12to4                    662    3396               FALL  1       
I__6500/I                                      LocalMux                   0      3396               FALL  1       
I__6500/O                                      LocalMux                   455    3851               FALL  1       
I__6501/I                                      InMux                      0      3851               FALL  1       
I__6501/O                                      InMux                      320    4171               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_17_0/in0  LogicCell40_SEQ_MODE_1010  0      4171               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                     GlobalMux                           0      0                  RISE  1       
I__15500/O                                     GlobalMux                           227    227                RISE  1       
I__15542/I                                     ClkMux                              0      227                RISE  1       
I__15542/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_17_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3241


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3923
---------------------------- ------
Hold Time                     -3241

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6477/I                                      Odrv12                     0      1142               FALL  1       
I__6477/O                                      Odrv12                     796    1938               FALL  1       
I__6478/I                                      Sp12to4                    0      1938               FALL  1       
I__6478/O                                      Sp12to4                    662    2600               FALL  1       
I__6479/I                                      Span4Mux_v                 0      2600               FALL  1       
I__6479/O                                      Span4Mux_v                 548    3148               FALL  1       
I__6480/I                                      LocalMux                   0      3148               FALL  1       
I__6480/O                                      LocalMux                   455    3602               FALL  1       
I__6481/I                                      InMux                      0      3602               FALL  1       
I__6481/O                                      InMux                      320    3923               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_17_1/in3  LogicCell40_SEQ_MODE_1010  0      3923               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                     GlobalMux                           0      0                  RISE  1       
I__15500/O                                     GlobalMux                           227    227                RISE  1       
I__15542/I                                     ClkMux                              0      227                RISE  1       
I__15542/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_17_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18092


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10170
---------------------------- ------
Clock To Out Delay            18092

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1753/I                                   Odrv12                     0      1420               RISE  1       
I__1753/O                                   Odrv12                     724    2143               RISE  1       
I__1754/I                                   Span12Mux_v                0      2143               RISE  1       
I__1754/O                                   Span12Mux_v                724    2867               RISE  1       
I__1755/I                                   Span12Mux_v                0      2867               RISE  1       
I__1755/O                                   Span12Mux_v                724    3590               RISE  1       
I__1756/I                                   Span12Mux_h                0      3590               RISE  1       
I__1756/O                                   Span12Mux_h                724    4314               RISE  1       
I__1757/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1757/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1758/I                                   LocalMux                   0      4665               RISE  1       
I__1758/O                                   LocalMux                   486    5151               RISE  1       
I__1759/I                                   IoInMux                    0      5151               RISE  1       
I__1759/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__9263/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__9263/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__9264/I                                   GlobalMux                  0      6443               RISE  1       
I__9264/O                                   GlobalMux                  227    6671               RISE  1       
I__9270/I                                   ClkMux                     0      6671               RISE  1       
I__9270/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_9_15_4/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_9_15_4/lcout      LogicCell40_SEQ_MODE_1010  796    7922               FALL  3       
I__6643/I                      Odrv4                      0      7922               FALL  1       
I__6643/O                      Odrv4                      548    8469               FALL  1       
I__6646/I                      LocalMux                   0      8469               FALL  1       
I__6646/O                      LocalMux                   455    8924               FALL  1       
I__6648/I                      InMux                      0      8924               FALL  1       
I__6648/O                      InMux                      320    9245               FALL  1       
led_obuf_RNO_LC_9_17_3/in3     LogicCell40_SEQ_MODE_0000  0      9245               FALL  1       
led_obuf_RNO_LC_9_17_3/lcout   LogicCell40_SEQ_MODE_0000  465    9710               RISE  1       
I__6635/I                      Odrv12                     0      9710               RISE  1       
I__6635/O                      Odrv12                     724    10433              RISE  1       
I__6636/I                      Sp12to4                    0      10433              RISE  1       
I__6636/O                      Sp12to4                    631    11064              RISE  1       
I__6637/I                      Span4Mux_s3_v              0      11064              RISE  1       
I__6637/O                      Span4Mux_s3_v              465    11529              RISE  1       
I__6638/I                      IoSpan4Mux                 0      11529              RISE  1       
I__6638/O                      IoSpan4Mux                 424    11953              RISE  1       
I__6639/I                      LocalMux                   0      11953              RISE  1       
I__6639/O                      LocalMux                   486    12439              RISE  1       
I__6640/I                      IoInMux                    0      12439              RISE  1       
I__6640/O                      IoInMux                    382    12821              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12821              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   15778              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      15778              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   18092              RISE  1       
led                            demo                       0      18092              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10091


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8613
---------------------------- ------
Clock To Out Delay            10091

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                           GlobalMux                           0      0                  RISE  1       
I__15500/O                                           GlobalMux                           227    227                RISE  1       
I__15599/I                                           ClkMux                              0      227                RISE  1       
I__15599/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_6_26_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_6_26_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__6134/I                                                        LocalMux                   0      1478               FALL  1       
I__6134/O                                                        LocalMux                   455    1933               FALL  1       
I__6140/I                                                        InMux                      0      1933               FALL  1       
I__6140/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_26_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  6       
I__6483/I                                                        Odrv4                      0      2677               FALL  1       
I__6483/O                                                        Odrv4                      548    3225               FALL  1       
I__6486/I                                                        LocalMux                   0      3225               FALL  1       
I__6486/O                                                        LocalMux                   455    3680               FALL  1       
I__6490/I                                                        InMux                      0      3680               FALL  1       
I__6490/O                                                        InMux                      320    4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_23_3/in3    LogicCell40_SEQ_MODE_0000  0      4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_23_3/lcout  LogicCell40_SEQ_MODE_0000  465    4466               RISE  2       
I__4759/I                                                        Odrv12                     0      4466               RISE  1       
I__4759/O                                                        Odrv12                     724    5189               RISE  1       
I__4760/I                                                        Span12Mux_s6_v             0      5189               RISE  1       
I__4760/O                                                        Span12Mux_s6_v             382    5572               RISE  1       
I__4761/I                                                        Sp12to4                    0      5572               RISE  1       
I__4761/O                                                        Sp12to4                    631    6202               RISE  1       
I__4762/I                                                        IoSpan4Mux                 0      6202               RISE  1       
I__4762/O                                                        IoSpan4Mux                 424    6626               RISE  1       
I__4764/I                                                        IoSpan4Mux                 0      6626               RISE  1       
I__4764/O                                                        IoSpan4Mux                 424    7050               RISE  1       
I__4766/I                                                        LocalMux                   0      7050               RISE  1       
I__4766/O                                                        LocalMux                   486    7536               RISE  1       
I__4767/I                                                        IoInMux                    0      7536               RISE  1       
I__4767/O                                                        IoInMux                    382    7918               RISE  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      7918               RISE  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8177               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      8177               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10091              RISE  1       
usb_n:out                                                        demo                       0      10091              RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9667


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8189
---------------------------- ------
Clock To Out Delay             9667

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15500/I                                           GlobalMux                           0      0                  RISE  1       
I__15500/O                                           GlobalMux                           227    227                RISE  1       
I__15599/I                                           ClkMux                              0      227                RISE  1       
I__15599/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_6_26_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_6_26_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__6134/I                                                        LocalMux                   0      1478               FALL  1       
I__6134/O                                                        LocalMux                   455    1933               FALL  1       
I__6140/I                                                        InMux                      0      1933               FALL  1       
I__6140/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_26_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  6       
I__6483/I                                                        Odrv4                      0      2677               FALL  1       
I__6483/O                                                        Odrv4                      548    3225               FALL  1       
I__6486/I                                                        LocalMux                   0      3225               FALL  1       
I__6486/O                                                        LocalMux                   455    3680               FALL  1       
I__6490/I                                                        InMux                      0      3680               FALL  1       
I__6490/O                                                        InMux                      320    4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_23_3/in3    LogicCell40_SEQ_MODE_0000  0      4000               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_23_3/lcout  LogicCell40_SEQ_MODE_0000  465    4466               RISE  2       
I__4759/I                                                        Odrv12                     0      4466               RISE  1       
I__4759/O                                                        Odrv12                     724    5189               RISE  1       
I__4760/I                                                        Span12Mux_s6_v             0      5189               RISE  1       
I__4760/O                                                        Span12Mux_s6_v             382    5572               RISE  1       
I__4761/I                                                        Sp12to4                    0      5572               RISE  1       
I__4761/O                                                        Sp12to4                    631    6202               RISE  1       
I__4762/I                                                        IoSpan4Mux                 0      6202               RISE  1       
I__4762/O                                                        IoSpan4Mux                 424    6626               RISE  1       
I__4763/I                                                        LocalMux                   0      6626               RISE  1       
I__4763/O                                                        LocalMux                   486    7112               RISE  1       
I__4765/I                                                        IoInMux                    0      7112               RISE  1       
I__4765/O                                                        IoInMux                    382    7494               RISE  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      7494               RISE  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    7753               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      7753               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   9667               RISE  1       
usb_p:out                                                        demo                       0      9667               RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 16665


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8743
---------------------------- ------
Clock To Out Delay            16665

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1753/I                                   Odrv12                     0      1420               RISE  1       
I__1753/O                                   Odrv12                     724    2143               RISE  1       
I__1754/I                                   Span12Mux_v                0      2143               RISE  1       
I__1754/O                                   Span12Mux_v                724    2867               RISE  1       
I__1755/I                                   Span12Mux_v                0      2867               RISE  1       
I__1755/O                                   Span12Mux_v                724    3590               RISE  1       
I__1756/I                                   Span12Mux_h                0      3590               RISE  1       
I__1756/O                                   Span12Mux_h                724    4314               RISE  1       
I__1757/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1757/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1758/I                                   LocalMux                   0      4665               RISE  1       
I__1758/O                                   LocalMux                   486    5151               RISE  1       
I__1759/I                                   IoInMux                    0      5151               RISE  1       
I__1759/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__9263/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__9263/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__9264/I                                   GlobalMux                  0      6443               RISE  1       
I__9264/O                                   GlobalMux                  227    6671               RISE  1       
I__9272/I                                   ClkMux                     0      6671               RISE  1       
I__9272/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_7_16_0/clk                      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_7_16_0/lcout          LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__5230/I                         Odrv12                     0      7922               RISE  1       
I__5230/O                         Odrv12                     724    8645               RISE  1       
I__5232/I                         Span12Mux_s8_v             0      8645               RISE  1       
I__5232/O                         Span12Mux_s8_v             527    9172               RISE  1       
I__5233/I                         Sp12to4                    0      9172               RISE  1       
I__5233/O                         Sp12to4                    631    9803               RISE  1       
I__5234/I                         Span4Mux_s0_v              0      9803               RISE  1       
I__5234/O                         Span4Mux_s0_v              300    10103              RISE  1       
I__5235/I                         IoSpan4Mux                 0      10103              RISE  1       
I__5235/O                         IoSpan4Mux                 424    10526              RISE  1       
I__5236/I                         LocalMux                   0      10526              RISE  1       
I__5236/O                         LocalMux                   486    11012              RISE  1       
I__5237/I                         IoInMux                    0      11012              RISE  1       
I__5237/O                         IoInMux                    382    11395              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11395              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   14351              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      14351              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   16665              RISE  1       
usb_pu                            demo                       0      16665              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

