Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 25 17:15:29 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.035        0.000                      0                27219        0.014        0.000                      0                27219       11.250        0.000                       0                  9364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.035        0.000                      0                25885        0.014        0.000                      0                25885       11.250        0.000                       0                  9364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.480        0.000                      0                 1334        0.444        0.000                      0                 1334  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.508ns  (logic 9.859ns (43.802%)  route 12.649ns (56.198%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.507    25.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X50Y53         LUT5 (Prop_lut5_I1_O)        0.373    25.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[37]_i_1/O
                         net (fo=1, routed)           0.000    25.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[37]
    SLICE_X50Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.466    27.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[37]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X50Y53         FDCE (Setup_fdce_C_D)        0.079    27.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[37]
  -------------------------------------------------------------------
                         required time                         27.476    
                         arrival time                         -25.441    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.491ns  (logic 9.859ns (43.835%)  route 12.632ns (56.165%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.490    25.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X50Y53         LUT5 (Prop_lut5_I1_O)        0.373    25.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[36]_i_1/O
                         net (fo=1, routed)           0.000    25.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[36]
    SLICE_X50Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.466    27.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[36]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X50Y53         FDCE (Setup_fdce_C_D)        0.079    27.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[36]
  -------------------------------------------------------------------
                         required time                         27.476    
                         arrival time                         -25.424    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.441ns  (logic 9.859ns (43.933%)  route 12.582ns (56.067%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 27.663 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.440    25.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X51Y48         LUT5 (Prop_lut5_I1_O)        0.373    25.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[13]_i_1/O
                         net (fo=1, routed)           0.000    25.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[13]
    SLICE_X51Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.483    27.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[13]/C
                         clock pessimism              0.115    27.777    
                         clock uncertainty           -0.377    27.401    
    SLICE_X51Y48         FDCE (Setup_fdce_C_D)        0.031    27.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[13]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.374    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.440ns  (logic 9.859ns (43.935%)  route 12.581ns (56.066%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 27.663 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.439    25.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X51Y48         LUT5 (Prop_lut5_I1_O)        0.373    25.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[9]_i_1/O
                         net (fo=1, routed)           0.000    25.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[9]
    SLICE_X51Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.483    27.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]/C
                         clock pessimism              0.115    27.777    
                         clock uncertainty           -0.377    27.401    
    SLICE_X51Y48         FDCE (Setup_fdce_C_D)        0.032    27.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[9]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -25.373    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.453ns  (logic 9.859ns (43.910%)  route 12.594ns (56.090%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.452    25.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.373    25.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[27]_i_1/O
                         net (fo=1, routed)           0.000    25.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[27]
    SLICE_X50Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.467    27.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X50Y52         FDCE (Setup_fdce_C_D)        0.079    27.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]
  -------------------------------------------------------------------
                         required time                         27.477    
                         arrival time                         -25.386    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.314ns  (logic 9.859ns (44.182%)  route 12.455ns (55.818%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 27.663 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.313    24.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X51Y47         LUT5 (Prop_lut5_I1_O)        0.373    25.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[4]_i_1/O
                         net (fo=1, routed)           0.000    25.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[4]
    SLICE_X51Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.483    27.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]/C
                         clock pessimism              0.115    27.777    
                         clock uncertainty           -0.377    27.401    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.029    27.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[4]
  -------------------------------------------------------------------
                         required time                         27.430    
                         arrival time                         -25.247    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.311ns  (logic 9.859ns (44.188%)  route 12.452ns (55.812%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 27.663 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.310    24.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X51Y47         LUT5 (Prop_lut5_I1_O)        0.373    25.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[5]_i_1/O
                         net (fo=1, routed)           0.000    25.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[5]
    SLICE_X51Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.483    27.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/C
                         clock pessimism              0.115    27.777    
                         clock uncertainty           -0.377    27.401    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.031    27.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.244    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.304ns  (logic 9.859ns (44.203%)  route 12.445ns (55.797%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.303    24.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X51Y51         LUT5 (Prop_lut5_I1_O)        0.373    25.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[21]_i_1/O
                         net (fo=1, routed)           0.000    25.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[21]
    SLICE_X51Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.467    27.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[21]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X51Y51         FDCE (Setup_fdce_C_D)        0.029    27.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[21]
  -------------------------------------------------------------------
                         required time                         27.427    
                         arrival time                         -25.237    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.359ns  (logic 10.015ns (44.791%)  route 12.344ns (55.209%))
  Logic Levels:           62  (CARRY4=49 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.101    19.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_643/O
                         net (fo=1, routed)           0.636    20.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_643_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.113 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.113    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.347 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.464 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.464    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.166 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.835    24.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X58Y62         LUT5 (Prop_lut5_I3_O)        0.367    24.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[128]_i_2/O
                         net (fo=1, routed)           0.429    25.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[128]_i_2_n_0
    SLICE_X57Y62         LUT5 (Prop_lut5_I4_O)        0.124    25.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[128]_i_1/O
                         net (fo=1, routed)           0.000    25.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[128]
    SLICE_X57Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X57Y62         FDCE (Setup_fdce_C_D)        0.029    27.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]
  -------------------------------------------------------------------
                         required time                         27.493    
                         arrival time                         -25.292    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.310ns  (logic 9.859ns (44.192%)  route 12.451ns (55.808%))
  Logic Levels:           61  (CARRY4=49 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.639     2.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.419     3.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.858     4.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.299     4.509 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.548     5.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.118     5.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.740     6.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202/O
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_202_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119/O
                         net (fo=1, routed)           0.000     7.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_119_n_0
    SLICE_X62Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     7.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.031     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.319     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           0.878     9.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.576    11.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.009    15.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.694    17.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.329    18.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[139]_i_19/O
                         net (fo=7, routed)           1.241    19.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[139]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201/O
                         net (fo=1, routed)           0.558    20.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_201_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.009    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    21.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.309    24.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.373    25.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[23]_i_1/O
                         net (fo=1, routed)           0.000    25.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[23]
    SLICE_X50Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.467    27.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X50Y50         FDCE (Setup_fdce_C_D)        0.079    27.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]
  -------------------------------------------------------------------
                         required time                         27.477    
                         arrival time                         -25.243    
  -------------------------------------------------------------------
                         slack                                  2.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.599%)  route 0.198ns (58.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.560     0.896    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/Q
                         net (fo=1, routed)           0.198     1.234    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[6]
    SLICE_X52Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.066     1.221    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.807%)  route 0.222ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X37Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]/Q
                         net (fo=1, routed)           0.222     1.256    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[57]
    SLICE_X40Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X40Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.066     1.232    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.179%)  route 0.160ns (38.821%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X40Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]/Q
                         net (fo=2, routed)           0.160     1.194    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.239 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[15]_i_3/O
                         net (fo=1, routed)           0.000     1.239    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[15]_i_3_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.305 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.305    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[15]_i_1_n_5
    SLICE_X39Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X39Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[14]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.624     0.960    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y42          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/Q
                         net (fo=1, routed)           0.056     1.156    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X6Y42          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.893     1.259    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X6Y42          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X6Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.625     0.961    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y43          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.157    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X6Y43          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.894     1.260    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X6Y43          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y43          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.589     0.925    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X21Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.121    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X20Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.856     1.222    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X20Y32         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X20Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.085    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.591     0.927    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X26Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.859     1.225    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X26Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.560     0.896    rsa_soc_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X35Y15         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_soc_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/Q
                         net (fo=1, routed)           0.056     1.092    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X34Y15         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.824     1.190    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X34Y15         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.056    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.586     0.922    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.118    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X30Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.853     1.219    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.404%)  route 0.181ns (58.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.560     0.896    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/Q
                         net (fo=1, routed)           0.181     1.205    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[7]
    SLICE_X50Y40         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y40         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.011     1.166    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X52Y23    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X49Y40    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X49Y40    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X49Y40    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X49Y40    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.480ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[146]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 0.642ns (5.083%)  route 11.989ns (94.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.963    15.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/is_start_reg
    SLICE_X80Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[146]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[146]/C
                         clock pessimism              0.129    27.839    
                         clock uncertainty           -0.377    27.462    
    SLICE_X80Y72         FDCE (Recov_fdce_C_CLR)     -0.405    27.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[146]
  -------------------------------------------------------------------
                         required time                         27.057    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 11.480    

Slack (MET) :             11.480ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[149]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 0.642ns (5.083%)  route 11.989ns (94.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.963    15.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/is_start_reg
    SLICE_X80Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[149]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[149]/C
                         clock pessimism              0.129    27.839    
                         clock uncertainty           -0.377    27.462    
    SLICE_X80Y72         FDCE (Recov_fdce_C_CLR)     -0.405    27.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[149]
  -------------------------------------------------------------------
                         required time                         27.057    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 11.480    

Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 0.642ns (5.095%)  route 11.958ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.932    15.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][28]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X80Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][28]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 0.642ns (5.095%)  route 11.958ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.932    15.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X80Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 0.642ns (5.095%)  route 11.958ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.932    15.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X80Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 0.642ns (5.095%)  route 11.958ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.932    15.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][15]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X80Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][15]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.596ns  (logic 0.642ns (5.097%)  route 11.954ns (94.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.928    15.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X81Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X81Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X81Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.596ns  (logic 0.642ns (5.097%)  route 11.954ns (94.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.928    15.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X81Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X81Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][22]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X81Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][22]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.596ns  (logic 0.642ns (5.097%)  route 11.954ns (94.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.928    15.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X81Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X81Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X81Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.565ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[184]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.549ns  (logic 0.642ns (5.116%)  route 11.907ns (94.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.026     4.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.614 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2167, routed)       10.881    15.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/is_start_reg
    SLICE_X80Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[184]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[184]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X80Y79         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[184]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                 11.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[124]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.828%)  route 0.447ns (73.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.447     1.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X48Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[124]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[216]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.683%)  route 0.203ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.203     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X53Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X53Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[216]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X53Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[216]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[205]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.159%)  route 0.207ns (55.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.207     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X52Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[205]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[205]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[205]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[213]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.974%)  route 0.257ns (61.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.257     1.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X52Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[213]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[213]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[213]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[214]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.974%)  route 0.257ns (61.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.257     1.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X52Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[214]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[214]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[214]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[215]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.974%)  route 0.257ns (61.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.257     1.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X52Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[215]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[215]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[215]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[221]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.165%)  route 0.289ns (63.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.289     1.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X53Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[221]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X53Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[221]/C
                         clock pessimism             -0.282     0.902    
    SLICE_X53Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[221]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.821%)  route 0.294ns (64.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.294     1.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X52Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]/C
                         clock pessimism             -0.282     0.902    
    SLICE_X52Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[222]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[121]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.813%)  route 0.588ns (78.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.588     1.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X48Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.811     1.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[121]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.813%)  route 0.588ns (78.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y87         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.049 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.588     1.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X48Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9365, routed)        0.811     1.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.587    





