// Seed: 3495132859
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    output supply1 id_5,
    input wand id_6,
    output wor id_7,
    output wire id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    output supply0 id_13,
    input tri1 id_14,
    output wand id_15
);
  uwire id_17 = 1;
  wire  id_18;
  assign id_7 = 1;
endmodule
module module_1 (
    inout wire id_0,
    input uwire id_1,
    output wand id_2
    , id_7,
    output tri id_3,
    input tri0 id_4,
    output supply0 id_5
);
  assign id_0 = 1;
  module_0(
      id_0, id_1, id_5, id_2, id_1, id_0, id_1, id_0, id_2, id_4, id_0, id_2, id_2, id_0, id_1, id_5
  );
endmodule
