$comment
	File created using the following command:
		vcd file ULA4bits.msim.vcd -direction
$end
$date
	Tue Nov 14 23:58:37 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA4bits_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 2 # op_sel [1:0] $end
$var wire 1 $ FLAG_N $end
$var wire 1 % FLAG_Z $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 inst9|inst4|inst1~2_combout $end
$var wire 1 2 inst9|inst3|inst1~3_combout $end
$var wire 1 3 B[3]~input_o $end
$var wire 1 4 A[3]~input_o $end
$var wire 1 5 FLAG_Z~output_o $end
$var wire 1 6 FLAG_N~output_o $end
$var wire 1 7 S[3]~output_o $end
$var wire 1 8 S[2]~output_o $end
$var wire 1 9 S[1]~output_o $end
$var wire 1 : S[0]~output_o $end
$var wire 1 ; op_sel[0]~input_o $end
$var wire 1 < op_sel[1]~input_o $end
$var wire 1 = B[2]~input_o $end
$var wire 1 > A[2]~input_o $end
$var wire 1 ? B[1]~input_o $end
$var wire 1 @ A[1]~input_o $end
$var wire 1 A A[0]~input_o $end
$var wire 1 B inst|inst2|inst6~0_combout $end
$var wire 1 C inst9|inst3|inst1~2_combout $end
$var wire 1 D inst9|inst3|inst1~4_combout $end
$var wire 1 E inst9|inst4|inst1~3_combout $end
$var wire 1 F inst9|inst2|inst1~1_combout $end
$var wire 1 G inst9|inst2|inst1~0_combout $end
$var wire 1 H B[0]~input_o $end
$var wire 1 I inst9|inst2|inst1~2_combout $end
$var wire 1 J inst9|inst|inst1~0_combout $end
$var wire 1 K inst1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b100 "
b0 #
x$
x%
x)
x(
x'
x&
x*
0+
1,
x-
1.
1/
10
x1
x2
03
04
x5
x6
x7
x8
x9
x:
0;
0<
1=
1>
0?
0@
0A
xB
xC
xD
xE
xF
xG
0H
xI
xJ
xK
$end
#3106
1C
#3177
0J
#3233
0B
#3416
02
#3453
0G
#3501
0F
#3507
01
#3901
0I
#4019
1D
#4121
0E
#4599
1K
#6014
0:
0)
#6775
09
0(
#6905
16
1$
#6912
17
1&
#7166
05
0%
#8355
08
0'
#60000
b1100 !
b1000 !
b1100 "
b1000 "
0*
#60735
14
13
#60886
0>
0=
#64121
0C
#64443
0D
#65062
0K
#67322
06
0$
#67357
07
0&
#67620
15
1%
#120000
b1010 !
b1011 !
b1 #
b1111 !
1*
#120725
1>
1@
1A
#120735
1;
#123958
1F
#123984
12
#124542
1D
#125122
1K
#127428
16
1$
#127435
17
1&
#127689
05
0%
#180000
b111 !
b101 !
b100 !
b0 !
0*
#180886
0>
0@
0A
#180896
04
#184049
02
#184665
0D
#185284
0K
#187544
06
0$
#187579
07
0&
#187842
15
1%
#240000
b11 #
b10 #
1*
#240775
1<
#240896
0;
#243673
11
#243793
12
#243799
1J
#243923
1G
#244230
1E
#244251
1K
#244339
1I
#244351
1D
#244397
0G
#244401
0J
#244403
01
#244845
0I
#245017
0E
#246818
05
0%
#247237
16
1$
#247244
17
1&
#300000
b1000 !
b1010 !
b1011 !
b1111 !
0*
#300725
1>
1@
1A
#300735
14
#303615
1G
#303647
1J
#303856
11
#304031
1I
#304413
1E
#306472
1:
1)
#306897
19
1(
#308509
18
1'
#360000
b0 "
b11 #
1*
#360735
1;
#360896
03
#363972
0G
#363977
0J
#363978
01
#363983
02
#364420
0I
#364592
0E
#364599
0D
#365218
0K
#366814
0:
0)
#367294
09
0(
#367478
06
0$
#367513
07
0&
#367776
15
1%
#368826
08
0'
#420000
b1 #
b111 !
b101 !
b100 !
b0 !
b0 #
0*
#420886
0>
0@
0A
#420896
0;
04
#420936
0<
#424397
0F
#1000000
