// Seed: 2322682983
module module_0 #(
    parameter id_7 = 32'd2,
    parameter id_8 = 32'd22,
    parameter id_9 = 32'd58
) (
    input tri1 id_0,
    output logic id_1,
    input supply1 id_2,
    output tri id_3#(
        .id_5(1),
        .id_6(1)
    )
);
  localparam id_7 = 1;
  assign id_3 = id_6;
  logic [7:0][1 'h0] _id_8;
  logic [7:0][(  id_8  *  id_8  )] _id_9;
  ;
  final id_1 <= id_7;
  wire id_10;
  wire [id_7 : 1 'b0] id_11;
  assign {-1'b0, (-1), id_2, 1, 1 - -1} = 1;
  assign id_3 = id_5[""];
  logic id_12;
  assign id_3 = id_12;
  wire id_13, id_14;
  wire [id_7  <<  id_7 : id_9] id_15;
endmodule
module module_1 #(
    parameter id_4 = 32'd2
) (
    output tri id_0,
    input wire id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire _id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  task id_12(input id_13);
    output logic id_14;
    output [1 : ~  id_4] id_15;
    begin : LABEL_0
      if (-1 & -1) id_13 += id_1;
    end
  endtask
  module_0 modCall_1 (
      id_2,
      id_14,
      id_6,
      id_9
  );
  assign modCall_1.id_7 = 0;
endmodule : SymbolIdentifier
