\hypertarget{group___r_c_c_ex___c_r_s___synchro_source}{}\doxysection{RCCEx CRS Synchro\+Source}
\label{group___r_c_c_ex___c_r_s___synchro_source}\index{RCCEx CRS SynchroSource@{RCCEx CRS SynchroSource}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_ga79f877a20415f2d7d41458b32ed41b4a}{RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+GPIO}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_gaacd7c7d911ef1228fbc7ac4533527026}{RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cd0182bf6bbb7088991ff04c612e20}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_ga808a62e210e4af53b1b6c6d8279d83ad}{RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+USB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d2f4200ea8754386aab5947b40721d}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___c_r_s___synchro_source_ga79f877a20415f2d7d41458b32ed41b4a}\label{group___r_c_c_ex___c_r_s___synchro_source_ga79f877a20415f2d7d41458b32ed41b4a}} 
\index{RCCEx CRS SynchroSource@{RCCEx CRS SynchroSource}!RCC\_CRS\_SYNC\_SOURCE\_GPIO@{RCC\_CRS\_SYNC\_SOURCE\_GPIO}}
\index{RCC\_CRS\_SYNC\_SOURCE\_GPIO@{RCC\_CRS\_SYNC\_SOURCE\_GPIO}!RCCEx CRS SynchroSource@{RCCEx CRS SynchroSource}}
\doxysubsubsection{\texorpdfstring{RCC\_CRS\_SYNC\_SOURCE\_GPIO}{RCC\_CRS\_SYNC\_SOURCE\_GPIO}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+GPIO~0x00000000U}

Synchro Signal source GPIO \mbox{\Hypertarget{group___r_c_c_ex___c_r_s___synchro_source_gaacd7c7d911ef1228fbc7ac4533527026}\label{group___r_c_c_ex___c_r_s___synchro_source_gaacd7c7d911ef1228fbc7ac4533527026}} 
\index{RCCEx CRS SynchroSource@{RCCEx CRS SynchroSource}!RCC\_CRS\_SYNC\_SOURCE\_LSE@{RCC\_CRS\_SYNC\_SOURCE\_LSE}}
\index{RCC\_CRS\_SYNC\_SOURCE\_LSE@{RCC\_CRS\_SYNC\_SOURCE\_LSE}!RCCEx CRS SynchroSource@{RCCEx CRS SynchroSource}}
\doxysubsubsection{\texorpdfstring{RCC\_CRS\_SYNC\_SOURCE\_LSE}{RCC\_CRS\_SYNC\_SOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cd0182bf6bbb7088991ff04c612e20}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+0}}}

Synchro Signal source LSE \mbox{\Hypertarget{group___r_c_c_ex___c_r_s___synchro_source_ga808a62e210e4af53b1b6c6d8279d83ad}\label{group___r_c_c_ex___c_r_s___synchro_source_ga808a62e210e4af53b1b6c6d8279d83ad}} 
\index{RCCEx CRS SynchroSource@{RCCEx CRS SynchroSource}!RCC\_CRS\_SYNC\_SOURCE\_USB@{RCC\_CRS\_SYNC\_SOURCE\_USB}}
\index{RCC\_CRS\_SYNC\_SOURCE\_USB@{RCC\_CRS\_SYNC\_SOURCE\_USB}!RCCEx CRS SynchroSource@{RCCEx CRS SynchroSource}}
\doxysubsubsection{\texorpdfstring{RCC\_CRS\_SYNC\_SOURCE\_USB}{RCC\_CRS\_SYNC\_SOURCE\_USB}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+USB~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d2f4200ea8754386aab5947b40721d}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+1}}}

Synchro Signal source USB SOF (default) 