

================================================================
== Vivado HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Thu Jan  7 00:23:40 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution_final
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.426 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       96|       96| 0.320 us | 0.320 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_exp_generic_double_s_fu_87  |exp_generic_double_s  |       29|       29| 96.570 ns | 96.570 ns |    1|    1| function |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      538|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       15|     50|    10789|    10371|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        8|      -|    10886|     1057|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       23|     50|    21675|    12038|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      2|        2|        3|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+-----+
    |                   Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+-----+
    |grp_exp_generic_double_s_fu_87               |exp_generic_double_s                     |       15|     24|  2951|  3156|    0|
    |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1_U15  |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1  |        0|      3|   685|   635|    0|
    |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1_U17  |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1  |        0|      3|   685|   635|    0|
    |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1_U18  |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1  |        0|      3|   685|   635|    0|
    |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1_U19  |kerneldl_dadd_64ns_64ns_64_8_full_dsp_1  |        0|      3|   685|   635|    0|
    |kerneldl_dcmp_64ns_64ns_1_2_1_U23            |kerneldl_dcmp_64ns_64ns_1_2_1            |        0|      0|   130|    84|    0|
    |kerneldl_ddiv_64ns_64ns_64_31_1_U22          |kerneldl_ddiv_64ns_64ns_64_31_1          |        0|      0|  3210|  3194|    0|
    |kerneldl_dmul_64ns_64ns_64_8_max_dsp_1_U21   |kerneldl_dmul_64ns_64ns_64_8_max_dsp_1   |        0|      8|   388|   127|    0|
    |kerneldl_dsub_64ns_64ns_64_8_full_dsp_1_U16  |kerneldl_dsub_64ns_64ns_64_8_full_dsp_1  |        0|      3|   685|   635|    0|
    |kerneldl_dsub_64ns_64ns_64_8_full_dsp_1_U20  |kerneldl_dsub_64ns_64ns_64_8_full_dsp_1  |        0|      3|   685|   635|    0|
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+-----+
    |Total                                        |                                         |       15|     50| 10789| 10371|    0|
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |and_ln75_fu_225_p2                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2292                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2476                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2733                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2744                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2763                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_4226                        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op114_dcmp_state1           |    and   |      0|  0|   2|           1|           1|
    |grp_fu_141_p2                            |   icmp   |      0|  0|  29|          52|           1|
    |grp_fu_146_p2                            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln10_fu_275_p2                      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln833_1_fu_219_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln833_fu_207_p2                     |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln849_1_fu_231_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln849_fu_213_p2                     |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln9_fu_287_p2                       |   icmp   |      0|  0|  13|          11|          10|
    |ap_block_pp0_stage0_subdone              |    or    |      0|  0|   2|           1|           1|
    |ap_condition_2492                        |    or    |      0|  0|   2|           1|           1|
    |ap_condition_2738                        |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op161_call_state11          |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op161_call_state11_state10  |    or    |      0|  0|   2|           1|           1|
    |or_ln10_fu_281_p2                        |    or    |      0|  0|   2|           1|           1|
    |or_ln9_fu_293_p2                         |    or    |      0|  0|   2|           1|           1|
    |ap_return                                |  select  |      0|  0|  63|           1|          64|
    |select_ln67_fu_313_p3                    |  select  |      0|  0|  63|           1|          62|
    |x_2_fu_246_p3                            |  select  |      0|  0|  63|           1|          64|
    |ap_enable_pp0                            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln112_fu_324_p2                      |    xor   |      0|  0|  65|          64|          65|
    |xor_ln84_fu_236_p2                       |    xor   |      0|  0|  65|          64|          65|
    |xor_ln95_fu_303_p2                       |    xor   |      0|  0|  65|          64|          65|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 538|         341|         457|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_4_phi_fu_74_p10      |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter10_expx_reg_58       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter3_resultf_4_reg_70   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter49_expx_reg_58       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter96_resultf_4_reg_70  |  21|          4|   64|        256|
    |grp_fu_131_p0                           |  15|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         15|  384|        960|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+-----+-----+-----------+
    |                     Name                    |  FF | LUT | Bits| Const Bits|
    +---------------------------------------------+-----+-----+-----+-----------+
    |abst_in_reg_356                              |   63|    0|   64|          1|
    |and_ln75_reg_374                             |    1|    0|    1|          0|
    |ap_CS_fsm                                    |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95                     |    1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96                     |    1|    0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter10_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter11_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter11_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter12_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter12_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter13_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter13_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter14_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter14_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter15_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter15_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter16_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter16_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter17_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter17_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter18_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter18_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter19_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter19_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter1_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter20_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter20_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter21_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter21_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter22_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter22_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter23_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter23_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter24_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter24_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter25_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter25_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter26_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter26_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter27_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter27_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter28_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter28_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter29_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter29_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter2_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter30_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter30_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter31_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter31_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter32_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter32_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter33_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter33_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter34_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter34_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter35_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter35_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter36_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter36_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter37_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter37_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter38_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter38_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter39_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter39_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter3_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter40_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter40_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter41_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter41_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter42_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter42_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter43_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter43_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter44_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter44_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter45_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter45_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter46_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter46_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter47_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter47_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter48_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter48_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter49_expx_reg_58            |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter49_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter4_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter50_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter51_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter52_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter53_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter54_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter55_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter56_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter57_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter58_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter59_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter5_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter60_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter61_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter62_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter63_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter64_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter65_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter66_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter67_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter68_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter69_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter6_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter70_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter71_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter72_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter73_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter74_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter75_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter76_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter77_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter78_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter79_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter7_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter80_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter81_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter82_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter83_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter84_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter85_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter86_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter87_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter88_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter89_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter8_resultf_4_reg_70        |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter90_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter91_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter92_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter93_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter94_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter95_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter96_resultf_4_reg_70       |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_58             |   64|    0|   64|          0|
    |ap_phi_reg_pp0_iter9_resultf_4_reg_70        |   64|    0|   64|          0|
    |expx_reg_58                                  |   64|    0|   64|          0|
    |grp_exp_generic_double_s_fu_87_ap_start_reg  |    1|    0|    1|          0|
    |icmp_ln833_reg_366                           |    1|    0|    1|          0|
    |icmp_ln837_reg_378                           |    1|    0|    1|          0|
    |icmp_ln849_1_reg_387                         |    1|    0|    1|          0|
    |icmp_ln849_reg_370                           |    1|    0|    1|          0|
    |or_ln10_reg_414                              |    1|    0|    1|          0|
    |or_ln9_reg_418                               |    1|    0|    1|          0|
    |p_Result_96_reg_410                          |    1|    0|    1|          0|
    |p_Result_97_reg_351                          |   63|    0|   64|          1|
    |p_Result_s_reg_341                           |    1|    0|    1|          0|
    |reg_151                                      |   64|    0|   64|          0|
    |reg_156                                      |   64|    0|   64|          0|
    |resultf_2_reg_447                            |   64|    0|   64|          0|
    |resultf_reg_422                              |   64|    0|   64|          0|
    |tmp_15_reg_383                               |    1|    0|    1|          0|
    |tmp_1_reg_397                                |   64|    0|   64|          0|
    |tmp_V_reg_346                                |   11|    0|   11|          0|
    |tmp_i_285_reg_432                            |   64|    0|   64|          0|
    |tmp_i_reg_427                                |   64|    0|   64|          0|
    |x_2_reg_402                                  |   64|    0|   64|          0|
    |x_2_reg_402_pp0_iter9_reg                    |   64|    0|   64|          0|
    |xor_ln95_reg_437                             |   64|    0|   64|          0|
    |abst_in_reg_356                              |    4|    2|   64|          1|
    |and_ln75_reg_374                             |   64|  123|    1|          0|
    |expx_reg_58                                  |    3|    1|   64|          0|
    |icmp_ln833_reg_366                           |   64|  123|    1|          0|
    |icmp_ln837_reg_378                           |   64|  122|    1|          0|
    |icmp_ln849_1_reg_387                         |   64|  122|    1|          0|
    |icmp_ln849_reg_370                           |   64|  123|    1|          0|
    |or_ln10_reg_414                              |   64|   64|    1|          0|
    |or_ln9_reg_418                               |   64|   64|    1|          0|
    |p_Result_96_reg_410                          |   64|   64|    1|          0|
    |p_Result_s_reg_341                           |   64|  123|    1|          0|
    |reg_156                                      |    3|    1|   64|          0|
    |resultf_reg_422                              |    7|    3|   64|          0|
    |tmp_15_reg_383                               |   64|  122|    1|          0|
    +---------------------------------------------+-----+-----+-----+-----------+
    |Total                                        |10886| 1057|10497|          3|
    +---------------------------------------------+-----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | generic_tanh<double> | return value |
|t_in       |  in |   64|   ap_none  |         t_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 97


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 97
* Pipeline : 1
  Pipeline-0 : II = 1, D = 97, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%t_in_read = call double @_ssdm_op_Read.ap_auto.double(double %t_in) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57]   --->   Operation 98 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %t_in_read to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:61]   --->   Operation 99 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:61]   --->   Operation 100 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:61]   --->   Operation 101 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_V_18 = trunc i64 %p_Val2_s to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:61]   --->   Operation 102 'trunc' 'tmp_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %p_Val2_s to i63" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62]   --->   Operation 103 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_97 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %trunc_ln368)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62]   --->   Operation 104 'bitconcatenate' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%abst_in = bitcast i64 %p_Result_97 to double" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62]   --->   Operation 105 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.61ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:65]   --->   Operation 106 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln833, label %1, label %2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:65]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.61ns)   --->   "%icmp_ln849 = icmp ult i11 %tmp_V, 968" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:74]   --->   Operation 108 'icmp' 'icmp_ln849' <Predicate = (!icmp_ln833)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln849, label %._crit_edge56, label %3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:74]   --->   Operation 109 'br' <Predicate = (!icmp_ln833)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.61ns)   --->   "%icmp_ln833_1 = icmp eq i11 %tmp_V, 968" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 110 'icmp' 'icmp_ln833_1' <Predicate = (!icmp_ln833 & !icmp_ln849)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.98ns)   --->   "%icmp_ln833_2 = icmp eq i52 %tmp_V_18, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 111 'icmp' 'icmp_ln833_2' <Predicate = (!icmp_ln833 & !icmp_ln849)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.12ns)   --->   "%and_ln75 = and i1 %icmp_ln833_1, %icmp_ln833_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 112 'and' 'and_ln75' <Predicate = (!icmp_ln833 & !icmp_ln849)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %and_ln75, label %._crit_edge56, label %._crit_edge57" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 113 'br' <Predicate = (!icmp_ln833 & !icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (2.01ns)   --->   "%tmp_15 = fcmp olt double %abst_in, 2.200000e+01" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 114 'dcmp' 'tmp_15' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75)> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [8/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 115 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.98ns)   --->   "%icmp_ln837 = icmp eq i52 %tmp_V_18, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 116 'icmp' 'icmp_ln837' <Predicate = (icmp_ln833)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 117 [1/2] (2.01ns)   --->   "%tmp_15 = fcmp olt double %abst_in, 2.200000e+01" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 117 'dcmp' 'tmp_15' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75)> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.61ns)   --->   "%icmp_ln849_1 = icmp ult i11 %tmp_V, 1023" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83]   --->   Operation 118 'icmp' 'icmp_ln849_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.28ns)   --->   "%xor_ln84 = xor i64 %p_Result_97, -9223372036854775808" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 119 'xor' 'xor_ln84' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %xor_ln84 to double" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 120 'bitcast' 'bitcast_ln84' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.00>
ST_2 : Operation 121 [8/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 121 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [8/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 122 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [7/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 123 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 124 [1/1] (0.64ns)   --->   "br i1 %tmp_15, label %_ifconv, label %._crit_edge_ifconv" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 124 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75)> <Delay = 0.64>
ST_3 : Operation 125 [7/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 125 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [7/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 126 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [6/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 127 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 128 [6/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 128 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [6/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 129 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [5/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 130 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.90>
ST_5 : Operation 131 [5/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 131 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [5/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 132 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [4/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 133 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.90>
ST_6 : Operation 134 [4/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 134 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [4/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 135 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [3/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 136 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 137 [3/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 137 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [3/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 138 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [2/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 139 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.90>
ST_8 : Operation 140 [2/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 140 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [2/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 141 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/8] (1.90ns)   --->   "%tmp_1 = fadd double %abst_in, 1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 142 'dadd' 'tmp_1' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 143 [1/8] (1.90ns)   --->   "%x = fsub double %bitcast_ln84, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 143 'dsub' 'x' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/8] (1.90ns)   --->   "%x_1 = fadd double %abst_in, %abst_in" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 144 'dadd' 'x_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.41ns)   --->   "%x_2 = select i1 %icmp_ln849_1, double %x, double %x_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83]   --->   Operation 145 'select' 'x_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln849_1, label %5, label %6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:92]   --->   Operation 146 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.00>
ST_9 : Operation 147 [8/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 147 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%p_Val2_71 = bitcast double %x_2 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:8->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 148 'bitcast' 'p_Val2_71' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_96 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_71, i32 63)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:8->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 149 'bitselect' 'p_Result_96' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_V_19 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_71, i32 52, i32 62) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:8->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 150 'partselect' 'tmp_V_19' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %p_Result_96, label %4, label %.critedge.i" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 151 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp ugt i11 %tmp_V_19, 996" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:10->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 152 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.61ns)   --->   "%icmp_ln837_2 = icmp eq i11 %tmp_V_19, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:10->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 153 'icmp' 'icmp_ln837_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.12ns)   --->   "%or_ln10 = or i1 %icmp_ln10, %icmp_ln837_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:10->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 154 'or' 'or_ln10' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.60ns)   --->   "br i1 %or_ln10, label %._crit_edge44.i, label %expm1.exit" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:10->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 155 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96)> <Delay = 0.60>
ST_10 : Operation 156 [1/1] (0.61ns)   --->   "%icmp_ln9 = icmp ugt i11 %tmp_V_19, 995" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 156 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.61ns)   --->   "%icmp_ln837_1 = icmp eq i11 %tmp_V_19, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 157 'icmp' 'icmp_ln837_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln9 = or i1 %icmp_ln9, %icmp_ln837_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 158 'or' 'or_ln9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.60ns)   --->   "br i1 %or_ln9, label %._crit_edge44.i, label %expm1.exit" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 159 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96)> <Delay = 0.60>
ST_10 : Operation 160 [7/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 160 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 161 [30/30] (1.16ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 161 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 162 [6/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 162 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.42>
ST_12 : Operation 163 [29/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 163 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 164 [5/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 164 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.42>
ST_13 : Operation 165 [28/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 165 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 166 [4/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 166 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.42>
ST_14 : Operation 167 [27/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 167 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 168 [3/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 168 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.42>
ST_15 : Operation 169 [26/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 169 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 170 [2/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 170 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.42>
ST_16 : Operation 171 [25/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 171 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 172 [1/8] (2.32ns)   --->   "%resultf = fmul double %abst_in, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 172 'dmul' 'resultf' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 2.32> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.42>
ST_17 : Operation 173 [24/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 173 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 174 [23/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 174 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.42>
ST_19 : Operation 175 [22/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 175 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.42>
ST_20 : Operation 176 [21/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 176 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.42>
ST_21 : Operation 177 [20/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 177 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.42>
ST_22 : Operation 178 [19/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 178 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 179 [18/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 179 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.42>
ST_24 : Operation 180 [17/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 180 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.42>
ST_25 : Operation 181 [16/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 181 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.42>
ST_26 : Operation 182 [15/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 182 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.42>
ST_27 : Operation 183 [14/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 183 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.42>
ST_28 : Operation 184 [13/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 184 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.42>
ST_29 : Operation 185 [12/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 185 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.42>
ST_30 : Operation 186 [11/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 186 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 2.42>
ST_31 : Operation 187 [10/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 187 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 2.42>
ST_32 : Operation 188 [9/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 188 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.42>
ST_33 : Operation 189 [8/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 189 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 2.42>
ST_34 : Operation 190 [7/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 190 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 2.42>
ST_35 : Operation 191 [6/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 191 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.42>
ST_36 : Operation 192 [5/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 192 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 2.42>
ST_37 : Operation 193 [4/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 193 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 2.42>
ST_38 : Operation 194 [3/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 194 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 2.42>
ST_39 : Operation 195 [2/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 195 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 2.42>
ST_40 : Operation 196 [1/30] (2.42ns)   --->   "%tmp_i = call fastcc double @"exp_generic<double>"(double %x_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 196 'call' 'tmp_i' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 1.90>
ST_41 : Operation 197 [8/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 197 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.90>
ST_42 : Operation 198 [7/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 198 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.90>
ST_43 : Operation 199 [6/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 199 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.90>
ST_44 : Operation 200 [5/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 200 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.90>
ST_45 : Operation 201 [4/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 201 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.90>
ST_46 : Operation 202 [3/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 202 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.90>
ST_47 : Operation 203 [2/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 203 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.90>
ST_48 : Operation 204 [1/8] (1.90ns)   --->   "%tmp_i_285 = fadd double %tmp_i, -1.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 204 'dadd' 'tmp_i_285' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 0.60>
ST_49 : Operation 205 [1/1] (0.60ns)   --->   "br label %expm1.exit" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:11->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90]   --->   Operation 205 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & p_Result_96 & or_ln9) | (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !p_Result_96 & or_ln10)> <Delay = 0.60>

State 50 <SV = 49> <Delay = 1.90>
ST_50 : Operation 206 [1/1] (0.00ns)   --->   "%expx = phi double [ %tmp_i_285, %._crit_edge44.i ], [ %x_2, %4 ], [ %x_2, %.critedge.i ]"   --->   Operation 206 'phi' 'expx' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15)> <Delay = 0.00>
ST_50 : Operation 207 [8/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 207 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 208 [8/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 208 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.90>
ST_51 : Operation 209 [7/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 209 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 210 [7/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 210 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.90>
ST_52 : Operation 211 [6/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 211 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 212 [6/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 212 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.90>
ST_53 : Operation 213 [5/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 213 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 214 [5/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 214 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.90>
ST_54 : Operation 215 [4/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 215 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 216 [4/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 216 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.90>
ST_55 : Operation 217 [3/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 217 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 218 [3/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 218 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.90>
ST_56 : Operation 219 [2/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 219 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 220 [2/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 220 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.90>
ST_57 : Operation 221 [1/8] (1.90ns)   --->   "%tmp_9 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 221 'dadd' 'tmp_9' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln95 = bitcast double %expx to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 222 'bitcast' 'bitcast_ln95' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 0.00>
ST_57 : Operation 223 [1/1] (0.28ns)   --->   "%xor_ln95 = xor i64 %bitcast_ln95, -9223372036854775808" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 223 'xor' 'xor_ln95' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 224 [1/8] (1.90ns)   --->   "%tmp_7 = fadd double %expx, 2.000000e+00" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 224 'dadd' 'tmp_7' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.35>
ST_58 : Operation 225 [31/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 225 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln95_1 = bitcast i64 %xor_ln95 to double" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 226 'bitcast' 'bitcast_ln95_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 0.00>
ST_58 : Operation 227 [31/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 227 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.35>
ST_59 : Operation 228 [30/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 228 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 229 [30/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 229 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.35>
ST_60 : Operation 230 [29/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 230 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 231 [29/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 231 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.35>
ST_61 : Operation 232 [28/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 232 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 233 [28/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 233 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.35>
ST_62 : Operation 234 [27/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 234 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 235 [27/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 235 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.35>
ST_63 : Operation 236 [26/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 236 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 237 [26/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 237 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.35>
ST_64 : Operation 238 [25/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 238 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 239 [25/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 239 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.35>
ST_65 : Operation 240 [24/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 240 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 241 [24/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 241 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.35>
ST_66 : Operation 242 [23/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 242 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 243 [23/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 243 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.35>
ST_67 : Operation 244 [22/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 244 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 245 [22/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 245 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.35>
ST_68 : Operation 246 [21/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 246 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 247 [21/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 247 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.35>
ST_69 : Operation 248 [20/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 248 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 249 [20/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 249 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.35>
ST_70 : Operation 250 [19/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 250 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 251 [19/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 251 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.35>
ST_71 : Operation 252 [18/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 252 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 253 [18/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 253 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.35>
ST_72 : Operation 254 [17/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 254 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 255 [17/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 255 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.35>
ST_73 : Operation 256 [16/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 256 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 257 [16/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 257 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.35>
ST_74 : Operation 258 [15/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 258 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 259 [15/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 259 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.35>
ST_75 : Operation 260 [14/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 260 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 261 [14/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 261 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.35>
ST_76 : Operation 262 [13/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 262 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 263 [13/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 263 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.35>
ST_77 : Operation 264 [12/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 264 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 265 [12/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 265 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.35>
ST_78 : Operation 266 [11/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 266 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 267 [11/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 267 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.35>
ST_79 : Operation 268 [10/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 268 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 269 [10/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 269 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.35>
ST_80 : Operation 270 [9/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 270 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 271 [9/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 271 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.35>
ST_81 : Operation 272 [8/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 272 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 273 [8/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 273 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.35>
ST_82 : Operation 274 [7/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 274 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 275 [7/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 275 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.35>
ST_83 : Operation 276 [6/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 276 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 277 [6/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 277 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.35>
ST_84 : Operation 278 [5/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 278 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 279 [5/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 279 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.35>
ST_85 : Operation 280 [4/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 280 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 281 [4/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 281 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.35>
ST_86 : Operation 282 [3/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 282 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 283 [3/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 283 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.35>
ST_87 : Operation 284 [2/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 284 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 285 [2/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 285 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.35>
ST_88 : Operation 286 [1/31] (2.35ns)   --->   "%tmp_s = fdiv double 2.000000e+00, %tmp_9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 286 'ddiv' 'tmp_s' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 287 [1/31] (2.35ns)   --->   "%resultf_1 = fdiv double %bitcast_ln95_1, %tmp_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 287 'ddiv' 'resultf_1' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.90>
ST_89 : Operation 288 [8/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 288 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.90>
ST_90 : Operation 289 [7/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 289 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.90>
ST_91 : Operation 290 [6/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 290 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.90>
ST_92 : Operation 291 [5/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 291 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.90>
ST_93 : Operation 292 [4/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 292 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.90>
ST_94 : Operation 293 [3/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 293 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.90>
ST_95 : Operation 294 [2/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 294 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.90>
ST_96 : Operation 295 [1/8] (1.90ns)   --->   "%resultf_2 = fsub double 1.000000e+00, %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 295 'dsub' 'resultf_2' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 296 [1/1] (0.64ns)   --->   "br label %._crit_edge_ifconv" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:96]   --->   Operation 296 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & icmp_ln849_1)> <Delay = 0.64>
ST_96 : Operation 297 [1/1] (0.64ns)   --->   "br label %._crit_edge_ifconv" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:79]   --->   Operation 297 'br' <Predicate = (!icmp_ln833 & and_ln75) | (!icmp_ln833 & icmp_ln849)> <Delay = 0.64>
ST_96 : Operation 298 [1/1] (0.41ns)   --->   "%select_ln67 = select i1 %icmp_ln837, double 1.000000e+00, double 0x7FFFFFFFFFFFFFFF" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 298 'select' 'select_ln67' <Predicate = (icmp_ln833)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 299 [1/1] (0.64ns)   --->   "br label %._crit_edge_ifconv" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 299 'br' <Predicate = (icmp_ln833)> <Delay = 0.64>

State 97 <SV = 96> <Delay = 1.05>
ST_97 : Operation 300 [1/1] (0.64ns)   --->   "br label %._crit_edge_ifconv"   --->   Operation 300 'br' <Predicate = (!icmp_ln833 & !icmp_ln849 & !and_ln75 & tmp_15 & !icmp_ln849_1)> <Delay = 0.64>
ST_97 : Operation 301 [1/1] (0.00ns)   --->   "%resultf_4 = phi double [ %resultf, %._crit_edge56 ], [ %resultf_1, %5 ], [ %resultf_2, %6 ], [ 1.000000e+00, %._crit_edge57 ], [ %select_ln67, %1 ]"   --->   Operation 301 'phi' 'resultf_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln775)   --->   "%bitcast_ln112 = bitcast double %resultf_4 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 302 'bitcast' 'bitcast_ln112' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_97 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln775)   --->   "%xor_ln112 = xor i64 %bitcast_ln112, -9223372036854775808" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 303 'xor' 'xor_ln112' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln775)   --->   "%bitcast_ln112_1 = bitcast i64 %xor_ln112 to double" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 304 'bitcast' 'bitcast_ln112_1' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_97 : Operation 305 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln775 = select i1 %p_Result_s, double %bitcast_ln112_1, double %resultf_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:61]   --->   Operation 305 'select' 'select_ln775' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 306 [1/1] (0.00ns)   --->   "ret double %select_ln775" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114]   --->   Operation 306 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read       (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s        (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s      (bitselect     ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_V           (partselect    ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_18        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368     (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_97     (bitconcatenate) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abst_in         (bitcast       ) [ 01111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln833      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln65         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln849      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln74         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln833_1    (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln833_2    (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln75        (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln75         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln837      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_15          (dcmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln849_1    (icmp          ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln84        (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln84    (bitcast       ) [ 01011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln80         (br            ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_1           (dadd          ) [ 01000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x               (dsub          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1             (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_2             (select        ) [ 01000000001111111111111111111111111111111111111111100000000000000000000000000000000000000000000000]
br_ln92         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_71       (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_96     (bitselect     ) [ 01000000001111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
tmp_V_19        (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9          (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln10       (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln837_2    (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln10         (or            ) [ 01000000000111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
br_ln10         (br            ) [ 01000000001111111111111111111111111111111111111111100000000000000000000000000000000000000000000000]
icmp_ln9        (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln837_1    (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln9          (or            ) [ 01000000000111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
br_ln9          (br            ) [ 01000000001111111111111111111111111111111111111111100000000000000000000000000000000000000000000000]
resultf         (dmul          ) [ 01010000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_i           (call          ) [ 01000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000]
tmp_i_285       (dadd          ) [ 01000000001000000000000000000000000000000000000001100000000000000000000000000000000000000000000000]
br_ln11         (br            ) [ 01000000001000000000000000000000000000000000000001100000000000000000000000000000000000000000000000]
expx            (phi           ) [ 01000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000]
tmp_9           (dadd          ) [ 01000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000]
bitcast_ln95    (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln95        (xor           ) [ 01000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
tmp_7           (dadd          ) [ 01000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000]
bitcast_ln95_1  (bitcast       ) [ 01000000000000000000000000000000000000000000000000000000000111111111111111111111111111111000000000]
tmp_s           (ddiv          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110]
resultf_1       (ddiv          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
resultf_2       (dsub          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln96         (br            ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln79         (br            ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
select_ln67     (select        ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln67         (br            ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln0          (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_4       (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
bitcast_ln112   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln112       (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112_1 (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln775    (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln114       (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="t_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="expx_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="1"/>
<pin id="60" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="expx_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="2"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="64" slack="41"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="4" bw="64" slack="41"/>
<pin id="67" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/50 "/>
</bind>
</comp>

<comp id="70" class="1005" name="resultf_4_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="94"/>
<pin id="72" dir="1" index="1" bw="64" slack="94"/>
</pin_list>
<bind>
<opset="resultf_4 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="resultf_4_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="81"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="64" slack="9"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="64" slack="1"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="64" slack="94"/>
<pin id="82" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="8" bw="64" slack="1"/>
<pin id="84" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_4/97 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_exp_generic_double_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="2"/>
<pin id="90" dir="0" index="2" bw="58" slack="0"/>
<pin id="91" dir="0" index="3" bw="26" slack="0"/>
<pin id="92" dir="0" index="4" bw="42" slack="0"/>
<pin id="93" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="1"/>
<pin id="106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_i_285/41 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_9/50 tmp_7/50 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="1"/>
<pin id="125" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="resultf_2/89 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="8"/>
<pin id="129" dir="0" index="1" bw="64" slack="1"/>
<pin id="130" dir="1" index="2" bw="64" slack="81"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="resultf/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_s/58 resultf_1/58 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="52" slack="0"/>
<pin id="143" dir="0" index="1" bw="52" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_2/1 icmp_ln837/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837_2/10 icmp_ln837_1/10 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_7 "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s resultf_1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="96"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_V_18_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_18/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln368_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Result_97_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="63" slack="0"/>
<pin id="197" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_97/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="abst_in_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln833_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln849_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln833_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="11" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln75_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln849_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="1"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln84_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln84/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="bitcast_ln84_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="x_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="7"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="0" index="2" bw="64" slack="0"/>
<pin id="250" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_2/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Val2_71_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_71/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Result_96_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_96/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_V_19_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_19/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln10_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln10_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln9_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln95_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="7"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95/57 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln95_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/57 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bitcast_ln95_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95_1/58 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln67_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="95"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="64" slack="0"/>
<pin id="317" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/96 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bitcast_ln112_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/97 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xor_ln112_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/97 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln112_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/97 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln775_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="96"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="0"/>
<pin id="338" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln775/97 "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_Result_s_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="96"/>
<pin id="343" dir="1" index="1" bw="1" slack="96"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_V_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_Result_97_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_97 "/>
</bind>
</comp>

<comp id="356" class="1005" name="abst_in_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln833_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln833 "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln849_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln849 "/>
</bind>
</comp>

<comp id="374" class="1005" name="and_ln75_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln837_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="95"/>
<pin id="380" dir="1" index="1" bw="1" slack="95"/>
</pin_list>
<bind>
<opset="icmp_ln837 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_15_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln849_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="7"/>
<pin id="389" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln849_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="bitcast_ln84_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="x_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_Result_96_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_96 "/>
</bind>
</comp>

<comp id="414" class="1005" name="or_ln10_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln10 "/>
</bind>
</comp>

<comp id="418" class="1005" name="or_ln9_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln9 "/>
</bind>
</comp>

<comp id="422" class="1005" name="resultf_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="81"/>
<pin id="424" dir="1" index="1" bw="64" slack="81"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_i_285_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="2"/>
<pin id="434" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_285 "/>
</bind>
</comp>

<comp id="437" class="1005" name="xor_ln95_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln95 "/>
</bind>
</comp>

<comp id="442" class="1005" name="bitcast_ln95_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln95_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="resultf_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="resultf_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="select_ln67_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="61" pin="6"/><net_sink comp="58" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="70" pin="1"/><net_sink comp="74" pin=6"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="61" pin="6"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="116" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="159"><net_src comp="131" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="162" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="162" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="192"><net_src comp="162" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="211"><net_src comp="174" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="174" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="174" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="141" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="251"><net_src comp="103" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="107" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="274"><net_src comp="264" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="279"><net_src comp="264" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="146" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="264" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="146" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="58" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="74" pin="10"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="74" pin="10"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="166" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="174" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="354"><net_src comp="193" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="359"><net_src comp="201" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="369"><net_src comp="207" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="213" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="225" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="141" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="386"><net_src comp="136" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="231" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="395"><net_src comp="241" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="400"><net_src comp="98" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="405"><net_src comp="246" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="61" pin=4"/></net>

<net id="413"><net_src comp="256" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="281" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="293" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="127" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="430"><net_src comp="87" pin="5"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="435"><net_src comp="111" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="440"><net_src comp="303" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="445"><net_src comp="309" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="450"><net_src comp="122" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="455"><net_src comp="313" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="74" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: generic_tanh<double> : t_in | {1 }
	Port: generic_tanh<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {32 33 }
	Port: generic_tanh<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
	Port: generic_tanh<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {26 27 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_V : 1
		tmp_V_18 : 1
		trunc_ln368 : 1
		p_Result_97 : 2
		abst_in : 3
		icmp_ln833 : 2
		br_ln65 : 3
		icmp_ln849 : 2
		br_ln74 : 3
		icmp_ln833_1 : 2
		icmp_ln833_2 : 2
		and_ln75 : 3
		br_ln75 : 3
		tmp_15 : 4
		tmp_1 : 4
		icmp_ln837 : 2
	State 2
		x : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		x_2 : 1
	State 10
		p_Result_96 : 1
		tmp_V_19 : 1
		br_ln9 : 2
		icmp_ln10 : 2
		icmp_ln837_2 : 2
		or_ln10 : 3
		br_ln10 : 3
		icmp_ln9 : 2
		icmp_ln837_1 : 2
		or_ln9 : 3
		br_ln9 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		tmp_9 : 1
		tmp_7 : 1
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		xor_ln95 : 1
	State 58
		resultf_1 : 1
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
		resultf_4 : 1
		bitcast_ln112 : 2
		xor_ln112 : 3
		bitcast_ln112_1 : 3
		select_ln775 : 4
		ret_ln114 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |            grp_fu_98           |    3    |    0    |   685   |   635   |
|          |           grp_fu_103           |    3    |    0    |   685   |   635   |
|   dadd   |           grp_fu_107           |    3    |    0    |   685   |   635   |
|          |           grp_fu_111           |    3    |    0    |   685   |   635   |
|          |           grp_fu_116           |    3    |    0    |   685   |   635   |
|          |           grp_fu_122           |    3    |    0    |   685   |   635   |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_131           |    0    |    0    |   3210  |   3194  |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_87 |    24   | 7.25025 |   2886  |   2897  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_127           |    8    |    0    |   388   |   127   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_136           |    0    |    0    |   130   |    84   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         xor_ln84_fu_236        |    0    |    0    |    0    |    64   |
|    xor   |         xor_ln95_fu_303        |    0    |    0    |    0    |    64   |
|          |        xor_ln112_fu_324        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_2_fu_246           |    0    |    0    |    0    |    63   |
|  select  |       select_ln67_fu_313       |    0    |    0    |    0    |    63   |
|          |       select_ln775_fu_334      |    0    |    0    |    0    |    63   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_141           |    0    |    0    |    0    |    29   |
|          |           grp_fu_146           |    0    |    0    |    0    |    13   |
|          |        icmp_ln833_fu_207       |    0    |    0    |    0    |    13   |
|   icmp   |        icmp_ln849_fu_213       |    0    |    0    |    0    |    13   |
|          |       icmp_ln833_1_fu_219      |    0    |    0    |    0    |    13   |
|          |       icmp_ln849_1_fu_231      |    0    |    0    |    0    |    13   |
|          |        icmp_ln10_fu_275        |    0    |    0    |    0    |    13   |
|          |         icmp_ln9_fu_287        |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|    or    |         or_ln10_fu_281         |    0    |    0    |    0    |    2    |
|          |          or_ln9_fu_293         |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln75_fu_225        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_s_fu_166       |    0    |    0    |    0    |    0    |
|          |       p_Result_96_fu_256       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|          tmp_V_fu_174          |    0    |    0    |    0    |    0    |
|          |         tmp_V_19_fu_264        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |         tmp_V_18_fu_184        |    0    |    0    |    0    |    0    |
|          |       trunc_ln368_fu_189       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|       p_Result_97_fu_193       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    50   | 7.25025 |  10724  |  10619  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_356   |   64   |
|   and_ln75_reg_374   |    1   |
| bitcast_ln84_reg_392 |   64   |
|bitcast_ln95_1_reg_442|   64   |
|      expx_reg_58     |   64   |
|  icmp_ln833_reg_366  |    1   |
|  icmp_ln837_reg_378  |    1   |
| icmp_ln849_1_reg_387 |    1   |
|  icmp_ln849_reg_370  |    1   |
|    or_ln10_reg_414   |    1   |
|    or_ln9_reg_418    |    1   |
|  p_Result_96_reg_410 |    1   |
|  p_Result_97_reg_351 |   64   |
|  p_Result_s_reg_341  |    1   |
|        reg_151       |   64   |
|        reg_156       |   64   |
|   resultf_2_reg_447  |   64   |
|   resultf_4_reg_70   |   64   |
|    resultf_reg_422   |   64   |
|  select_ln67_reg_452 |   64   |
|    tmp_15_reg_383    |    1   |
|     tmp_1_reg_397    |   64   |
|     tmp_V_reg_346    |   11   |
|   tmp_i_285_reg_432  |   64   |
|     tmp_i_reg_427    |   64   |
|      x_2_reg_402     |   64   |
|   xor_ln95_reg_437   |   64   |
+----------------------+--------+
|         Total        |  1045  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_98 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_103 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_131 |  p0  |   3  |  64  |   192  ||    15   |
| grp_fu_136 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   576  || 2.42625 ||    42   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   50   |    7   |  10724 |  10619 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   42   |
|  Register |    -   |    -   |  1045  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   50   |    9   |  11769 |  10661 |
+-----------+--------+--------+--------+--------+
