

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x1'
================================================================
* Date:           Fri Sep 16 05:58:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1081625|  1081625|  3.605 ms|  3.605 ms|  1081625|  1081625|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- nondf_kernel_cov_x1_loop_1                                                        |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_2                                                       |      192|      192|         3|          -|          -|      64|        no|
        |- nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4                             |     4099|     4099|         5|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6                             |     4099|     4099|         5|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9  |  1048587|  1048587|        16|          4|          4|  262144|       yes|
        |- nondf_kernel_cov_x1_loop_10                                                       |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_11                                                      |      192|      192|         3|          -|          -|      64|        no|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 4, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 3
  Pipeline-0 : II = 1, D = 5, States = { 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 5, States = { 12 13 14 15 16 }
  Pipeline-2 : II = 4, D = 16, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 17 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 34 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 18 
34 --> 35 
35 --> 36 
36 --> 37 35 
37 --> 38 
38 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:69]   --->   Operation 39 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:70]   --->   Operation 40 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:71]   --->   Operation 41 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln69 = specmemcore void @_ssdm_op_SpecMemCore, i118 %mean_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:69]   --->   Operation 42 'specmemcore' 'specmemcore_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i128 %data_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:70]   --->   Operation 43 'specmemcore' 'specmemcore_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i119 %cov_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:71]   --->   Operation 44 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln73 = br void" [./dut.cpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln73, void, i7 0, void" [./dut.cpp:73]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln73 = add i7 %i, i7 1" [./dut.cpp:73]   --->   Operation 47 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %i" [./dut.cpp:75]   --->   Operation 48 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln75, i6 0" [./dut.cpp:73]   --->   Operation 49 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.59ns)   --->   "%icmp_ln73 = icmp_eq  i7 %i, i7 64" [./dut.cpp:73]   --->   Operation 50 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split20, void %.preheader2.preheader.preheader" [./dut.cpp:73]   --->   Operation 52 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./dut.cpp:68]   --->   Operation 53 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln74 = br void" [./dut.cpp:74]   --->   Operation 54 'br' 'br_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader2.preheader" [./dut.cpp:68]   --->   Operation 55 'br' 'br_ln68' <Predicate = (icmp_ln73)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln74, void %.split18, i7 0, void %.split20" [./dut.cpp:74]   --->   Operation 56 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln74 = add i7 %j_1, i7 1" [./dut.cpp:74]   --->   Operation 57 'add' 'add_ln74' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %j_1" [./dut.cpp:75]   --->   Operation 58 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.74ns)   --->   "%add_ln75 = add i12 %tmp_cast, i12 %zext_ln75" [./dut.cpp:75]   --->   Operation 59 'add' 'add_ln75' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i12 %add_ln75" [./dut.cpp:75]   --->   Operation 60 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln75_1" [./dut.cpp:75]   --->   Operation 61 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.59ns)   --->   "%icmp_ln74 = icmp_eq  i7 %j_1, i7 64" [./dut.cpp:74]   --->   Operation 62 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split18, void" [./dut.cpp:74]   --->   Operation 64 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i128 %xout, i64 0, i64 %zext_ln75_1"   --->   Operation 65 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 66 'load' 'xout_load' <Predicate = (!icmp_ln74)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 68 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 68 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_292" [./dut.cpp:68]   --->   Operation 69 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln75 = store i128 %xout_load, i12 %data_V_addr" [./dut.cpp:75]   --->   Operation 70 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.21>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 %add_ln79_1, void %ifFalse, i13 0, void %.preheader2.preheader.preheader" [./dut.cpp:79]   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i7 %select_ln79_2, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:79]   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln82, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:82]   --->   Operation 74 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%add_i3113 = phi i128 %add_ln691, void %ifFalse, i128 0, void %.preheader2.preheader.preheader"   --->   Operation 75 'phi' 'add_i3113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.75ns)   --->   "%add_ln79_1 = add i13 %indvar_flatten, i13 1" [./dut.cpp:79]   --->   Operation 76 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.64ns)   --->   "%icmp_ln79 = icmp_eq  i13 %indvar_flatten, i13 4096" [./dut.cpp:79]   --->   Operation 77 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.preheader2, void %.preheader1.preheader.preheader" [./dut.cpp:79]   --->   Operation 78 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln79 = add i7 %j, i7 1" [./dut.cpp:79]   --->   Operation 79 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.59ns)   --->   "%icmp_ln82 = icmp_eq  i7 %i_2, i7 64" [./dut.cpp:82]   --->   Operation 80 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.30ns)   --->   "%select_ln79 = select i1 %icmp_ln82, i7 0, i7 %i_2" [./dut.cpp:79]   --->   Operation 81 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.30ns)   --->   "%select_ln79_2 = select i1 %icmp_ln82, i7 %add_ln79, i7 %j" [./dut.cpp:79]   --->   Operation 82 'select' 'select_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %select_ln79"   --->   Operation 83 'trunc' 'trunc_ln691' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %select_ln79, i7 1" [./dut.cpp:82]   --->   Operation 84 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln82_1 = icmp_eq  i7 %add_ln82, i7 64" [./dut.cpp:82]   --->   Operation 85 'icmp' 'icmp_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %ifFalse, void %ifTrue" [./dut.cpp:82]   --->   Operation 86 'br' 'br_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.97>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i7 %select_ln79_2"   --->   Operation 88 'zext' 'zext_ln691' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 89 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln691_2 = add i12 %tmp_3_cast, i12 %zext_ln691"   --->   Operation 90 'add' 'add_ln691_2' <Predicate = (!icmp_ln79)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i12 %add_ln691_2"   --->   Operation 91 'zext' 'zext_ln691_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691_1"   --->   Operation 92 'getelementptr' 'data_V_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (1.23ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 93 'load' 'data_V_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 8 <SV = 4> <Delay = 1.23>
ST_8 : Operation 94 [1/2] (1.23ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 94 'load' 'data_V_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.49>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln691)   --->   "%select_ln79_1 = select i1 %icmp_ln82, i128 0, i128 %add_i3113" [./dut.cpp:79]   --->   Operation 95 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (1.49ns) (out node of the LUT)   --->   "%add_ln691 = add i128 %data_V_load, i128 %select_ln79_1"   --->   Operation 96 'add' 'add_ln691' <Predicate = (!icmp_ln79)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.20>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i7 %select_ln79_2" [./dut.cpp:79]   --->   Operation 99 'zext' 'zext_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:68]   --->   Operation 100 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [./dut.cpp:68]   --->   Operation 101 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_ln691, i32 10, i32 127"   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = (icmp_ln82_1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln79" [./dut.cpp:81]   --->   Operation 103 'getelementptr' 'mean_V_addr' <Predicate = (icmp_ln82_1)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.20ns)   --->   "%store_ln693 = store i118 %trunc_ln, i6 %mean_V_addr"   --->   Operation 104 'store' 'store_ln693' <Predicate = (icmp_ln82_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln82_1)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.38>
ST_11 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader1.preheader" [./dut.cpp:68]   --->   Operation 106 'br' 'br_ln68' <Predicate = true> <Delay = 0.38>

State 12 <SV = 4> <Delay = 1.61>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i13 %add_ln87_1, void %.preheader1, i13 0, void %.preheader1.preheader.preheader" [./dut.cpp:87]   --->   Operation 107 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %select_ln87_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:87]   --->   Operation 108 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln88, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:88]   --->   Operation 109 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.75ns)   --->   "%add_ln87_1 = add i13 %indvar_flatten8, i13 1" [./dut.cpp:87]   --->   Operation 110 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.64ns)   --->   "%icmp_ln87 = icmp_eq  i13 %indvar_flatten8, i13 4096" [./dut.cpp:87]   --->   Operation 111 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.preheader1, void %.preheader25.preheader.preheader" [./dut.cpp:87]   --->   Operation 112 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln87 = add i7 %i_1, i7 1" [./dut.cpp:87]   --->   Operation 113 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.59ns)   --->   "%icmp_ln88 = icmp_eq  i7 %j_2, i7 64" [./dut.cpp:88]   --->   Operation 114 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.30ns)   --->   "%select_ln87 = select i1 %icmp_ln88, i7 0, i7 %j_2" [./dut.cpp:87]   --->   Operation 115 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.30ns)   --->   "%select_ln87_1 = select i1 %icmp_ln88, i7 %add_ln87, i7 %i_1" [./dut.cpp:87]   --->   Operation 116 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %select_ln87_1"   --->   Operation 117 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.70ns)   --->   "%add_ln88 = add i7 %select_ln87, i7 1" [./dut.cpp:88]   --->   Operation 118 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 1.97>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:88]   --->   Operation 119 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %select_ln87" [./dut.cpp:88]   --->   Operation 120 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %select_ln87"   --->   Operation 121 'zext' 'zext_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_4_cast, i12 %zext_ln692"   --->   Operation 122 'add' 'add_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i12 %add_ln692"   --->   Operation 123 'zext' 'zext_ln692_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_1"   --->   Operation 124 'getelementptr' 'data_V_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%mean_V_addr_1 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln88"   --->   Operation 125 'getelementptr' 'mean_V_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 126 'load' 'mean_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_13 : Operation 127 [2/2] (1.23ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 127 'load' 'data_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 14 <SV = 6> <Delay = 1.23>
ST_14 : Operation 128 [1/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 128 'load' 'mean_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_14 : Operation 129 [1/2] (1.23ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 129 'load' 'data_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 15 <SV = 7> <Delay = 1.49>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 130 'zext' 'mean_V_load_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %data_V_load_1, i128 %mean_V_load_cast"   --->   Operation 131 'sub' 'sub_ln692' <Predicate = (!icmp_ln87)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 1.23>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:68]   --->   Operation 134 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1658" [./dut.cpp:68]   --->   Operation 135 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_2"   --->   Operation 136 'store' 'store_ln692' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.38>
ST_17 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader25.preheader" [./dut.cpp:68]   --->   Operation 138 'br' 'br_ln68' <Predicate = true> <Delay = 0.38>

State 18 <SV = 6> <Delay = 1.97>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i19 %add_ln91_1, void %ifFalse13, i19 0, void %.preheader25.preheader.preheader" [./dut.cpp:91]   --->   Operation 139 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %select_ln91_1, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:91]   --->   Operation 140 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i14 %select_ln92_3, void %ifFalse13, i14 0, void %.preheader25.preheader.preheader" [./dut.cpp:92]   --->   Operation 141 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %select_ln92_2, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:92]   --->   Operation 142 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln95, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:95]   --->   Operation 143 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.71ns)   --->   "%icmp_ln91 = icmp_eq  i19 %indvar_flatten36, i19 262144" [./dut.cpp:91]   --->   Operation 144 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.preheader25, void %.preheader.preheader" [./dut.cpp:91]   --->   Operation 145 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln91 = add i7 %i_3, i7 1" [./dut.cpp:91]   --->   Operation 146 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.65ns)   --->   "%icmp_ln92 = icmp_eq  i14 %indvar_flatten21, i14 4096" [./dut.cpp:92]   --->   Operation 147 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.30ns)   --->   "%select_ln91 = select i1 %icmp_ln92, i7 0, i7 %j_3" [./dut.cpp:91]   --->   Operation 148 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.30ns)   --->   "%select_ln91_1 = select i1 %icmp_ln92, i7 %add_ln91, i7 %i_3" [./dut.cpp:91]   --->   Operation 149 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %select_ln91_1" [./dut.cpp:94]   --->   Operation 150 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%xor_ln91 = xor i1 %icmp_ln92, i1 1" [./dut.cpp:91]   --->   Operation 151 'xor' 'xor_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp_eq  i7 %k, i7 64" [./dut.cpp:95]   --->   Operation 152 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln95, i1 %xor_ln91" [./dut.cpp:91]   --->   Operation 153 'and' 'and_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.70ns)   --->   "%add_ln92 = add i7 %select_ln91, i7 1" [./dut.cpp:92]   --->   Operation 154 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln92 = or i1 %and_ln91, i1 %icmp_ln92" [./dut.cpp:92]   --->   Operation 155 'or' 'or_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.30ns)   --->   "%select_ln92 = select i1 %or_ln92, i7 0, i7 %k" [./dut.cpp:92]   --->   Operation 156 'select' 'select_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.30ns)   --->   "%select_ln92_2 = select i1 %and_ln91, i7 %add_ln92, i7 %select_ln91" [./dut.cpp:92]   --->   Operation 157 'select' 'select_ln92_2' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %select_ln92_2" [./dut.cpp:98]   --->   Operation 158 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %select_ln92"   --->   Operation 159 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.76ns)   --->   "%add_ln92_1 = add i14 %indvar_flatten21, i14 1" [./dut.cpp:92]   --->   Operation 160 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.34ns)   --->   "%select_ln92_3 = select i1 %icmp_ln92, i14 1, i14 %add_ln92_1" [./dut.cpp:92]   --->   Operation 161 'select' 'select_ln92_3' <Predicate = (!icmp_ln91)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25.preheader"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 1.97>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %select_ln91_1" [./dut.cpp:94]   --->   Operation 163 'zext' 'zext_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln94, i6 0" [./dut.cpp:92]   --->   Operation 164 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i7 %select_ln92_2" [./dut.cpp:98]   --->   Operation 165 'zext' 'zext_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln98, i6 0" [./dut.cpp:98]   --->   Operation 166 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.74ns)   --->   "%add_ln98 = add i12 %tmp_7_cast, i12 %zext_ln94" [./dut.cpp:98]   --->   Operation 167 'add' 'add_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.74ns)   --->   "%add_ln94 = add i12 %tmp_5_cast, i12 %zext_ln98" [./dut.cpp:94]   --->   Operation 168 'add' 'add_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 169 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_8_cast, i12 %zext_ln94"   --->   Operation 170 'add' 'add_ln215' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 171 'zext' 'zext_ln215' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 172 'getelementptr' 'data_V_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.74ns)   --->   "%add_ln215_1 = add i12 %tmp_8_cast, i12 %zext_ln98"   --->   Operation 173 'add' 'add_ln215_1' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %add_ln215_1"   --->   Operation 174 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_1"   --->   Operation 175 'getelementptr' 'data_V_addr_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 176 [2/2] (1.23ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 176 'load' 'data_V_load_2' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_19 : Operation 177 [2/2] (1.23ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 177 'load' 'data_V_load_3' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_19 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln95 = add i7 %select_ln92, i7 1" [./dut.cpp:95]   --->   Operation 178 'add' 'add_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.59ns)   --->   "%icmp_ln95_1 = icmp_eq  i7 %add_ln95, i7 64" [./dut.cpp:95]   --->   Operation 179 'icmp' 'icmp_ln95_1' <Predicate = (!icmp_ln91)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_1, void %ifFalse13, void %ifTrue12" [./dut.cpp:95]   --->   Operation 180 'br' 'br_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.23>
ST_20 : Operation 181 [1/2] (1.23ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 181 'load' 'data_V_load_2' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_20 : Operation 182 [1/2] (1.23ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 182 'load' 'data_V_load_3' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 21 <SV = 9> <Delay = 2.15>
ST_21 : Operation 183 [1/1] (0.80ns)   --->   "%add_ln91_1 = add i19 %indvar_flatten36, i19 1" [./dut.cpp:91]   --->   Operation 183 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 184 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 2.15>
ST_22 : Operation 185 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 185 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 2.15>
ST_23 : Operation 186 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 186 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 2.15>
ST_24 : Operation 187 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 187 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 2.15>
ST_25 : Operation 188 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 188 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 1.49>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%conv3_i2112 = phi i128 %add_ln691_1, void %ifFalse13, i128 0, void %.preheader25.preheader.preheader"   --->   Operation 189 'phi' 'conv3_i2112' <Predicate = (!or_ln92)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 192 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln691_1)   --->   "%select_ln92_1 = select i1 %or_ln92, i128 0, i128 %conv3_i2112" [./dut.cpp:92]   --->   Operation 193 'select' 'select_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i12 %add_ln98" [./dut.cpp:98]   --->   Operation 194 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln98_1" [./dut.cpp:98]   --->   Operation 195 'getelementptr' 'cov_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i12 %add_ln94" [./dut.cpp:94]   --->   Operation 196 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%cov_V_addr_2 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln94_1" [./dut.cpp:94]   --->   Operation 197 'getelementptr' 'cov_V_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:68]   --->   Operation 198 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1190" [./dut.cpp:68]   --->   Operation 199 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (1.49ns) (out node of the LUT)   --->   "%add_ln691_1 = add i128 %mul_ln691, i128 %select_ln92_1"   --->   Operation 200 'add' 'add_ln691_1' <Predicate = (!icmp_ln91)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 2.15>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %add_ln691_1"   --->   Operation 201 'zext' 'zext_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 0.00>
ST_27 : Operation 202 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 202 'mul' 'mul_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 2.15>
ST_28 : Operation 203 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 203 'mul' 'mul_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 2.15>
ST_29 : Operation 204 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 204 'mul' 'mul_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 2.15>
ST_30 : Operation 205 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 205 'mul' 'mul_ln693' <Predicate = (icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 2.15>
ST_31 : Operation 206 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 206 'mul' 'mul_ln693' <Predicate = (icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln693_1 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 207 'partselect' 'trunc_ln693_1' <Predicate = (icmp_ln95_1)> <Delay = 0.00>

State 32 <SV = 20> <Delay = 1.23>
ST_32 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln693 = store i119 %trunc_ln693_1, i12 %cov_V_addr_2"   --->   Operation 208 'store' 'store_ln693' <Predicate = (icmp_ln95_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 33 <SV = 21> <Delay = 1.23>
ST_33 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln98 = store i119 %trunc_ln693_1, i12 %cov_V_addr" [./dut.cpp:98]   --->   Operation 209 'store' 'store_ln98' <Predicate = (icmp_ln95_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse13"   --->   Operation 210 'br' 'br_ln0' <Predicate = (icmp_ln95_1)> <Delay = 0.00>

State 34 <SV = 15> <Delay = 0.38>
ST_34 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 211 'br' 'br_ln208' <Predicate = true> <Delay = 0.38>

State 35 <SV = 16> <Delay = 0.70>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln101, void, i7 0, void %.preheader.preheader" [./dut.cpp:101]   --->   Operation 212 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %i_4, i7 1" [./dut.cpp:101]   --->   Operation 213 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i7 %i_4"   --->   Operation 214 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208, i6 0" [./dut.cpp:101]   --->   Operation 215 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.59ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_4, i7 64" [./dut.cpp:101]   --->   Operation 216 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split2, void" [./dut.cpp:101]   --->   Operation 218 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_309" [./dut.cpp:68]   --->   Operation 219 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln102 = br void" [./dut.cpp:102]   --->   Operation 220 'br' 'br_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [./dut.cpp:106]   --->   Operation 221 'ret' 'ret_ln106' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 36 <SV = 17> <Delay = 1.97>
ST_36 : Operation 222 [1/1] (0.00ns)   --->   "%j_4 = phi i7 %add_ln102, void %.split, i7 0, void %.split2" [./dut.cpp:102]   --->   Operation 222 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 223 [1/1] (0.70ns)   --->   "%add_ln102 = add i7 %j_4, i7 1" [./dut.cpp:102]   --->   Operation 223 'add' 'add_ln102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %j_4"   --->   Operation 224 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_9_cast, i12 %zext_ln208"   --->   Operation 225 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i12 %add_ln208"   --->   Operation 226 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%cov_V_addr_1 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_1"   --->   Operation 227 'getelementptr' 'cov_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 228 [1/1] (0.59ns)   --->   "%icmp_ln102 = icmp_eq  i7 %j_4, i7 64" [./dut.cpp:102]   --->   Operation 228 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 229 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.split, void" [./dut.cpp:102]   --->   Operation 230 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 231 [2/2] (1.23ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 231 'load' 'cov_V_load' <Predicate = (!icmp_ln102)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_36 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 232 'br' 'br_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 37 <SV = 18> <Delay = 1.23>
ST_37 : Operation 233 [1/2] (1.23ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 233 'load' 'cov_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 38 <SV = 19> <Delay = 1.64>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1722" [./dut.cpp:68]   --->   Operation 234 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 235 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_1" [./dut.cpp:103]   --->   Operation 235 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 236 [1/1] (1.64ns)   --->   "%store_ln103 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:103]   --->   Operation 236 'store' 'store_ln103' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_38 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 237 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [11]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [11]  (0 ns)
	'add' operation ('add_ln73', ./dut.cpp:73) [12]  (0.706 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:74) with incoming values : ('add_ln74', ./dut.cpp:74) [22]  (0 ns)
	'add' operation ('add_ln75', ./dut.cpp:75) [25]  (0.745 ns)
	'getelementptr' operation ('xout_addr') [33]  (0 ns)
	'load' operation ('xout_load') on array 'xout' [34]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('xout_load') on array 'xout' [34]  (1.65 ns)

 <State 5>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln75', ./dut.cpp:75) of variable 'xout_load' on array 'data.V', ./dut.cpp:70 [35]  (1.23 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:82) with incoming values : ('add_ln82', ./dut.cpp:82) [44]  (0 ns)
	'icmp' operation ('icmp_ln82', ./dut.cpp:82) [53]  (0.6 ns)
	'select' operation ('select_ln79', ./dut.cpp:79) [54]  (0.308 ns)
	'add' operation ('add_ln82', ./dut.cpp:82) [68]  (0.706 ns)
	'icmp' operation ('icmp_ln82_1', ./dut.cpp:82) [69]  (0.6 ns)

 <State 7>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln691_2') [61]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_1') [63]  (0 ns)
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:70 [66]  (1.23 ns)

 <State 8>: 1.23ns
The critical path consists of the following:
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:70 [66]  (1.23 ns)

 <State 9>: 1.5ns
The critical path consists of the following:
	'select' operation ('select_ln79_1', ./dut.cpp:79) [55]  (0 ns)
	'add' operation ('add_ln691') [67]  (1.5 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('mean_V_addr', ./dut.cpp:81) [73]  (0 ns)
	'store' operation ('store_ln693') of variable 'trunc_ln' on array 'mean.V', ./dut.cpp:69 [74]  (1.2 ns)

 <State 11>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8', ./dut.cpp:87) with incoming values : ('add_ln87_1', ./dut.cpp:87) [81]  (0.387 ns)

 <State 12>: 1.61ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:88) with incoming values : ('add_ln88', ./dut.cpp:88) [83]  (0 ns)
	'icmp' operation ('icmp_ln88', ./dut.cpp:88) [91]  (0.6 ns)
	'select' operation ('select_ln87', ./dut.cpp:87) [92]  (0.308 ns)
	'add' operation ('add_ln88', ./dut.cpp:88) [109]  (0.706 ns)

 <State 13>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln692') [98]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_2') [100]  (0 ns)
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:70 [106]  (1.23 ns)

 <State 14>: 1.23ns
The critical path consists of the following:
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:70 [106]  (1.23 ns)

 <State 15>: 1.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln692') [107]  (1.5 ns)

 <State 16>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V', ./dut.cpp:70 [108]  (1.23 ns)

 <State 17>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten36', ./dut.cpp:91) with incoming values : ('add_ln91_1', ./dut.cpp:91) [114]  (0.387 ns)

 <State 18>: 1.97ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21', ./dut.cpp:92) with incoming values : ('select_ln92_3', ./dut.cpp:92) [116]  (0 ns)
	'icmp' operation ('icmp_ln92', ./dut.cpp:92) [127]  (0.652 ns)
	'select' operation ('select_ln91', ./dut.cpp:91) [128]  (0.308 ns)
	'add' operation ('add_ln92', ./dut.cpp:92) [136]  (0.706 ns)
	'select' operation ('select_ln92_2', ./dut.cpp:92) [141]  (0.308 ns)

 <State 19>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln215') [153]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_3') [155]  (0 ns)
	'load' operation ('data_V_load_2') on array 'data.V', ./dut.cpp:70 [161]  (1.23 ns)

 <State 20>: 1.23ns
The critical path consists of the following:
	'load' operation ('data_V_load_2') on array 'data.V', ./dut.cpp:70 [161]  (1.23 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [163]  (2.16 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [163]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [163]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [163]  (2.16 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [163]  (2.16 ns)

 <State 26>: 1.5ns
The critical path consists of the following:
	'phi' operation ('conv3_i2112') with incoming values : ('add_ln691_1') [119]  (0 ns)
	'select' operation ('select_ln92_1', ./dut.cpp:92) [140]  (0 ns)
	'add' operation ('add_ln691_1') [164]  (1.5 ns)

 <State 27>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [170]  (2.16 ns)

 <State 28>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [170]  (2.16 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [170]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [170]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [170]  (2.16 ns)

 <State 32>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:71 [172]  (1.23 ns)

 <State 33>: 1.23ns
The critical path consists of the following:
	'store' operation ('store_ln98', ./dut.cpp:98) of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:71 [173]  (1.23 ns)

 <State 34>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:101) with incoming values : ('add_ln101', ./dut.cpp:101) [182]  (0.387 ns)

 <State 35>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:101) with incoming values : ('add_ln101', ./dut.cpp:101) [182]  (0 ns)
	'add' operation ('add_ln101', ./dut.cpp:101) [183]  (0.706 ns)

 <State 36>: 1.98ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:102) with incoming values : ('add_ln102', ./dut.cpp:102) [193]  (0 ns)
	'add' operation ('add_ln208') [196]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_1') [198]  (0 ns)
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:71 [204]  (1.23 ns)

 <State 37>: 1.23ns
The critical path consists of the following:
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:71 [204]  (1.23 ns)

 <State 38>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:103) [205]  (0 ns)
	'store' operation ('store_ln103', ./dut.cpp:103) of variable 'cov_V_load' on array 'xin' [206]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
