
LIC_CV_01.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000124e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          000001a0  00800060  00800060  000012c2  2**0
                  ALLOC
  2 .comment      00000030  00000000  00000000  000012c2  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000240  00000000  00000000  000012f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00002771  00000000  00000000  00001532  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 000009a9  00000000  00000000  00003ca3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000d0c  00000000  00000000  0000464c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000006c4  00000000  00000000  00005358  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    00000969  00000000  00000000  00005a1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001b13  00000000  00000000  00006385  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000001e0  00000000  00000000  00007e98  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 35 00 	jmp	0x6a	; 0x6a <__ctors_end>
       4:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
       8:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
       c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      10:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      14:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      18:	0c 94 5a 08 	jmp	0x10b4	; 0x10b4 <__vector_6>
      1c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      20:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      24:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      28:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      2c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      30:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      34:	0c 94 8e 06 	jmp	0xd1c	; 0xd1c <__vector_13>
      38:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      3c:	0c 94 bc 06 	jmp	0xd78	; 0xd78 <__vector_15>
      40:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      44:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      48:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      4c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      50:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      54:	ff 07       	cpc	r31, r31
      56:	02 08       	sbc	r0, r2
      58:	05 08       	sbc	r0, r5
      5a:	08 08       	sbc	r0, r8
      5c:	0b 08       	sbc	r0, r11
      5e:	0e 08       	sbc	r0, r14
      60:	11 08       	sbc	r1, r1
      62:	14 08       	sbc	r1, r4
      64:	17 08       	sbc	r1, r7
      66:	1a 08       	sbc	r1, r10
      68:	1d 08       	sbc	r1, r13

0000006a <__ctors_end>:
      6a:	11 24       	eor	r1, r1
      6c:	1f be       	out	0x3f, r1	; 63
      6e:	cf e5       	ldi	r28, 0x5F	; 95
      70:	d8 e0       	ldi	r29, 0x08	; 8
      72:	de bf       	out	0x3e, r29	; 62
      74:	cd bf       	out	0x3d, r28	; 61

00000076 <__do_copy_data>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e6       	ldi	r26, 0x60	; 96
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	ee e4       	ldi	r30, 0x4E	; 78
      7e:	f2 e1       	ldi	r31, 0x12	; 18
      80:	02 c0       	rjmp	.+4      	; 0x86 <__do_copy_data+0x10>
      82:	05 90       	lpm	r0, Z+
      84:	0d 92       	st	X+, r0
      86:	a0 36       	cpi	r26, 0x60	; 96
      88:	b1 07       	cpc	r27, r17
      8a:	d9 f7       	brne	.-10     	; 0x82 <__do_copy_data+0xc>

0000008c <__do_clear_bss>:
      8c:	22 e0       	ldi	r18, 0x02	; 2
      8e:	a0 e6       	ldi	r26, 0x60	; 96
      90:	b0 e0       	ldi	r27, 0x00	; 0
      92:	01 c0       	rjmp	.+2      	; 0x96 <.do_clear_bss_start>

00000094 <.do_clear_bss_loop>:
      94:	1d 92       	st	X+, r1

00000096 <.do_clear_bss_start>:
      96:	a0 30       	cpi	r26, 0x00	; 0
      98:	b2 07       	cpc	r27, r18
      9a:	e1 f7       	brne	.-8      	; 0x94 <.do_clear_bss_loop>
      9c:	0e 94 c7 08 	call	0x118e	; 0x118e <main>
      a0:	0c 94 25 09 	jmp	0x124a	; 0x124a <_exit>

000000a4 <__bad_interrupt>:
      a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a8 <mfrc522_write>:
        status = mfrc522_to_card(PCD_TRANSCEIVE, buff, 18, buff, &recvBits);   
        
        //cek
        //printf("w2 = %d\t%d\t%.2X\n", status, recvBits, buff[0]);
        
		if ((status != CARD_FOUND) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A))
      a8:	cf 93       	push	r28
      aa:	c6 2f       	mov	r28, r22
      ac:	bc 98       	cbi	0x17, 4	; 23
      ae:	88 0f       	add	r24, r24
      b0:	8e 77       	andi	r24, 0x7E	; 126
      b2:	0e 94 57 02 	call	0x4ae	; 0x4ae <SPI_MasterTransmit>
      b6:	8c 2f       	mov	r24, r28
      b8:	0e 94 57 02 	call	0x4ae	; 0x4ae <SPI_MasterTransmit>
      bc:	bc 9a       	sbi	0x17, 4	; 23
      be:	cf 91       	pop	r28
      c0:	08 95       	ret

000000c2 <mfrc522_read>:
      c2:	bc 98       	cbi	0x17, 4	; 23
      c4:	88 0f       	add	r24, r24
      c6:	8e 77       	andi	r24, 0x7E	; 126
      c8:	80 68       	ori	r24, 0x80	; 128
      ca:	0e 94 57 02 	call	0x4ae	; 0x4ae <SPI_MasterTransmit>
      ce:	80 e0       	ldi	r24, 0x00	; 0
        {   
			status = ERROR;   
      d0:	0e 94 57 02 	call	0x4ae	; 0x4ae <SPI_MasterTransmit>
      d4:	bc 9a       	sbi	0x17, 4	; 23
      d6:	08 95       	ret

000000d8 <mfrc522_reset>:
      d8:	6f e0       	ldi	r22, 0x0F	; 15
		}
    }
    
    return status;
}
      da:	81 e0       	ldi	r24, 0x01	; 1
      dc:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      e0:	08 95       	ret

000000e2 <mfrc522_init>:
      e2:	0e 94 6c 00 	call	0xd8	; 0xd8 <mfrc522_reset>
      e6:	6d e8       	ldi	r22, 0x8D	; 141
      e8:	8a e2       	ldi	r24, 0x2A	; 42
      ea:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      ee:	6e e3       	ldi	r22, 0x3E	; 62
      f0:	8b e2       	ldi	r24, 0x2B	; 43
      f2:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	uint8_t byte;
	mfrc522_reset();
	
	mfrc522_write(TModeReg, 0x8D);
    mfrc522_write(TPrescalerReg, 0x3E);
    mfrc522_write(TReloadReg_1, 30);   
      f6:	6e e1       	ldi	r22, 0x1E	; 30
      f8:	8c e2       	ldi	r24, 0x2C	; 44
      fa:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	8d e2       	ldi	r24, 0x2D	; 45
     102:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	
     106:	60 e4       	ldi	r22, 0x40	; 64
     108:	85 e1       	ldi	r24, 0x15	; 21
     10a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	mfrc522_write(ModeReg, 0x3D);
     10e:	6d e3       	ldi	r22, 0x3D	; 61
     110:	81 e1       	ldi	r24, 0x11	; 17
     112:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	                       
    // antenna on
	byte = mfrc522_read(TxControlReg);
     116:	84 e1       	ldi	r24, 0x14	; 20
     118:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	if(!(byte&0x03))
     11c:	98 2f       	mov	r25, r24
     11e:	93 70       	andi	r25, 0x03	; 3
     120:	29 f4       	brne	.+10     	; 0x12c <mfrc522_init+0x4a>
	{
		mfrc522_write(TxControlReg,byte|0x03);
     122:	68 2f       	mov	r22, r24
     124:	63 60       	ori	r22, 0x03	; 3
     126:	84 e1       	ldi	r24, 0x14	; 20
     128:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     12c:	08 95       	ret

0000012e <mfrc522_to_card>:

/*
send command to rc522 to card
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
     12e:	3f 92       	push	r3
     130:	4f 92       	push	r4
     132:	5f 92       	push	r5
     134:	6f 92       	push	r6
     136:	7f 92       	push	r7
     138:	8f 92       	push	r8
     13a:	9f 92       	push	r9
     13c:	af 92       	push	r10
     13e:	bf 92       	push	r11
     140:	cf 92       	push	r12
     142:	df 92       	push	r13
     144:	ef 92       	push	r14
     146:	ff 92       	push	r15
     148:	0f 93       	push	r16
     14a:	1f 93       	push	r17
     14c:	cf 93       	push	r28
     14e:	df 93       	push	r29
     150:	48 2e       	mov	r4, r24
     152:	e6 2e       	mov	r14, r22
     154:	f7 2e       	mov	r15, r23
     156:	84 2e       	mov	r8, r20
     158:	72 2e       	mov	r7, r18
     15a:	63 2e       	mov	r6, r19
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
     15c:	8c e0       	ldi	r24, 0x0C	; 12
     15e:	48 16       	cp	r4, r24
     160:	31 f0       	breq	.+12     	; 0x16e <mfrc522_to_card+0x40>
     162:	ee e0       	ldi	r30, 0x0E	; 14
     164:	4e 16       	cp	r4, r30
     166:	61 f0       	breq	.+24     	; 0x180 <mfrc522_to_card+0x52>
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     168:	51 2c       	mov	r5, r1
send command to rc522 to card
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     16a:	31 2c       	mov	r3, r1
     16c:	10 c0       	rjmp	.+32     	; 0x18e <mfrc522_to_card+0x60>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     16e:	0f 2e       	mov	r0, r31
     170:	f0 e3       	ldi	r31, 0x30	; 48
     172:	5f 2e       	mov	r5, r31
     174:	f0 2d       	mov	r31, r0
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     176:	0f 2e       	mov	r0, r31
     178:	f7 e7       	ldi	r31, 0x77	; 119
     17a:	3f 2e       	mov	r3, r31
     17c:	f0 2d       	mov	r31, r0
			waitIRq = 0x30;
			break;
     17e:	07 c0       	rjmp	.+14     	; 0x18e <mfrc522_to_card+0x60>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     180:	68 94       	set
     182:	55 24       	eor	r5, r5
     184:	54 f8       	bld	r5, 4

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     186:	0f 2e       	mov	r0, r31
     188:	f2 e1       	ldi	r31, 0x12	; 18
     18a:	3f 2e       	mov	r3, r31
     18c:	f0 2d       	mov	r31, r0
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     18e:	84 e0       	ldi	r24, 0x04	; 4
     190:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     194:	68 2f       	mov	r22, r24
     196:	6f 77       	andi	r22, 0x7F	; 127
     198:	84 e0       	ldi	r24, 0x04	; 4
     19a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     19e:	8a e0       	ldi	r24, 0x0A	; 10
     1a0:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     1a4:	68 2f       	mov	r22, r24
     1a6:	60 68       	ori	r22, 0x80	; 128
     1a8:	8a e0       	ldi	r24, 0x0A	; 10
     1aa:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     1ae:	60 e0       	ldi	r22, 0x00	; 0
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     1b6:	91 2c       	mov	r9, r1
     1b8:	a1 2c       	mov	r10, r1
     1ba:	b1 2c       	mov	r11, r1
     1bc:	81 14       	cp	r8, r1
     1be:	91 04       	cpc	r9, r1
     1c0:	a1 04       	cpc	r10, r1
     1c2:	b1 04       	cpc	r11, r1
     1c4:	99 f0       	breq	.+38     	; 0x1ec <mfrc522_to_card+0xbe>
     1c6:	ce 2d       	mov	r28, r14
     1c8:	df 2d       	mov	r29, r15
     1ca:	c1 2c       	mov	r12, r1
     1cc:	d1 2c       	mov	r13, r1
     1ce:	76 01       	movw	r14, r12
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
     1d0:	69 91       	ld	r22, Y+
     1d2:	89 e0       	ldi	r24, 0x09	; 9
     1d4:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     1d8:	ff ef       	ldi	r31, 0xFF	; 255
     1da:	cf 1a       	sub	r12, r31
     1dc:	df 0a       	sbc	r13, r31
     1de:	ef 0a       	sbc	r14, r31
     1e0:	ff 0a       	sbc	r15, r31
     1e2:	c8 14       	cp	r12, r8
     1e4:	d9 04       	cpc	r13, r9
     1e6:	ea 04       	cpc	r14, r10
     1e8:	fb 04       	cpc	r15, r11
     1ea:	90 f3       	brcs	.-28     	; 0x1d0 <mfrc522_to_card+0xa2>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     1ec:	64 2d       	mov	r22, r4
     1ee:	81 e0       	ldi	r24, 0x01	; 1
     1f0:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    if (cmd == Transceive_CMD)
     1f4:	8c e0       	ldi	r24, 0x0C	; 12
     1f6:	48 12       	cpse	r4, r24
     1f8:	08 c0       	rjmp	.+16     	; 0x20a <mfrc522_to_card+0xdc>
    {    
		n=mfrc522_read(BitFramingReg);
     1fa:	8d e0       	ldi	r24, 0x0D	; 13
     1fc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
		mfrc522_write(BitFramingReg,n|0x80);  
     200:	68 2f       	mov	r22, r24
     202:	60 68       	ori	r22, 0x80	; 128
     204:	8d e0       	ldi	r24, 0x0D	; 13
     206:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
     20a:	84 e0       	ldi	r24, 0x04	; 4
     20c:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     210:	f8 2e       	mov	r15, r24
     212:	c0 e0       	ldi	r28, 0x00	; 0
     214:	d0 e0       	ldi	r29, 0x00	; 0
     216:	e5 2d       	mov	r30, r5
     218:	e1 60       	ori	r30, 0x01	; 1
     21a:	5e 2e       	mov	r5, r30
     21c:	0a c0       	rjmp	.+20     	; 0x232 <mfrc522_to_card+0x104>
     21e:	84 e0       	ldi	r24, 0x04	; 4
     220:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     224:	f8 2e       	mov	r15, r24
     226:	21 96       	adiw	r28, 0x01	; 1
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     228:	cf 3c       	cpi	r28, 0xCF	; 207
     22a:	f7 e0       	ldi	r31, 0x07	; 7
     22c:	df 07       	cpc	r29, r31
     22e:	09 f4       	brne	.+2      	; 0x232 <mfrc522_to_card+0x104>
     230:	75 c0       	rjmp	.+234    	; 0x31c <mfrc522_to_card+0x1ee>
     232:	8f 2d       	mov	r24, r15
     234:	85 21       	and	r24, r5
     236:	99 f3       	breq	.-26     	; 0x21e <mfrc522_to_card+0xf0>
     238:	7b c0       	rjmp	.+246    	; 0x330 <mfrc522_to_card+0x202>
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
     23a:	83 2d       	mov	r24, r3
     23c:	81 70       	andi	r24, 0x01	; 1
     23e:	f8 22       	and	r15, r24
     240:	11 f4       	brne	.+4      	; 0x246 <mfrc522_to_card+0x118>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
     242:	c1 e0       	ldi	r28, 0x01	; 1
     244:	01 c0       	rjmp	.+2      	; 0x248 <mfrc522_to_card+0x11a>
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
     246:	c2 e0       	ldi	r28, 0x02	; 2
			}

            if (cmd == Transceive_CMD)
     248:	8c e0       	ldi	r24, 0x0C	; 12
     24a:	48 12       	cpse	r4, r24
     24c:	80 c0       	rjmp	.+256    	; 0x34e <mfrc522_to_card+0x220>
            {
               	n = mfrc522_read(FIFOLevelReg);
     24e:	8a e0       	ldi	r24, 0x0A	; 10
     250:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     254:	88 2e       	mov	r8, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
     256:	8c e0       	ldi	r24, 0x0C	; 12
     258:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     25c:	28 2f       	mov	r18, r24
     25e:	27 70       	andi	r18, 0x07	; 7
                if (lastBits)
     260:	e9 f0       	breq	.+58     	; 0x29c <mfrc522_to_card+0x16e>
                {   
					*back_data_len = (uint32_t)(n-1)*8 + (uint32_t)lastBits;   
     262:	88 2d       	mov	r24, r8
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	01 97       	sbiw	r24, 0x01	; 1
     268:	aa 27       	eor	r26, r26
     26a:	97 fd       	sbrc	r25, 7
     26c:	a0 95       	com	r26
     26e:	ba 2f       	mov	r27, r26
     270:	88 0f       	add	r24, r24
     272:	99 1f       	adc	r25, r25
     274:	aa 1f       	adc	r26, r26
     276:	bb 1f       	adc	r27, r27
     278:	88 0f       	add	r24, r24
     27a:	99 1f       	adc	r25, r25
     27c:	aa 1f       	adc	r26, r26
     27e:	bb 1f       	adc	r27, r27
     280:	88 0f       	add	r24, r24
     282:	99 1f       	adc	r25, r25
     284:	aa 1f       	adc	r26, r26
     286:	bb 1f       	adc	r27, r27
     288:	82 0f       	add	r24, r18
     28a:	91 1d       	adc	r25, r1
     28c:	a1 1d       	adc	r26, r1
     28e:	b1 1d       	adc	r27, r1
     290:	f8 01       	movw	r30, r16
     292:	80 83       	st	Z, r24
     294:	91 83       	std	Z+1, r25	; 0x01
     296:	a2 83       	std	Z+2, r26	; 0x02
     298:	b3 83       	std	Z+3, r27	; 0x03
     29a:	15 c0       	rjmp	.+42     	; 0x2c6 <mfrc522_to_card+0x198>
				}
                else
                {   
					*back_data_len = (uint32_t)n*8;   
     29c:	48 2d       	mov	r20, r8
     29e:	50 e0       	ldi	r21, 0x00	; 0
     2a0:	60 e0       	ldi	r22, 0x00	; 0
     2a2:	70 e0       	ldi	r23, 0x00	; 0
     2a4:	44 0f       	add	r20, r20
     2a6:	55 1f       	adc	r21, r21
     2a8:	66 1f       	adc	r22, r22
     2aa:	77 1f       	adc	r23, r23
     2ac:	44 0f       	add	r20, r20
     2ae:	55 1f       	adc	r21, r21
     2b0:	66 1f       	adc	r22, r22
     2b2:	77 1f       	adc	r23, r23
     2b4:	44 0f       	add	r20, r20
     2b6:	55 1f       	adc	r21, r21
     2b8:	66 1f       	adc	r22, r22
     2ba:	77 1f       	adc	r23, r23
     2bc:	f8 01       	movw	r30, r16
     2be:	40 83       	st	Z, r20
     2c0:	51 83       	std	Z+1, r21	; 0x01
     2c2:	62 83       	std	Z+2, r22	; 0x02
     2c4:	73 83       	std	Z+3, r23	; 0x03
				}

                if (n == 0)
     2c6:	81 10       	cpse	r8, r1
     2c8:	0a c0       	rjmp	.+20     	; 0x2de <mfrc522_to_card+0x1b0>
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     2ca:	81 2c       	mov	r8, r1
     2cc:	91 2c       	mov	r9, r1
     2ce:	54 01       	movw	r10, r8
     2d0:	83 94       	inc	r8
     2d2:	07 2d       	mov	r16, r7
     2d4:	16 2d       	mov	r17, r6
     2d6:	c1 2c       	mov	r12, r1
     2d8:	d1 2c       	mov	r13, r1
     2da:	76 01       	movw	r14, r12
     2dc:	0e c0       	rjmp	.+28     	; 0x2fa <mfrc522_to_card+0x1cc>
     2de:	88 2d       	mov	r24, r8
     2e0:	81 31       	cpi	r24, 0x11	; 17
     2e2:	08 f0       	brcs	.+2      	; 0x2e6 <mfrc522_to_card+0x1b8>
     2e4:	80 e1       	ldi	r24, 0x10	; 16
     2e6:	88 2e       	mov	r8, r24
     2e8:	91 2c       	mov	r9, r1
     2ea:	a1 2c       	mov	r10, r1
     2ec:	b1 2c       	mov	r11, r1
     2ee:	81 14       	cp	r8, r1
     2f0:	91 04       	cpc	r9, r1
     2f2:	a1 04       	cpc	r10, r1
     2f4:	b1 04       	cpc	r11, r1
     2f6:	69 f7       	brne	.-38     	; 0x2d2 <mfrc522_to_card+0x1a4>
     2f8:	2a c0       	rjmp	.+84     	; 0x34e <mfrc522_to_card+0x220>
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
     2fa:	89 e0       	ldi	r24, 0x09	; 9
     2fc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     300:	f8 01       	movw	r30, r16
     302:	81 93       	st	Z+, r24
     304:	8f 01       	movw	r16, r30
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     306:	ff ef       	ldi	r31, 0xFF	; 255
     308:	cf 1a       	sub	r12, r31
     30a:	df 0a       	sbc	r13, r31
     30c:	ef 0a       	sbc	r14, r31
     30e:	ff 0a       	sbc	r15, r31
     310:	c8 14       	cp	r12, r8
     312:	d9 04       	cpc	r13, r9
     314:	ea 04       	cpc	r14, r10
     316:	fb 04       	cpc	r15, r11
     318:	80 f3       	brcs	.-32     	; 0x2fa <mfrc522_to_card+0x1cc>
     31a:	19 c0       	rjmp	.+50     	; 0x34e <mfrc522_to_card+0x220>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     31c:	8d e0       	ldi	r24, 0x0D	; 13
     31e:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     322:	68 2f       	mov	r22, r24
     324:	6f 77       	andi	r22, 0x7F	; 127
     326:	8d e0       	ldi	r24, 0x0D	; 13
     328:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
/*
send command to rc522 to card
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
     32c:	c3 e0       	ldi	r28, 0x03	; 3
     32e:	0f c0       	rjmp	.+30     	; 0x34e <mfrc522_to_card+0x220>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     330:	8d e0       	ldi	r24, 0x0D	; 13
     332:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     336:	68 2f       	mov	r22, r24
     338:	6f 77       	andi	r22, 0x7F	; 127
     33a:	8d e0       	ldi	r24, 0x0D	; 13
     33c:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
     340:	86 e0       	ldi	r24, 0x06	; 6
     342:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     346:	8b 71       	andi	r24, 0x1B	; 27
     348:	09 f4       	brne	.+2      	; 0x34c <mfrc522_to_card+0x21e>
     34a:	77 cf       	rjmp	.-274    	; 0x23a <mfrc522_to_card+0x10c>
				}
            }
        }
        else
        {   
			status = ERROR;  
     34c:	c3 e0       	ldi	r28, 0x03	; 3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
     34e:	8c 2f       	mov	r24, r28
     350:	df 91       	pop	r29
     352:	cf 91       	pop	r28
     354:	1f 91       	pop	r17
     356:	0f 91       	pop	r16
     358:	ff 90       	pop	r15
     35a:	ef 90       	pop	r14
     35c:	df 90       	pop	r13
     35e:	cf 90       	pop	r12
     360:	bf 90       	pop	r11
     362:	af 90       	pop	r10
     364:	9f 90       	pop	r9
     366:	8f 90       	pop	r8
     368:	7f 90       	pop	r7
     36a:	6f 90       	pop	r6
     36c:	5f 90       	pop	r5
     36e:	4f 90       	pop	r4
     370:	3f 90       	pop	r3
     372:	08 95       	ret

00000374 <mfrc522_request>:

/*
make command request to rc522
*/
uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
     374:	ef 92       	push	r14
     376:	ff 92       	push	r15
     378:	0f 93       	push	r16
     37a:	1f 93       	push	r17
     37c:	cf 93       	push	r28
     37e:	df 93       	push	r29
     380:	00 d0       	rcall	.+0      	; 0x382 <mfrc522_request+0xe>
     382:	00 d0       	rcall	.+0      	; 0x384 <mfrc522_request+0x10>
     384:	cd b7       	in	r28, 0x3d	; 61
     386:	de b7       	in	r29, 0x3e	; 62
     388:	18 2f       	mov	r17, r24
     38a:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
     38c:	67 e0       	ldi	r22, 0x07	; 7
     38e:	8d e0       	ldi	r24, 0x0D	; 13
     390:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	
	tag_type[0] = req_mode;
     394:	f7 01       	movw	r30, r14
     396:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
     398:	8e 01       	movw	r16, r28
     39a:	0f 5f       	subi	r16, 0xFF	; 255
     39c:	1f 4f       	sbci	r17, 0xFF	; 255
     39e:	97 01       	movw	r18, r14
     3a0:	41 e0       	ldi	r20, 0x01	; 1
     3a2:	b7 01       	movw	r22, r14
     3a4:	8c e0       	ldi	r24, 0x0C	; 12
     3a6:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
     3aa:	81 30       	cpi	r24, 0x01	; 1
     3ac:	51 f4       	brne	.+20     	; 0x3c2 <mfrc522_request+0x4e>
     3ae:	49 81       	ldd	r20, Y+1	; 0x01
     3b0:	5a 81       	ldd	r21, Y+2	; 0x02
     3b2:	6b 81       	ldd	r22, Y+3	; 0x03
     3b4:	7c 81       	ldd	r23, Y+4	; 0x04
     3b6:	40 31       	cpi	r20, 0x10	; 16
     3b8:	51 05       	cpc	r21, r1
     3ba:	61 05       	cpc	r22, r1
     3bc:	71 05       	cpc	r23, r1
     3be:	19 f4       	brne	.+6      	; 0x3c6 <mfrc522_request+0x52>
     3c0:	03 c0       	rjmp	.+6      	; 0x3c8 <mfrc522_request+0x54>
	{    
		status = ERROR;
     3c2:	83 e0       	ldi	r24, 0x03	; 3
     3c4:	01 c0       	rjmp	.+2      	; 0x3c8 <mfrc522_request+0x54>
     3c6:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
     3c8:	0f 90       	pop	r0
     3ca:	0f 90       	pop	r0
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
     3d0:	df 91       	pop	r29
     3d2:	cf 91       	pop	r28
     3d4:	1f 91       	pop	r17
     3d6:	0f 91       	pop	r16
     3d8:	ff 90       	pop	r15
     3da:	ef 90       	pop	r14
     3dc:	08 95       	ret

000003de <mfrc522_get_card_serial>:

/*
get card serial
*/
uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
     3de:	ef 92       	push	r14
     3e0:	ff 92       	push	r15
     3e2:	0f 93       	push	r16
     3e4:	1f 93       	push	r17
     3e6:	cf 93       	push	r28
     3e8:	df 93       	push	r29
     3ea:	00 d0       	rcall	.+0      	; 0x3ec <mfrc522_get_card_serial+0xe>
     3ec:	00 d0       	rcall	.+0      	; 0x3ee <mfrc522_get_card_serial+0x10>
     3ee:	cd b7       	in	r28, 0x3d	; 61
     3f0:	de b7       	in	r29, 0x3e	; 62
     3f2:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
     3f4:	60 e0       	ldi	r22, 0x00	; 0
     3f6:	8d e0       	ldi	r24, 0x0D	; 13
     3f8:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
     3fc:	83 e9       	ldi	r24, 0x93	; 147
     3fe:	f7 01       	movw	r30, r14
     400:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
     402:	80 e2       	ldi	r24, 0x20	; 32
     404:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
     406:	8e 01       	movw	r16, r28
     408:	0f 5f       	subi	r16, 0xFF	; 255
     40a:	1f 4f       	sbci	r17, 0xFF	; 255
     40c:	97 01       	movw	r18, r14
     40e:	42 e0       	ldi	r20, 0x02	; 2
     410:	b7 01       	movw	r22, r14
     412:	8c e0       	ldi	r24, 0x0C	; 12
     414:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>

    if (status == CARD_FOUND)
     418:	81 30       	cpi	r24, 0x01	; 1
     41a:	61 f4       	brne	.+24     	; 0x434 <mfrc522_get_card_serial+0x56>
     41c:	f7 01       	movw	r30, r14
     41e:	20 e0       	ldi	r18, 0x00	; 0
     420:	90 e0       	ldi	r25, 0x00	; 0
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
     422:	31 91       	ld	r19, Z+
     424:	23 27       	eor	r18, r19
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
     426:	9f 5f       	subi	r25, 0xFF	; 255
     428:	94 30       	cpi	r25, 0x04	; 4
     42a:	d9 f7       	brne	.-10     	; 0x422 <mfrc522_get_card_serial+0x44>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
     42c:	f7 01       	movw	r30, r14
     42e:	94 81       	ldd	r25, Z+4	; 0x04
     430:	29 13       	cpse	r18, r25
		{   
			status = ERROR;    
     432:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
}
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
     43c:	df 91       	pop	r29
     43e:	cf 91       	pop	r28
     440:	1f 91       	pop	r17
     442:	0f 91       	pop	r16
     444:	ff 90       	pop	r15
     446:	ef 90       	pop	r14
     448:	08 95       	ret

0000044a <mfrc522_is_card>:

/*
check if card is in range
*/
uint8_t mfrc522_is_card(uint16_t *card_type)
{
     44a:	0f 93       	push	r16
     44c:	1f 93       	push	r17
     44e:	cf 93       	push	r28
     450:	df 93       	push	r29
     452:	cd b7       	in	r28, 0x3d	; 61
     454:	de b7       	in	r29, 0x3e	; 62
     456:	60 97       	sbiw	r28, 0x10	; 16
     458:	0f b6       	in	r0, 0x3f	; 63
     45a:	f8 94       	cli
     45c:	de bf       	out	0x3e, r29	; 62
     45e:	0f be       	out	0x3f, r0	; 63
     460:	cd bf       	out	0x3d, r28	; 61
     462:	8c 01       	movw	r16, r24
	uint8_t buff_data[MAX_LEN],
    status = mfrc522_request(PICC_REQIDL,buff_data);     
     464:	be 01       	movw	r22, r28
     466:	6f 5f       	subi	r22, 0xFF	; 255
     468:	7f 4f       	sbci	r23, 0xFF	; 255
     46a:	86 e2       	ldi	r24, 0x26	; 38
     46c:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_request>
    if(status == CARD_FOUND){
     470:	81 30       	cpi	r24, 0x01	; 1
     472:	61 f4       	brne	.+24     	; 0x48c <mfrc522_is_card+0x42>
        *card_type = (buff_data[0]<<8)+buff_data[1];
     474:	89 81       	ldd	r24, Y+1	; 0x01
     476:	90 e0       	ldi	r25, 0x00	; 0
     478:	98 2f       	mov	r25, r24
     47a:	88 27       	eor	r24, r24
     47c:	2a 81       	ldd	r18, Y+2	; 0x02
     47e:	82 0f       	add	r24, r18
     480:	91 1d       	adc	r25, r1
     482:	f8 01       	movw	r30, r16
     484:	91 83       	std	Z+1, r25	; 0x01
     486:	80 83       	st	Z, r24
        return 1;
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	01 c0       	rjmp	.+2      	; 0x48e <mfrc522_is_card+0x44>
    }
    else{
        return 0;    
     48c:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     48e:	60 96       	adiw	r28, 0x10	; 16
     490:	0f b6       	in	r0, 0x3f	; 63
     492:	f8 94       	cli
     494:	de bf       	out	0x3e, r29	; 62
     496:	0f be       	out	0x3f, r0	; 63
     498:	cd bf       	out	0x3d, r28	; 61
     49a:	df 91       	pop	r29
     49c:	cf 91       	pop	r28
     49e:	1f 91       	pop	r17
     4a0:	0f 91       	pop	r16
     4a2:	08 95       	ret

000004a4 <SPI_MasterInit>:


void SPI_MasterInit(void)
{
	/* Set MOSI and SCK output, all others input */
	SPI_DDR = (1 << SPI_MOSI) | (1 << SPI_SCK) | (1 << SPI_SS);
     4a4:	80 eb       	ldi	r24, 0xB0	; 176
     4a6:	87 bb       	out	0x17, r24	; 23
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     4a8:	81 e5       	ldi	r24, 0x51	; 81
     4aa:	8d b9       	out	0x0d, r24	; 13
     4ac:	08 95       	ret

000004ae <SPI_MasterTransmit>:
}

uint8_t SPI_MasterTransmit(char cData)
{
	/* Start transmission */
	SPDR = cData;
     4ae:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(SPSR & (1 << SPIF)));
     4b0:	77 9b       	sbis	0x0e, 7	; 14
     4b2:	fe cf       	rjmp	.-4      	; 0x4b0 <SPI_MasterTransmit+0x2>
	return SPSR;
     4b4:	8e b1       	in	r24, 0x0e	; 14
}
     4b6:	08 95       	ret

000004b8 <timer_init>:

  // * Timer 1 - system timer and 2× PWM
  // 14745600 / 256 / 576 = 100 Hz
  //   Xtal  /presca/ TOP
  
  OCR1A = 0;
     4b8:	1b bc       	out	0x2b, r1	; 43
     4ba:	1a bc       	out	0x2a, r1	; 42
  OCR1B = 0;
     4bc:	19 bc       	out	0x29, r1	; 41
     4be:	18 bc       	out	0x28, r1	; 40
  ICR1 = 575; 
     4c0:	8f e3       	ldi	r24, 0x3F	; 63
     4c2:	92 e0       	ldi	r25, 0x02	; 2
     4c4:	97 bd       	out	0x27, r25	; 39
     4c6:	86 bd       	out	0x26, r24	; 38
  TCCR1A = BV(WGM11) | BV(COM1A1) | BV(COM1B1); // Fast PWM
     4c8:	82 ea       	ldi	r24, 0xA2	; 162
     4ca:	8f bd       	out	0x2f, r24	; 47
  TCCR1B = BV(WGM12) | BV(WGM13) | 4; // Fast PWM + presca = 1024
     4cc:	8c e1       	ldi	r24, 0x1C	; 28
     4ce:	8e bd       	out	0x2e, r24	; 46
  TIMSK |= BV(TICIE1); // capt int enabled
     4d0:	89 b7       	in	r24, 0x39	; 57
     4d2:	80 62       	ori	r24, 0x20	; 32
     4d4:	89 bf       	out	0x39, r24	; 57
     4d6:	08 95       	ret

000004d8 <TB_Send>:
/******************************************************/
// private functions
/******************************************************/
void TB_Send(void)
{
  if (TB_Callback_TX != NULL) TB_Callback_TX();
     4d8:	e0 91 62 00 	lds	r30, 0x0062
     4dc:	f0 91 63 00 	lds	r31, 0x0063
     4e0:	30 97       	sbiw	r30, 0x00	; 0
     4e2:	09 f0       	breq	.+2      	; 0x4e6 <TB_Send+0xe>
     4e4:	09 95       	icall
     4e6:	08 95       	ret

000004e8 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     4e8:	e3 e9       	ldi	r30, 0x93	; 147
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	8b e9       	ldi	r24, 0x9B	; 155
     4ee:	90 e0       	ldi	r25, 0x00	; 0
  byte i, sum;
  sum = 0;
     4f0:	20 e0       	ldi	r18, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     4f2:	31 91       	ld	r19, Z+
     4f4:	23 0f       	add	r18, r19
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     4f6:	e8 17       	cp	r30, r24
     4f8:	f9 07       	cpc	r31, r25
     4fa:	d9 f7       	brne	.-10     	; 0x4f2 <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     4fc:	20 93 9b 00 	sts	0x009B, r18
     500:	08 95       	ret

00000502 <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     502:	cf 93       	push	r28
     504:	df 93       	push	r29
     506:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     508:	90 93 ad 00 	sts	0x00AD, r25
     50c:	80 93 ac 00 	sts	0x00AC, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     510:	45 e0       	ldi	r20, 0x05	; 5
     512:	50 e0       	ldi	r21, 0x00	; 0
     514:	bc 01       	movw	r22, r24
     516:	8c e9       	ldi	r24, 0x9C	; 156
     518:	90 e0       	ldi	r25, 0x00	; 0
     51a:	0e 94 ed 08 	call	0x11da	; 0x11da <__eerd_block_m32>
  if (TB_gbparam.eemagic != 66) {
     51e:	80 91 9c 00 	lds	r24, 0x009C
     522:	82 34       	cpi	r24, 0x42	; 66
     524:	a9 f0       	breq	.+42     	; 0x550 <TB_Init+0x4e>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     526:	82 e4       	ldi	r24, 0x42	; 66
     528:	80 93 9c 00 	sts	0x009C, r24
    TB_gbparam.baud = 4;
     52c:	84 e0       	ldi	r24, 0x04	; 4
     52e:	80 93 9d 00 	sts	0x009D, r24
    TB_gbparam.address = 6;
     532:	86 e0       	ldi	r24, 0x06	; 6
     534:	80 93 9e 00 	sts	0x009E, r24
    TB_gbparam.telegram_pause_time = 0;
     538:	10 92 9f 00 	sts	0x009F, r1
    TB_gbparam.host_address = 2;
     53c:	82 e0       	ldi	r24, 0x02	; 2
     53e:	80 93 a0 00 	sts	0x00A0, r24
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     542:	45 e0       	ldi	r20, 0x05	; 5
     544:	50 e0       	ldi	r21, 0x00	; 0
     546:	be 01       	movw	r22, r28
     548:	8c e9       	ldi	r24, 0x9C	; 156
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	0e 94 0e 09 	call	0x121c	; 0x121c <__eewr_block_m32>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     550:	e0 91 60 00 	lds	r30, 0x0060
     554:	f0 91 61 00 	lds	r31, 0x0061
     558:	30 97       	sbiw	r30, 0x00	; 0
     55a:	19 f0       	breq	.+6      	; 0x562 <TB_Init+0x60>
     55c:	80 91 9d 00 	lds	r24, 0x009D
     560:	09 95       	icall

  // poznaèíme si adresy
  TB_AddrReply = TB_gbparam.host_address;
     562:	80 91 a0 00 	lds	r24, 0x00A0
     566:	80 93 ae 00 	sts	0x00AE, r24
  TB_AddrModule= TB_gbparam.address;
     56a:	80 91 9e 00 	lds	r24, 0x009E
     56e:	80 93 a2 00 	sts	0x00A2, r24
}
     572:	df 91       	pop	r29
     574:	cf 91       	pop	r28
     576:	08 95       	ret

00000578 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     578:	90 91 ae 00 	lds	r25, 0x00AE
     57c:	90 93 93 00 	sts	0x0093, r25
  TB_bufOut[1] = TB_AddrModule;
     580:	90 91 a2 00 	lds	r25, 0x00A2
     584:	90 93 94 00 	sts	0x0094, r25
  TB_bufOut[2] = status;
     588:	80 93 95 00 	sts	0x0095, r24
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     58c:	80 91 a4 00 	lds	r24, 0x00A4
     590:	80 93 96 00 	sts	0x0096, r24
  TB_bufOut[4] = value >> 24;
     594:	70 93 97 00 	sts	0x0097, r23
  TB_bufOut[5] = value >> 16;
     598:	60 93 98 00 	sts	0x0098, r22
  TB_bufOut[6] = value >> 8;
     59c:	50 93 99 00 	sts	0x0099, r21
  TB_bufOut[7] = value >> 0;
     5a0:	40 93 9a 00 	sts	0x009A, r20
  TB_calcSum();
     5a4:	0e 94 74 02 	call	0x4e8	; 0x4e8 <TB_calcSum>
  TB_Send();
     5a8:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <TB_Send>
     5ac:	08 95       	ret

000005ae <TB_Read>:
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     5ae:	90 91 a3 00 	lds	r25, 0x00A3
     5b2:	80 91 a2 00 	lds	r24, 0x00A2
     5b6:	98 13       	cpse	r25, r24
     5b8:	16 c0       	rjmp	.+44     	; 0x5e6 <TB_Read+0x38>
     5ba:	e3 ea       	ldi	r30, 0xA3	; 163
     5bc:	f0 e0       	ldi	r31, 0x00	; 0
     5be:	8b ea       	ldi	r24, 0xAB	; 171
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	20 e0       	ldi	r18, 0x00	; 0
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
    sum += TB_bufIn[i];
     5c4:	31 91       	ld	r19, Z+
     5c6:	23 0f       	add	r18, r19
  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
     5c8:	e8 17       	cp	r30, r24
     5ca:	f9 07       	cpc	r31, r25
     5cc:	d9 f7       	brne	.-10     	; 0x5c4 <TB_Read+0x16>
    sum += TB_bufIn[i];
  }
  if (sum != TB_bufIn[TB_BUF_SUM]) {
     5ce:	80 91 ab 00 	lds	r24, 0x00AB
     5d2:	28 17       	cp	r18, r24
     5d4:	51 f0       	breq	.+20     	; 0x5ea <TB_Read+0x3c>
    TB_SendAck(1, 0); // wrong checksum
     5d6:	40 e0       	ldi	r20, 0x00	; 0
     5d8:	50 e0       	ldi	r21, 0x00	; 0
     5da:	ba 01       	movw	r22, r20
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
    return 3; // bad checksum
     5e2:	83 e0       	ldi	r24, 0x03	; 3
     5e4:	08 95       	ret
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     5e6:	82 e0       	ldi	r24, 0x02	; 2
     5e8:	08 95       	ret
    TB_SendAck(1, 0); // wrong checksum
    return 3; // bad checksum
  }

  // we have valid data in TB_bufIn
  return 0;
     5ea:	80 e0       	ldi	r24, 0x00	; 0
}
     5ec:	08 95       	ret

000005ee <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     5ee:	0f 93       	push	r16
     5f0:	1f 93       	push	r17
     5f2:	cf 93       	push	r28
     5f4:	df 93       	push	r29
     5f6:	1f 92       	push	r1
     5f8:	cd b7       	in	r28, 0x3d	; 61
     5fa:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     5fc:	20 91 a7 00 	lds	r18, 0x00A7
             (((int32_t) TB_bufIn[5]) << 16) |
     600:	60 91 a8 00 	lds	r22, 0x00A8
     604:	86 2f       	mov	r24, r22
     606:	90 e0       	ldi	r25, 0x00	; 0
     608:	a0 e0       	ldi	r26, 0x00	; 0
     60a:	b0 e0       	ldi	r27, 0x00	; 0
     60c:	dc 01       	movw	r26, r24
     60e:	99 27       	eor	r25, r25
     610:	88 27       	eor	r24, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     612:	b2 2b       	or	r27, r18
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     614:	20 91 aa 00 	lds	r18, 0x00AA
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
     618:	82 2b       	or	r24, r18
             (((int32_t) TB_bufIn[6]) <<  8) |
     61a:	20 91 a9 00 	lds	r18, 0x00A9
     61e:	bc 01       	movw	r22, r24
     620:	cd 01       	movw	r24, r26
     622:	72 2b       	or	r23, r18
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     624:	60 93 8f 00 	sts	0x008F, r22
     628:	70 93 90 00 	sts	0x0090, r23
     62c:	80 93 91 00 	sts	0x0091, r24
     630:	90 93 92 00 	sts	0x0092, r25
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     634:	20 91 a4 00 	lds	r18, 0x00A4
     638:	2a 30       	cpi	r18, 0x0A	; 10
     63a:	09 f4       	brne	.+2      	; 0x63e <TB_Decode+0x50>
     63c:	86 c2       	rjmp	.+1292   	; 0xb4a <__stack+0x2eb>
     63e:	88 f4       	brcc	.+34     	; 0x662 <TB_Decode+0x74>
     640:	24 30       	cpi	r18, 0x04	; 4
     642:	09 f4       	brne	.+2      	; 0x646 <TB_Decode+0x58>
     644:	fc c2       	rjmp	.+1528   	; 0xc3e <__stack+0x3df>
     646:	28 f4       	brcc	.+10     	; 0x652 <TB_Decode+0x64>
     648:	21 30       	cpi	r18, 0x01	; 1
     64a:	19 f1       	breq	.+70     	; 0x692 <TB_Decode+0xa4>
     64c:	22 30       	cpi	r18, 0x02	; 2
     64e:	49 f1       	breq	.+82     	; 0x6a2 <TB_Decode+0xb4>
     650:	ee c2       	rjmp	.+1500   	; 0xc2e <__stack+0x3cf>
     652:	26 30       	cpi	r18, 0x06	; 6
     654:	09 f4       	brne	.+2      	; 0x658 <TB_Decode+0x6a>
     656:	76 c0       	rjmp	.+236    	; 0x744 <TB_Decode+0x156>
     658:	60 f1       	brcs	.+88     	; 0x6b2 <TB_Decode+0xc4>
     65a:	29 30       	cpi	r18, 0x09	; 9
     65c:	09 f4       	brne	.+2      	; 0x660 <TB_Decode+0x72>
     65e:	d3 c1       	rjmp	.+934    	; 0xa06 <__stack+0x1a7>
     660:	e6 c2       	rjmp	.+1484   	; 0xc2e <__stack+0x3cf>
     662:	20 31       	cpi	r18, 0x10	; 16
     664:	09 f4       	brne	.+2      	; 0x668 <TB_Decode+0x7a>
     666:	c9 c1       	rjmp	.+914    	; 0x9fa <__stack+0x19b>
     668:	48 f4       	brcc	.+18     	; 0x67c <TB_Decode+0x8e>
     66a:	2e 30       	cpi	r18, 0x0E	; 14
     66c:	09 f4       	brne	.+2      	; 0x670 <TB_Decode+0x82>
     66e:	ec c0       	rjmp	.+472    	; 0x848 <TB_Decode+0x25a>
     670:	08 f0       	brcs	.+2      	; 0x674 <TB_Decode+0x86>
     672:	4f c1       	rjmp	.+670    	; 0x912 <__stack+0xb3>
     674:	2d 30       	cpi	r18, 0x0D	; 13
     676:	09 f4       	brne	.+2      	; 0x67a <TB_Decode+0x8c>
     678:	c4 c1       	rjmp	.+904    	; 0xa02 <__stack+0x1a3>
     67a:	d9 c2       	rjmp	.+1458   	; 0xc2e <__stack+0x3cf>
     67c:	28 38       	cpi	r18, 0x88	; 136
     67e:	09 f4       	brne	.+2      	; 0x682 <TB_Decode+0x94>
     680:	ad c2       	rjmp	.+1370   	; 0xbdc <__stack+0x37d>
     682:	2e 3f       	cpi	r18, 0xFE	; 254
     684:	21 f0       	breq	.+8      	; 0x68e <TB_Decode+0xa0>
     686:	21 31       	cpi	r18, 0x11	; 17
     688:	09 f0       	breq	.+2      	; 0x68c <TB_Decode+0x9e>
     68a:	d1 c2       	rjmp	.+1442   	; 0xc2e <__stack+0x3cf>
     68c:	b8 c1       	rjmp	.+880    	; 0x9fe <__stack+0x19f>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
     68e:	8e ef       	ldi	r24, 0xFE	; 254
     690:	db c2       	rjmp	.+1462   	; 0xc48 <__stack+0x3e9>
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     692:	40 e0       	ldi	r20, 0x00	; 0
     694:	50 e0       	ldi	r21, 0x00	; 0
     696:	ba 01       	movw	r22, r20
     698:	84 e6       	ldi	r24, 0x64	; 100
     69a:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      return TB_CMD_ROR;
     69e:	81 e0       	ldi	r24, 0x01	; 1
     6a0:	d3 c2       	rjmp	.+1446   	; 0xc48 <__stack+0x3e9>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     6a2:	40 e0       	ldi	r20, 0x00	; 0
     6a4:	50 e0       	ldi	r21, 0x00	; 0
     6a6:	ba 01       	movw	r22, r20
     6a8:	84 e6       	ldi	r24, 0x64	; 100
     6aa:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      return TB_CMD_ROL;
     6ae:	82 e0       	ldi	r24, 0x02	; 2
     6b0:	cb c2       	rjmp	.+1430   	; 0xc48 <__stack+0x3e9>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     6b2:	20 91 a6 00 	lds	r18, 0x00A6
     6b6:	22 23       	and	r18, r18
     6b8:	41 f0       	breq	.+16     	; 0x6ca <TB_Decode+0xdc>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     6ba:	40 e0       	ldi	r20, 0x00	; 0
     6bc:	50 e0       	ldi	r21, 0x00	; 0
     6be:	ba 01       	movw	r22, r20
     6c0:	84 e0       	ldi	r24, 0x04	; 4
     6c2:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     6c6:	80 e0       	ldi	r24, 0x00	; 0
     6c8:	bf c2       	rjmp	.+1406   	; 0xc48 <__stack+0x3e9>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     6ca:	20 91 a5 00 	lds	r18, 0x00A5
     6ce:	26 30       	cpi	r18, 0x06	; 6
     6d0:	e9 f0       	breq	.+58     	; 0x70c <TB_Decode+0x11e>
     6d2:	28 f4       	brcc	.+10     	; 0x6de <TB_Decode+0xf0>
     6d4:	24 30       	cpi	r18, 0x04	; 4
     6d6:	41 f0       	breq	.+16     	; 0x6e8 <TB_Decode+0xfa>
     6d8:	25 30       	cpi	r18, 0x05	; 5
     6da:	79 f0       	breq	.+30     	; 0x6fa <TB_Decode+0x10c>
     6dc:	2b c0       	rjmp	.+86     	; 0x734 <TB_Decode+0x146>
     6de:	27 30       	cpi	r18, 0x07	; 7
     6e0:	f1 f0       	breq	.+60     	; 0x71e <TB_Decode+0x130>
     6e2:	2c 38       	cpi	r18, 0x8C	; 140
     6e4:	29 f1       	breq	.+74     	; 0x730 <TB_Decode+0x142>
     6e6:	26 c0       	rjmp	.+76     	; 0x734 <TB_Decode+0x146>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     6e8:	60 93 7a 00 	sts	0x007A, r22
     6ec:	70 93 7b 00 	sts	0x007B, r23
     6f0:	80 93 7c 00 	sts	0x007C, r24
     6f4:	90 93 7d 00 	sts	0x007D, r25
            break;
     6f8:	1d c0       	rjmp	.+58     	; 0x734 <TB_Decode+0x146>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     6fa:	60 93 7e 00 	sts	0x007E, r22
     6fe:	70 93 7f 00 	sts	0x007F, r23
     702:	80 93 80 00 	sts	0x0080, r24
     706:	90 93 81 00 	sts	0x0081, r25
            break;
     70a:	14 c0       	rjmp	.+40     	; 0x734 <TB_Decode+0x146>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     70c:	60 93 82 00 	sts	0x0082, r22
     710:	70 93 83 00 	sts	0x0083, r23
     714:	80 93 84 00 	sts	0x0084, r24
     718:	90 93 85 00 	sts	0x0085, r25
            break;
     71c:	0b c0       	rjmp	.+22     	; 0x734 <TB_Decode+0x146>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     71e:	60 93 86 00 	sts	0x0086, r22
     722:	70 93 87 00 	sts	0x0087, r23
     726:	80 93 88 00 	sts	0x0088, r24
     72a:	90 93 89 00 	sts	0x0089, r25
            break;
     72e:	02 c0       	rjmp	.+4      	; 0x734 <TB_Decode+0x146>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     730:	60 93 8a 00 	sts	0x008A, r22

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     734:	40 e0       	ldi	r20, 0x00	; 0
     736:	50 e0       	ldi	r21, 0x00	; 0
     738:	ba 01       	movw	r22, r20
     73a:	84 e6       	ldi	r24, 0x64	; 100
     73c:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     740:	80 e0       	ldi	r24, 0x00	; 0
     742:	82 c2       	rjmp	.+1284   	; 0xc48 <__stack+0x3e9>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     744:	80 91 a6 00 	lds	r24, 0x00A6
     748:	88 23       	and	r24, r24
     74a:	41 f0       	breq	.+16     	; 0x75c <TB_Decode+0x16e>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     74c:	40 e0       	ldi	r20, 0x00	; 0
     74e:	50 e0       	ldi	r21, 0x00	; 0
     750:	ba 01       	movw	r22, r20
     752:	84 e0       	ldi	r24, 0x04	; 4
     754:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     758:	80 e0       	ldi	r24, 0x00	; 0
     75a:	76 c2       	rjmp	.+1260   	; 0xc48 <__stack+0x3e9>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     75c:	80 91 a5 00 	lds	r24, 0x00A5
     760:	86 30       	cpi	r24, 0x06	; 6
     762:	61 f1       	breq	.+88     	; 0x7bc <TB_Decode+0x1ce>
     764:	38 f4       	brcc	.+14     	; 0x774 <TB_Decode+0x186>
     766:	84 30       	cpi	r24, 0x04	; 4
     768:	09 f4       	brne	.+2      	; 0x76c <TB_Decode+0x17e>
     76a:	42 c0       	rjmp	.+132    	; 0x7f0 <TB_Decode+0x202>
     76c:	d0 f4       	brcc	.+52     	; 0x7a2 <TB_Decode+0x1b4>
     76e:	81 30       	cpi	r24, 0x01	; 1
     770:	59 f0       	breq	.+22     	; 0x788 <TB_Decode+0x19a>
     772:	62 c0       	rjmp	.+196    	; 0x838 <TB_Decode+0x24a>
     774:	8c 38       	cpi	r24, 0x8C	; 140
     776:	09 f4       	brne	.+2      	; 0x77a <TB_Decode+0x18c>
     778:	48 c0       	rjmp	.+144    	; 0x80a <TB_Decode+0x21c>
     77a:	84 3c       	cpi	r24, 0xC4	; 196
     77c:	09 f4       	brne	.+2      	; 0x780 <TB_Decode+0x192>
     77e:	4f c0       	rjmp	.+158    	; 0x81e <TB_Decode+0x230>
     780:	87 30       	cpi	r24, 0x07	; 7
     782:	09 f0       	breq	.+2      	; 0x786 <TB_Decode+0x198>
     784:	59 c0       	rjmp	.+178    	; 0x838 <TB_Decode+0x24a>
     786:	27 c0       	rjmp	.+78     	; 0x7d6 <TB_Decode+0x1e8>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     788:	40 91 76 00 	lds	r20, 0x0076
     78c:	50 91 77 00 	lds	r21, 0x0077
     790:	60 91 78 00 	lds	r22, 0x0078
     794:	70 91 79 00 	lds	r23, 0x0079
     798:	84 e6       	ldi	r24, 0x64	; 100
     79a:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     79e:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
     7a0:	53 c2       	rjmp	.+1190   	; 0xc48 <__stack+0x3e9>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     7a2:	40 91 7e 00 	lds	r20, 0x007E
     7a6:	50 91 7f 00 	lds	r21, 0x007F
     7aa:	60 91 80 00 	lds	r22, 0x0080
     7ae:	70 91 81 00 	lds	r23, 0x0081
     7b2:	84 e6       	ldi	r24, 0x64	; 100
     7b4:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     7b8:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
     7ba:	46 c2       	rjmp	.+1164   	; 0xc48 <__stack+0x3e9>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     7bc:	40 91 82 00 	lds	r20, 0x0082
     7c0:	50 91 83 00 	lds	r21, 0x0083
     7c4:	60 91 84 00 	lds	r22, 0x0084
     7c8:	70 91 85 00 	lds	r23, 0x0085
     7cc:	84 e6       	ldi	r24, 0x64	; 100
     7ce:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     7d2:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
     7d4:	39 c2       	rjmp	.+1138   	; 0xc48 <__stack+0x3e9>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     7d6:	40 91 86 00 	lds	r20, 0x0086
     7da:	50 91 87 00 	lds	r21, 0x0087
     7de:	60 91 88 00 	lds	r22, 0x0088
     7e2:	70 91 89 00 	lds	r23, 0x0089
     7e6:	84 e6       	ldi	r24, 0x64	; 100
     7e8:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     7ec:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
     7ee:	2c c2       	rjmp	.+1112   	; 0xc48 <__stack+0x3e9>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     7f0:	40 91 7a 00 	lds	r20, 0x007A
     7f4:	50 91 7b 00 	lds	r21, 0x007B
     7f8:	60 91 7c 00 	lds	r22, 0x007C
     7fc:	70 91 7d 00 	lds	r23, 0x007D
     800:	84 e6       	ldi	r24, 0x64	; 100
     802:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     806:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
     808:	1f c2       	rjmp	.+1086   	; 0xc48 <__stack+0x3e9>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     80a:	40 91 8a 00 	lds	r20, 0x008A
     80e:	50 e0       	ldi	r21, 0x00	; 0
     810:	60 e0       	ldi	r22, 0x00	; 0
     812:	70 e0       	ldi	r23, 0x00	; 0
     814:	84 e6       	ldi	r24, 0x64	; 100
     816:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     81a:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
     81c:	15 c2       	rjmp	.+1066   	; 0xc48 <__stack+0x3e9>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     81e:	40 91 8b 00 	lds	r20, 0x008B
     822:	50 91 8c 00 	lds	r21, 0x008C
     826:	60 91 8d 00 	lds	r22, 0x008D
     82a:	70 91 8e 00 	lds	r23, 0x008E
     82e:	84 e6       	ldi	r24, 0x64	; 100
     830:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     834:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
     836:	08 c2       	rjmp	.+1040   	; 0xc48 <__stack+0x3e9>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     838:	40 e0       	ldi	r20, 0x00	; 0
     83a:	50 e0       	ldi	r21, 0x00	; 0
     83c:	ba 01       	movw	r22, r20
     83e:	84 e0       	ldi	r24, 0x04	; 4
     840:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     844:	80 e0       	ldi	r24, 0x00	; 0
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
            break;
     846:	00 c2       	rjmp	.+1024   	; 0xc48 <__stack+0x3e9>
        }
      }
      break;
    case TB_CMD_SIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     848:	20 91 a6 00 	lds	r18, 0x00A6
     84c:	21 30       	cpi	r18, 0x01	; 1
     84e:	09 f4       	brne	.+2      	; 0x852 <TB_Decode+0x264>
     850:	f8 c1       	rjmp	.+1008   	; 0xc42 <__stack+0x3e3>
     852:	18 f0       	brcs	.+6      	; 0x85a <TB_Decode+0x26c>
     854:	22 30       	cpi	r18, 0x02	; 2
     856:	49 f0       	breq	.+18     	; 0x86a <__stack+0xb>
     858:	54 c0       	rjmp	.+168    	; 0x902 <__stack+0xa3>
		{
	        case 0:
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	ba 01       	movw	r22, r20
     860:	83 e0       	ldi	r24, 0x03	; 3
     862:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     866:	8e e0       	ldi	r24, 0x0E	; 14
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
     868:	ef c1       	rjmp	.+990    	; 0xc48 <__stack+0x3e9>
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 2:
				switch (TB_bufIn[TB_BUF_TYPE])
     86a:	20 91 a5 00 	lds	r18, 0x00A5
     86e:	21 30       	cpi	r18, 0x01	; 1
     870:	c1 f0       	breq	.+48     	; 0x8a2 <__stack+0x43>
     872:	18 f0       	brcs	.+6      	; 0x87a <__stack+0x1b>
     874:	22 30       	cpi	r18, 0x02	; 2
     876:	49 f1       	breq	.+82     	; 0x8ca <__stack+0x6b>
     878:	3c c0       	rjmp	.+120    	; 0x8f2 <__stack+0x93>
				{
					case 0:
						TB_out.b0 = (TB_Value != 0);
     87a:	21 e0       	ldi	r18, 0x01	; 1
     87c:	67 2b       	or	r22, r23
     87e:	68 2b       	or	r22, r24
     880:	69 2b       	or	r22, r25
     882:	09 f4       	brne	.+2      	; 0x886 <__stack+0x27>
     884:	20 e0       	ldi	r18, 0x00	; 0
     886:	80 91 71 00 	lds	r24, 0x0071
     88a:	20 fb       	bst	r18, 0
     88c:	80 f9       	bld	r24, 0
     88e:	80 93 71 00 	sts	0x0071, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     892:	40 e0       	ldi	r20, 0x00	; 0
     894:	50 e0       	ldi	r21, 0x00	; 0
     896:	ba 01       	movw	r22, r20
     898:	84 e6       	ldi	r24, 0x64	; 100
     89a:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     89e:	8e e0       	ldi	r24, 0x0E	; 14
     8a0:	d3 c1       	rjmp	.+934    	; 0xc48 <__stack+0x3e9>
					case 0:
						TB_out.b0 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 1:
						TB_out.b1 = (TB_Value != 0);
     8a2:	21 e0       	ldi	r18, 0x01	; 1
     8a4:	67 2b       	or	r22, r23
     8a6:	68 2b       	or	r22, r24
     8a8:	69 2b       	or	r22, r25
     8aa:	09 f4       	brne	.+2      	; 0x8ae <__stack+0x4f>
     8ac:	20 e0       	ldi	r18, 0x00	; 0
     8ae:	80 91 71 00 	lds	r24, 0x0071
     8b2:	20 fb       	bst	r18, 0
     8b4:	81 f9       	bld	r24, 1
     8b6:	80 93 71 00 	sts	0x0071, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     8ba:	40 e0       	ldi	r20, 0x00	; 0
     8bc:	50 e0       	ldi	r21, 0x00	; 0
     8be:	ba 01       	movw	r22, r20
     8c0:	84 e6       	ldi	r24, 0x64	; 100
     8c2:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     8c6:	8e e0       	ldi	r24, 0x0E	; 14
     8c8:	bf c1       	rjmp	.+894    	; 0xc48 <__stack+0x3e9>
					case 1:
						TB_out.b1 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 2:
						TB_out.b2 = (TB_Value != 0);
     8ca:	21 e0       	ldi	r18, 0x01	; 1
     8cc:	67 2b       	or	r22, r23
     8ce:	68 2b       	or	r22, r24
     8d0:	69 2b       	or	r22, r25
     8d2:	09 f4       	brne	.+2      	; 0x8d6 <__stack+0x77>
     8d4:	20 e0       	ldi	r18, 0x00	; 0
     8d6:	80 91 71 00 	lds	r24, 0x0071
     8da:	20 fb       	bst	r18, 0
     8dc:	82 f9       	bld	r24, 2
     8de:	80 93 71 00 	sts	0x0071, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     8e2:	40 e0       	ldi	r20, 0x00	; 0
     8e4:	50 e0       	ldi	r21, 0x00	; 0
     8e6:	ba 01       	movw	r22, r20
     8e8:	84 e6       	ldi	r24, 0x64	; 100
     8ea:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     8ee:	8e e0       	ldi	r24, 0x0E	; 14
     8f0:	ab c1       	rjmp	.+854    	; 0xc48 <__stack+0x3e9>
					case 2:
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     8f2:	40 e0       	ldi	r20, 0x00	; 0
     8f4:	50 e0       	ldi	r21, 0x00	; 0
     8f6:	ba 01       	movw	r22, r20
     8f8:	83 e0       	ldi	r24, 0x03	; 3
     8fa:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     8fe:	8e e0       	ldi	r24, 0x0E	; 14
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
					break;
     900:	a3 c1       	rjmp	.+838    	; 0xc48 <__stack+0x3e9>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     902:	40 e0       	ldi	r20, 0x00	; 0
     904:	50 e0       	ldi	r21, 0x00	; 0
     906:	ba 01       	movw	r22, r20
     908:	83 e0       	ldi	r24, 0x03	; 3
     90a:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
		}
		return TB_CMD_SIO;
     90e:	8e e0       	ldi	r24, 0x0E	; 14
     910:	9b c1       	rjmp	.+822    	; 0xc48 <__stack+0x3e9>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     912:	80 91 a6 00 	lds	r24, 0x00A6
     916:	81 30       	cpi	r24, 0x01	; 1
     918:	29 f0       	breq	.+10     	; 0x924 <__stack+0xc5>
     91a:	30 f0       	brcs	.+12     	; 0x928 <__stack+0xc9>
     91c:	82 30       	cpi	r24, 0x02	; 2
     91e:	09 f4       	brne	.+2      	; 0x922 <__stack+0xc3>
     920:	46 c0       	rjmp	.+140    	; 0x9ae <__stack+0x14f>
     922:	91 c1       	rjmp	.+802    	; 0xc46 <__stack+0x3e7>
						break;
				}
				break;
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
     924:	8f e0       	ldi	r24, 0x0F	; 15
     926:	90 c1       	rjmp	.+800    	; 0xc48 <__stack+0x3e9>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
		{
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
     928:	80 91 a5 00 	lds	r24, 0x00A5
     92c:	81 30       	cpi	r24, 0x01	; 1
     92e:	89 f0       	breq	.+34     	; 0x952 <__stack+0xf3>
     930:	28 f0       	brcs	.+10     	; 0x93c <__stack+0xdd>
     932:	82 30       	cpi	r24, 0x02	; 2
     934:	d1 f0       	breq	.+52     	; 0x96a <__stack+0x10b>
     936:	83 30       	cpi	r24, 0x03	; 3
     938:	29 f1       	breq	.+74     	; 0x984 <__stack+0x125>
     93a:	31 c0       	rjmp	.+98     	; 0x99e <__stack+0x13f>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
     93c:	40 91 a1 00 	lds	r20, 0x00A1
     940:	41 70       	andi	r20, 0x01	; 1
     942:	50 e0       	ldi	r21, 0x00	; 0
     944:	60 e0       	ldi	r22, 0x00	; 0
     946:	70 e0       	ldi	r23, 0x00	; 0
     948:	84 e6       	ldi	r24, 0x64	; 100
     94a:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     94e:	80 e0       	ldi	r24, 0x00	; 0
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
     950:	7b c1       	rjmp	.+758    	; 0xc48 <__stack+0x3e9>
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
     952:	40 91 a1 00 	lds	r20, 0x00A1
     956:	46 95       	lsr	r20
     958:	41 70       	andi	r20, 0x01	; 1
     95a:	50 e0       	ldi	r21, 0x00	; 0
     95c:	60 e0       	ldi	r22, 0x00	; 0
     95e:	70 e0       	ldi	r23, 0x00	; 0
     960:	84 e6       	ldi	r24, 0x64	; 100
     962:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     966:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
     968:	6f c1       	rjmp	.+734    	; 0xc48 <__stack+0x3e9>
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
     96a:	40 91 a1 00 	lds	r20, 0x00A1
     96e:	42 fb       	bst	r20, 2
     970:	44 27       	eor	r20, r20
     972:	40 f9       	bld	r20, 0
     974:	50 e0       	ldi	r21, 0x00	; 0
     976:	60 e0       	ldi	r22, 0x00	; 0
     978:	70 e0       	ldi	r23, 0x00	; 0
     97a:	84 e6       	ldi	r24, 0x64	; 100
     97c:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     980:	80 e0       	ldi	r24, 0x00	; 0
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
     982:	62 c1       	rjmp	.+708    	; 0xc48 <__stack+0x3e9>
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
     984:	40 91 a1 00 	lds	r20, 0x00A1
     988:	43 fb       	bst	r20, 3
     98a:	44 27       	eor	r20, r20
     98c:	40 f9       	bld	r20, 0
     98e:	50 e0       	ldi	r21, 0x00	; 0
     990:	60 e0       	ldi	r22, 0x00	; 0
     992:	70 e0       	ldi	r23, 0x00	; 0
     994:	84 e6       	ldi	r24, 0x64	; 100
     996:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     99a:	80 e0       	ldi	r24, 0x00	; 0
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
     99c:	55 c1       	rjmp	.+682    	; 0xc48 <__stack+0x3e9>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     99e:	40 e0       	ldi	r20, 0x00	; 0
     9a0:	50 e0       	ldi	r21, 0x00	; 0
     9a2:	ba 01       	movw	r22, r20
     9a4:	84 e0       	ldi	r24, 0x04	; 4
     9a6:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9aa:	80 e0       	ldi	r24, 0x00	; 0
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     9ac:	4d c1       	rjmp	.+666    	; 0xc48 <__stack+0x3e9>
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
				break;
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
     9ae:	80 91 a5 00 	lds	r24, 0x00A5
     9b2:	88 23       	and	r24, r24
     9b4:	19 f0       	breq	.+6      	; 0x9bc <__stack+0x15d>
     9b6:	81 30       	cpi	r24, 0x01	; 1
     9b8:	61 f0       	breq	.+24     	; 0x9d2 <__stack+0x173>
     9ba:	17 c0       	rjmp	.+46     	; 0x9ea <__stack+0x18b>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
     9bc:	40 91 71 00 	lds	r20, 0x0071
     9c0:	41 70       	andi	r20, 0x01	; 1
     9c2:	50 e0       	ldi	r21, 0x00	; 0
     9c4:	60 e0       	ldi	r22, 0x00	; 0
     9c6:	70 e0       	ldi	r23, 0x00	; 0
     9c8:	84 e6       	ldi	r24, 0x64	; 100
     9ca:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9ce:	80 e0       	ldi	r24, 0x00	; 0
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
     9d0:	3b c1       	rjmp	.+630    	; 0xc48 <__stack+0x3e9>
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
     9d2:	40 91 71 00 	lds	r20, 0x0071
     9d6:	46 95       	lsr	r20
     9d8:	41 70       	andi	r20, 0x01	; 1
     9da:	50 e0       	ldi	r21, 0x00	; 0
     9dc:	60 e0       	ldi	r22, 0x00	; 0
     9de:	70 e0       	ldi	r23, 0x00	; 0
     9e0:	84 e6       	ldi	r24, 0x64	; 100
     9e2:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9e6:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
     9e8:	2f c1       	rjmp	.+606    	; 0xc48 <__stack+0x3e9>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	ba 01       	movw	r22, r20
     9f0:	84 e0       	ldi	r24, 0x04	; 4
     9f2:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9f6:	80 e0       	ldi	r24, 0x00	; 0
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     9f8:	27 c1       	rjmp	.+590    	; 0xc48 <__stack+0x3e9>
				break;
			default:
				TB_SendAck(TB_ERR_VALUE, TB_bufIn[TB_BUF_MOTOR]); // invalid value
				break;
		}*/
		return TB_CMD_VENTIL;
     9fa:	80 e1       	ldi	r24, 0x10	; 16
     9fc:	25 c1       	rjmp	.+586    	; 0xc48 <__stack+0x3e9>
		break;
	case TB_CMD_VZOREK:
		return TB_CMD_VZOREK;
     9fe:	81 e1       	ldi	r24, 0x11	; 17
     a00:	23 c1       	rjmp	.+582    	; 0xc48 <__stack+0x3e9>
		break;
    case TB_CMD_RFS:
		return TB_CMD_RFS;
     a02:	8d e0       	ldi	r24, 0x0D	; 13
     a04:	21 c1       	rjmp	.+578    	; 0xc48 <__stack+0x3e9>
		break;
    case TB_CMD_SGP:
		if (TB_bufIn[TB_BUF_MOTOR] != 0)
     a06:	20 91 a6 00 	lds	r18, 0x00A6
     a0a:	22 23       	and	r18, r18
     a0c:	41 f0       	breq	.+16     	; 0xa1e <__stack+0x1bf>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a0e:	40 e0       	ldi	r20, 0x00	; 0
     a10:	50 e0       	ldi	r21, 0x00	; 0
     a12:	ba 01       	movw	r22, r20
     a14:	84 e0       	ldi	r24, 0x04	; 4
     a16:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	15 c1       	rjmp	.+554    	; 0xc48 <__stack+0x3e9>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
		}
		else
		{
			switch (TB_bufIn[TB_BUF_TYPE])
     a1e:	20 91 a5 00 	lds	r18, 0x00A5
     a22:	21 34       	cpi	r18, 0x41	; 65
     a24:	51 f1       	breq	.+84     	; 0xa7a <__stack+0x21b>
     a26:	18 f4       	brcc	.+6      	; 0xa2e <__stack+0x1cf>
     a28:	20 34       	cpi	r18, 0x40	; 64
     a2a:	41 f0       	breq	.+16     	; 0xa3c <__stack+0x1dd>
     a2c:	86 c0       	rjmp	.+268    	; 0xb3a <__stack+0x2db>
     a2e:	22 34       	cpi	r18, 0x42	; 66
     a30:	09 f4       	brne	.+2      	; 0xa34 <__stack+0x1d5>
     a32:	43 c0       	rjmp	.+134    	; 0xaba <__stack+0x25b>
     a34:	2c 34       	cpi	r18, 0x4C	; 76
     a36:	09 f4       	brne	.+2      	; 0xa3a <__stack+0x1db>
     a38:	60 c0       	rjmp	.+192    	; 0xafa <__stack+0x29b>
     a3a:	7f c0       	rjmp	.+254    	; 0xb3a <__stack+0x2db>
			{
				case TB_GBPARAM_EEMAGIC:
					if (TB_Value != TB_gbparam.eemagic)
     a3c:	00 91 9c 00 	lds	r16, 0x009C
     a40:	10 e0       	ldi	r17, 0x00	; 0
     a42:	20 e0       	ldi	r18, 0x00	; 0
     a44:	30 e0       	ldi	r19, 0x00	; 0
     a46:	60 17       	cp	r22, r16
     a48:	71 07       	cpc	r23, r17
     a4a:	82 07       	cpc	r24, r18
     a4c:	93 07       	cpc	r25, r19
     a4e:	69 f0       	breq	.+26     	; 0xa6a <__stack+0x20b>
					{
						TB_gbparam.eemagic = TB_Value;
     a50:	60 93 9c 00 	sts	0x009C, r22
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     a54:	19 82       	std	Y+1, r1	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     a56:	49 81       	ldd	r20, Y+1	; 0x01
     a58:	20 91 ac 00 	lds	r18, 0x00AC
     a5c:	30 91 ad 00 	lds	r19, 0x00AD
     a60:	c9 01       	movw	r24, r18
     a62:	84 0f       	add	r24, r20
     a64:	91 1d       	adc	r25, r1
     a66:	0e 94 fd 08 	call	0x11fa	; 0x11fa <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     a6a:	40 e0       	ldi	r20, 0x00	; 0
     a6c:	50 e0       	ldi	r21, 0x00	; 0
     a6e:	ba 01       	movw	r22, r20
     a70:	84 e6       	ldi	r24, 0x64	; 100
     a72:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a76:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.eemagic = TB_Value;
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     a78:	e7 c0       	rjmp	.+462    	; 0xc48 <__stack+0x3e9>
				case TB_GBPARAM_BAUD:
					if (TB_Value != TB_gbparam.baud)
     a7a:	00 91 9d 00 	lds	r16, 0x009D
     a7e:	10 e0       	ldi	r17, 0x00	; 0
     a80:	20 e0       	ldi	r18, 0x00	; 0
     a82:	30 e0       	ldi	r19, 0x00	; 0
     a84:	60 17       	cp	r22, r16
     a86:	71 07       	cpc	r23, r17
     a88:	82 07       	cpc	r24, r18
     a8a:	93 07       	cpc	r25, r19
     a8c:	71 f0       	breq	.+28     	; 0xaaa <__stack+0x24b>
					{
						TB_gbparam.baud = TB_Value;
     a8e:	60 93 9d 00 	sts	0x009D, r22
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     a92:	21 e0       	ldi	r18, 0x01	; 1
     a94:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     a96:	49 81       	ldd	r20, Y+1	; 0x01
     a98:	20 91 ac 00 	lds	r18, 0x00AC
     a9c:	30 91 ad 00 	lds	r19, 0x00AD
     aa0:	c9 01       	movw	r24, r18
     aa2:	84 0f       	add	r24, r20
     aa4:	91 1d       	adc	r25, r1
     aa6:	0e 94 fd 08 	call	0x11fa	; 0x11fa <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     aaa:	40 e0       	ldi	r20, 0x00	; 0
     aac:	50 e0       	ldi	r21, 0x00	; 0
     aae:	ba 01       	movw	r22, r20
     ab0:	84 e6       	ldi	r24, 0x64	; 100
     ab2:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ab6:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.baud = TB_Value;
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     ab8:	c7 c0       	rjmp	.+398    	; 0xc48 <__stack+0x3e9>
				case TB_GBPARAM_ADDRESS:
					if (TB_Value != TB_gbparam.address)
     aba:	00 91 9e 00 	lds	r16, 0x009E
     abe:	10 e0       	ldi	r17, 0x00	; 0
     ac0:	20 e0       	ldi	r18, 0x00	; 0
     ac2:	30 e0       	ldi	r19, 0x00	; 0
     ac4:	60 17       	cp	r22, r16
     ac6:	71 07       	cpc	r23, r17
     ac8:	82 07       	cpc	r24, r18
     aca:	93 07       	cpc	r25, r19
     acc:	71 f0       	breq	.+28     	; 0xaea <__stack+0x28b>
					{
						TB_gbparam.address = TB_Value;
     ace:	60 93 9e 00 	sts	0x009E, r22
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     ad2:	22 e0       	ldi	r18, 0x02	; 2
     ad4:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     ad6:	49 81       	ldd	r20, Y+1	; 0x01
     ad8:	20 91 ac 00 	lds	r18, 0x00AC
     adc:	30 91 ad 00 	lds	r19, 0x00AD
     ae0:	c9 01       	movw	r24, r18
     ae2:	84 0f       	add	r24, r20
     ae4:	91 1d       	adc	r25, r1
     ae6:	0e 94 fd 08 	call	0x11fa	; 0x11fa <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     aea:	40 e0       	ldi	r20, 0x00	; 0
     aec:	50 e0       	ldi	r21, 0x00	; 0
     aee:	ba 01       	movw	r22, r20
     af0:	84 e6       	ldi	r24, 0x64	; 100
     af2:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     af6:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.address = TB_Value;
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     af8:	a7 c0       	rjmp	.+334    	; 0xc48 <__stack+0x3e9>
				case TB_GBPARAM_HOST_ADDR:
					if (TB_Value != TB_gbparam.host_address)
     afa:	00 91 a0 00 	lds	r16, 0x00A0
     afe:	10 e0       	ldi	r17, 0x00	; 0
     b00:	20 e0       	ldi	r18, 0x00	; 0
     b02:	30 e0       	ldi	r19, 0x00	; 0
     b04:	60 17       	cp	r22, r16
     b06:	71 07       	cpc	r23, r17
     b08:	82 07       	cpc	r24, r18
     b0a:	93 07       	cpc	r25, r19
     b0c:	71 f0       	breq	.+28     	; 0xb2a <__stack+0x2cb>
					{
						TB_gbparam.host_address = TB_Value;
     b0e:	60 93 a0 00 	sts	0x00A0, r22
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     b12:	24 e0       	ldi	r18, 0x04	; 4
     b14:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     b16:	49 81       	ldd	r20, Y+1	; 0x01
     b18:	20 91 ac 00 	lds	r18, 0x00AC
     b1c:	30 91 ad 00 	lds	r19, 0x00AD
     b20:	c9 01       	movw	r24, r18
     b22:	84 0f       	add	r24, r20
     b24:	91 1d       	adc	r25, r1
     b26:	0e 94 fd 08 	call	0x11fa	; 0x11fa <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     b2a:	40 e0       	ldi	r20, 0x00	; 0
     b2c:	50 e0       	ldi	r21, 0x00	; 0
     b2e:	ba 01       	movw	r22, r20
     b30:	84 e6       	ldi	r24, 0x64	; 100
     b32:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b36:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.host_address = TB_Value;
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     b38:	87 c0       	rjmp	.+270    	; 0xc48 <__stack+0x3e9>
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b3a:	40 e0       	ldi	r20, 0x00	; 0
     b3c:	50 e0       	ldi	r21, 0x00	; 0
     b3e:	ba 01       	movw	r22, r20
     b40:	84 e0       	ldi	r24, 0x04	; 4
     b42:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b46:	80 e0       	ldi	r24, 0x00	; 0
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
					break;
     b48:	7f c0       	rjmp	.+254    	; 0xc48 <__stack+0x3e9>
			}
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     b4a:	80 91 a6 00 	lds	r24, 0x00A6
     b4e:	88 23       	and	r24, r24
     b50:	41 f0       	breq	.+16     	; 0xb62 <__stack+0x303>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	ba 01       	movw	r22, r20
     b58:	84 e0       	ldi	r24, 0x04	; 4
     b5a:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b5e:	80 e0       	ldi	r24, 0x00	; 0
     b60:	73 c0       	rjmp	.+230    	; 0xc48 <__stack+0x3e9>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     b62:	80 91 a5 00 	lds	r24, 0x00A5
     b66:	81 34       	cpi	r24, 0x41	; 65
     b68:	49 f0       	breq	.+18     	; 0xb7c <__stack+0x31d>
     b6a:	18 f4       	brcc	.+6      	; 0xb72 <__stack+0x313>
     b6c:	80 34       	cpi	r24, 0x40	; 64
     b6e:	21 f1       	breq	.+72     	; 0xbb8 <__stack+0x359>
     b70:	2d c0       	rjmp	.+90     	; 0xbcc <__stack+0x36d>
     b72:	82 34       	cpi	r24, 0x42	; 66
     b74:	69 f0       	breq	.+26     	; 0xb90 <__stack+0x331>
     b76:	8c 34       	cpi	r24, 0x4C	; 76
     b78:	a9 f0       	breq	.+42     	; 0xba4 <__stack+0x345>
     b7a:	28 c0       	rjmp	.+80     	; 0xbcc <__stack+0x36d>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     b7c:	40 91 9d 00 	lds	r20, 0x009D
     b80:	50 e0       	ldi	r21, 0x00	; 0
     b82:	60 e0       	ldi	r22, 0x00	; 0
     b84:	70 e0       	ldi	r23, 0x00	; 0
     b86:	84 e6       	ldi	r24, 0x64	; 100
     b88:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b8c:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
     b8e:	5c c0       	rjmp	.+184    	; 0xc48 <__stack+0x3e9>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     b90:	40 91 9e 00 	lds	r20, 0x009E
     b94:	50 e0       	ldi	r21, 0x00	; 0
     b96:	60 e0       	ldi	r22, 0x00	; 0
     b98:	70 e0       	ldi	r23, 0x00	; 0
     b9a:	84 e6       	ldi	r24, 0x64	; 100
     b9c:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ba0:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
     ba2:	52 c0       	rjmp	.+164    	; 0xc48 <__stack+0x3e9>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     ba4:	40 91 a0 00 	lds	r20, 0x00A0
     ba8:	50 e0       	ldi	r21, 0x00	; 0
     baa:	60 e0       	ldi	r22, 0x00	; 0
     bac:	70 e0       	ldi	r23, 0x00	; 0
     bae:	84 e6       	ldi	r24, 0x64	; 100
     bb0:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     bb4:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
     bb6:	48 c0       	rjmp	.+144    	; 0xc48 <__stack+0x3e9>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     bb8:	40 91 9c 00 	lds	r20, 0x009C
     bbc:	50 e0       	ldi	r21, 0x00	; 0
     bbe:	60 e0       	ldi	r22, 0x00	; 0
     bc0:	70 e0       	ldi	r23, 0x00	; 0
     bc2:	84 e6       	ldi	r24, 0x64	; 100
     bc4:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     bc8:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
     bca:	3e c0       	rjmp	.+124    	; 0xc48 <__stack+0x3e9>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     bcc:	40 e0       	ldi	r20, 0x00	; 0
     bce:	50 e0       	ldi	r21, 0x00	; 0
     bd0:	ba 01       	movw	r22, r20
     bd2:	84 e0       	ldi	r24, 0x04	; 4
     bd4:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     bd8:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
            break;
     bda:	36 c0       	rjmp	.+108    	; 0xc48 <__stack+0x3e9>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     bdc:	80 91 a5 00 	lds	r24, 0x00A5
     be0:	81 11       	cpse	r24, r1
     be2:	1c c0       	rjmp	.+56     	; 0xc1c <__stack+0x3bd>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     be4:	80 91 ae 00 	lds	r24, 0x00AE
     be8:	80 93 93 00 	sts	0x0093, r24
        TB_bufOut[1] = '1';
     bec:	81 e3       	ldi	r24, 0x31	; 49
     bee:	80 93 94 00 	sts	0x0094, r24
        TB_bufOut[2] = '0';
     bf2:	90 e3       	ldi	r25, 0x30	; 48
     bf4:	90 93 95 00 	sts	0x0095, r25
        TB_bufOut[3] = '2';
     bf8:	22 e3       	ldi	r18, 0x32	; 50
     bfa:	20 93 96 00 	sts	0x0096, r18
        TB_bufOut[4] = '1';
     bfe:	80 93 97 00 	sts	0x0097, r24
        TB_bufOut[5] = 'V';
     c02:	36 e5       	ldi	r19, 0x56	; 86
     c04:	30 93 98 00 	sts	0x0098, r19
        TB_bufOut[6] = '1';
     c08:	80 93 99 00 	sts	0x0099, r24
        TB_bufOut[7] = '2';
     c0c:	20 93 9a 00 	sts	0x009A, r18
        TB_bufOut[8] = '0';
     c10:	90 93 9b 00 	sts	0x009B, r25
        TB_Send();
     c14:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <TB_Send>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	16 c0       	rjmp	.+44     	; 0xc48 <__stack+0x3e9>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     c1c:	40 e4       	ldi	r20, 0x40	; 64
     c1e:	50 e3       	ldi	r21, 0x30	; 48
     c20:	60 e2       	ldi	r22, 0x20	; 32
     c22:	70 e1       	ldi	r23, 0x10	; 16
     c24:	84 e6       	ldi	r24, 0x64	; 100
     c26:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c2a:	80 e0       	ldi	r24, 0x00	; 0
     c2c:	0d c0       	rjmp	.+26     	; 0xc48 <__stack+0x3e9>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     c2e:	40 e0       	ldi	r20, 0x00	; 0
     c30:	50 e0       	ldi	r21, 0x00	; 0
     c32:	ba 01       	movw	r22, r20
     c34:	82 e0       	ldi	r24, 0x02	; 2
     c36:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
      return 0;
     c3a:	80 e0       	ldi	r24, 0x00	; 0
     c3c:	05 c0       	rjmp	.+10     	; 0xc48 <__stack+0x3e9>
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
      return TB_CMD_ROL;
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
     c3e:	84 e0       	ldi	r24, 0x04	; 4
     c40:	03 c0       	rjmp	.+6      	; 0xc48 <__stack+0x3e9>
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 1:
				#ifdef TB_SIO_BANK_1_IMPLEMENTED
					return TB_CMD_SIO;
     c42:	8e e0       	ldi	r24, 0x0E	; 14
     c44:	01 c0       	rjmp	.+2      	; 0xc48 <__stack+0x3e9>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c46:	80 e0       	ldi	r24, 0x00	; 0
}
     c48:	0f 90       	pop	r0
     c4a:	df 91       	pop	r29
     c4c:	cf 91       	pop	r28
     c4e:	1f 91       	pop	r17
     c50:	0f 91       	pop	r16
     c52:	08 95       	ret

00000c54 <TB_SendSerVzorku>:
}

/******************************************************/
// set command to module
void TB_SendSerVzorku(byte addr, byte command, byte type, byte Type4, byte Type3, byte Type2, byte Type1, byte Type0)
{
     c54:	af 92       	push	r10
     c56:	cf 92       	push	r12
     c58:	ef 92       	push	r14
     c5a:	0f 93       	push	r16
	TB_bufOut[0] = addr;
     c5c:	80 93 93 00 	sts	0x0093, r24
	TB_bufOut[1] = command;
     c60:	60 93 94 00 	sts	0x0094, r22
	TB_bufOut[2] = type;
     c64:	40 93 95 00 	sts	0x0095, r20
	TB_bufOut[3] = Type4;
     c68:	20 93 96 00 	sts	0x0096, r18
	TB_bufOut[4] = Type3;
     c6c:	00 93 97 00 	sts	0x0097, r16
	TB_bufOut[5] = Type2;
     c70:	e0 92 98 00 	sts	0x0098, r14
	TB_bufOut[6] = Type1;
     c74:	c0 92 99 00 	sts	0x0099, r12
	TB_bufOut[7] = Type0;
     c78:	a0 92 9a 00 	sts	0x009A, r10
	TB_calcSum();
     c7c:	0e 94 74 02 	call	0x4e8	; 0x4e8 <TB_calcSum>
	TB_Send();
     c80:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <TB_Send>
}
     c84:	0f 91       	pop	r16
     c86:	ef 90       	pop	r14
     c88:	cf 90       	pop	r12
     c8a:	af 90       	pop	r10
     c8c:	08 95       	ret

00000c8e <uart_get_char>:
  return 9;
}

inline byte uart_rx_empty(void)
{
  return (uart0_buf_rx_ptr_e == uart0_buf_rx_ptr_b);
     c8e:	90 91 6d 00 	lds	r25, 0x006D
     c92:	80 91 6e 00 	lds	r24, 0x006E
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     c96:	98 17       	cp	r25, r24
     c98:	61 f0       	breq	.+24     	; 0xcb2 <uart_get_char+0x24>

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     c9a:	90 91 6e 00 	lds	r25, 0x006E
     c9e:	9f 5f       	subi	r25, 0xFF	; 255
     ca0:	9f 70       	andi	r25, 0x0F	; 15
  res = uart0_buf_rx[ptr];
     ca2:	e9 2f       	mov	r30, r25
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	e8 5b       	subi	r30, 0xB8	; 184
     ca8:	fe 4f       	sbci	r31, 0xFE	; 254
     caa:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     cac:	90 93 6e 00 	sts	0x006E, r25
  return res;
     cb0:	08 95       	ret
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     cb2:	80 e0       	ldi	r24, 0x00	; 0
  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
  res = uart0_buf_rx[ptr];
  uart0_buf_rx_ptr_b = ptr;
  return res;
  
}
     cb4:	08 95       	ret

00000cb6 <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     cb6:	90 91 6d 00 	lds	r25, 0x006D
     cba:	9f 5f       	subi	r25, 0xFF	; 255
     cbc:	9f 70       	andi	r25, 0x0F	; 15
  uart0_buf_rx[ptr] = dat;
     cbe:	e9 2f       	mov	r30, r25
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	e8 5b       	subi	r30, 0xB8	; 184
     cc4:	fe 4f       	sbci	r31, 0xFE	; 254
     cc6:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     cc8:	90 93 6d 00 	sts	0x006D, r25
     ccc:	08 95       	ret

00000cce <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     cce:	90 91 6c 00 	lds	r25, 0x006C
  res = uart0_buf_tx[ptr];
     cd2:	e9 2f       	mov	r30, r25
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	e1 55       	subi	r30, 0x51	; 81
     cd8:	ff 4f       	sbci	r31, 0xFF	; 255
     cda:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     cdc:	9f 5f       	subi	r25, 0xFF	; 255
     cde:	90 93 6c 00 	sts	0x006C, r25
  return res;
}
     ce2:	08 95       	ret

00000ce4 <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     ce4:	80 91 65 00 	lds	r24, 0x0065
     ce8:	80 fd       	sbrc	r24, 0
     cea:	0b c0       	rjmp	.+22     	; 0xd02 <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     cec:	80 91 65 00 	lds	r24, 0x0065
     cf0:	81 60       	ori	r24, 0x01	; 1
     cf2:	80 93 65 00 	sts	0x0065, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    UART0_TX_ENA;  // tx mode
     cf6:	92 9a       	sbi	0x12, 2	; 18
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     cf8:	10 92 6c 00 	sts	0x006C, r1
    UART0_PROC_UDR = uart_send_char();
     cfc:	0e 94 67 06 	call	0xcce	; 0xcce <uart_send_char>
     d00:	8c b9       	out	0x0c, r24	; 12
     d02:	08 95       	ret

00000d04 <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     d04:	88 23       	and	r24, r24
     d06:	11 f0       	breq	.+4      	; 0xd0c <uart_interrupt_rx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     d08:	57 9a       	sbi	0x0a, 7	; 10
     d0a:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     d0c:	57 98       	cbi	0x0a, 7	; 10
     d0e:	08 95       	ret

00000d10 <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     d10:	88 23       	and	r24, r24
     d12:	11 f0       	breq	.+4      	; 0xd18 <uart_interrupt_tx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     d14:	56 9a       	sbi	0x0a, 6	; 10
     d16:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     d18:	56 98       	cbi	0x0a, 6	; 10
     d1a:	08 95       	ret

00000d1c <__vector_13>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     d1c:	1f 92       	push	r1
     d1e:	0f 92       	push	r0
     d20:	0f b6       	in	r0, 0x3f	; 63
     d22:	0f 92       	push	r0
     d24:	11 24       	eor	r1, r1
     d26:	2f 93       	push	r18
     d28:	3f 93       	push	r19
     d2a:	4f 93       	push	r20
     d2c:	5f 93       	push	r21
     d2e:	6f 93       	push	r22
     d30:	7f 93       	push	r23
     d32:	8f 93       	push	r24
     d34:	9f 93       	push	r25
     d36:	af 93       	push	r26
     d38:	bf 93       	push	r27
     d3a:	ef 93       	push	r30
     d3c:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;
  
  uart0_rx_timeout = UART0_TIMEOUT;
     d3e:	85 e0       	ldi	r24, 0x05	; 5
     d40:	80 93 67 00 	sts	0x0067, r24
  tmpStatus = UART0_PROC_UCSRA;
     d44:	8b b1       	in	r24, 0x0b	; 11
  uart0_status |= tmpStatus;
     d46:	90 91 66 00 	lds	r25, 0x0066
     d4a:	89 2b       	or	r24, r25
     d4c:	80 93 66 00 	sts	0x0066, r24
  tmpDat = UART0_PROC_UDR;
     d50:	8c b1       	in	r24, 0x0c	; 12
  uart_receive_char(tmpDat);
     d52:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <uart_receive_char>
}
     d56:	ff 91       	pop	r31
     d58:	ef 91       	pop	r30
     d5a:	bf 91       	pop	r27
     d5c:	af 91       	pop	r26
     d5e:	9f 91       	pop	r25
     d60:	8f 91       	pop	r24
     d62:	7f 91       	pop	r23
     d64:	6f 91       	pop	r22
     d66:	5f 91       	pop	r21
     d68:	4f 91       	pop	r20
     d6a:	3f 91       	pop	r19
     d6c:	2f 91       	pop	r18
     d6e:	0f 90       	pop	r0
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	0f 90       	pop	r0
     d74:	1f 90       	pop	r1
     d76:	18 95       	reti

00000d78 <__vector_15>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     d78:	1f 92       	push	r1
     d7a:	0f 92       	push	r0
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	0f 92       	push	r0
     d80:	11 24       	eor	r1, r1
     d82:	2f 93       	push	r18
     d84:	3f 93       	push	r19
     d86:	4f 93       	push	r20
     d88:	5f 93       	push	r21
     d8a:	6f 93       	push	r22
     d8c:	7f 93       	push	r23
     d8e:	8f 93       	push	r24
     d90:	9f 93       	push	r25
     d92:	af 93       	push	r26
     d94:	bf 93       	push	r27
     d96:	ef 93       	push	r30
     d98:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart0_flags.txing == false) return;
     d9a:	80 91 65 00 	lds	r24, 0x0065
     d9e:	80 ff       	sbrs	r24, 0
     da0:	0e c0       	rjmp	.+28     	; 0xdbe <__vector_15+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     da2:	80 91 6c 00 	lds	r24, 0x006C
     da6:	89 30       	cpi	r24, 0x09	; 9
     da8:	38 f0       	brcs	.+14     	; 0xdb8 <__vector_15+0x40>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     daa:	80 91 65 00 	lds	r24, 0x0065
     dae:	8e 7f       	andi	r24, 0xFE	; 254
     db0:	80 93 65 00 	sts	0x0065, r24
    // if whole packed was send, wait for response
    //uart0_flags.wait_tx = TRUE;
    UART0_TX_DIS;   // rx mode
     db4:	92 98       	cbi	0x12, 2	; 18
    return;
     db6:	03 c0       	rjmp	.+6      	; 0xdbe <__vector_15+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     db8:	0e 94 67 06 	call	0xcce	; 0xcce <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     dbc:	8c b9       	out	0x0c, r24	; 12
  }
}
     dbe:	ff 91       	pop	r31
     dc0:	ef 91       	pop	r30
     dc2:	bf 91       	pop	r27
     dc4:	af 91       	pop	r26
     dc6:	9f 91       	pop	r25
     dc8:	8f 91       	pop	r24
     dca:	7f 91       	pop	r23
     dcc:	6f 91       	pop	r22
     dce:	5f 91       	pop	r21
     dd0:	4f 91       	pop	r20
     dd2:	3f 91       	pop	r19
     dd4:	2f 91       	pop	r18
     dd6:	0f 90       	pop	r0
     dd8:	0f be       	out	0x3f, r0	; 63
     dda:	0f 90       	pop	r0
     ddc:	1f 90       	pop	r1
     dde:	18 95       	reti

00000de0 <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     de0:	87 e0       	ldi	r24, 0x07	; 7
     de2:	89 b9       	out	0x09, r24	; 9

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     de4:	8a b1       	in	r24, 0x0a	; 10
     de6:	88 61       	ori	r24, 0x18	; 24
     de8:	8a b9       	out	0x0a, r24	; 10

  uart_interrupt_rx(true);
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	0e 94 82 06 	call	0xd04	; 0xd04 <uart_interrupt_rx>
  uart_interrupt_tx(true);
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	0e 94 88 06 	call	0xd10	; 0xd10 <uart_interrupt_tx>
  uart0_status = 0;
     df6:	10 92 66 00 	sts	0x0066, r1
     dfa:	08 95       	ret

00000dfc <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     dfc:	bf 92       	push	r11
     dfe:	cf 92       	push	r12
     e00:	df 92       	push	r13
     e02:	ef 92       	push	r14
     e04:	ff 92       	push	r15
     e06:	0f 93       	push	r16
     e08:	1f 93       	push	r17
     e0a:	cf 93       	push	r28
     e0c:	df 93       	push	r29
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     e0e:	90 91 6a 00 	lds	r25, 0x006A
     e12:	80 91 6b 00 	lds	r24, 0x006B
  byte iptr;
  byte sum;
  byte *ptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     e16:	98 17       	cp	r25, r24
     e18:	49 f1       	breq	.+82     	; 0xe6c <uart0_process+0x70>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     e1a:	80 91 65 00 	lds	r24, 0x0065
     e1e:	80 fd       	sbrc	r24, 0
     e20:	25 c0       	rjmp	.+74     	; 0xe6c <uart0_process+0x70>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     e22:	50 91 6b 00 	lds	r21, 0x006B
     e26:	5f 5f       	subi	r21, 0xFF	; 255
     e28:	5f 70       	andi	r21, 0x0F	; 15
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     e2a:	85 2f       	mov	r24, r21
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	9c 01       	movw	r18, r24
     e30:	22 0f       	add	r18, r18
     e32:	33 1f       	adc	r19, r19
     e34:	22 0f       	add	r18, r18
     e36:	33 1f       	adc	r19, r19
     e38:	22 0f       	add	r18, r18
     e3a:	33 1f       	adc	r19, r19
     e3c:	82 0f       	add	r24, r18
     e3e:	93 1f       	adc	r25, r19
     e40:	88 5a       	subi	r24, 0xA8	; 168
     e42:	9e 4f       	sbci	r25, 0xFE	; 254
     e44:	9c 01       	movw	r18, r24
     e46:	27 5f       	subi	r18, 0xF7	; 247
     e48:	3f 4f       	sbci	r19, 0xFF	; 255
     e4a:	fc 01       	movw	r30, r24
     e4c:	df 01       	movw	r26, r30
     e4e:	a8 1b       	sub	r26, r24
     e50:	b9 0b       	sbc	r27, r25
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
     e52:	41 91       	ld	r20, Z+
     e54:	a1 55       	subi	r26, 0x51	; 81
     e56:	bf 4f       	sbci	r27, 0xFF	; 255
     e58:	4c 93       	st	X, r20
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
     e5a:	e2 17       	cp	r30, r18
     e5c:	f3 07       	cpc	r31, r19
     e5e:	b1 f7       	brne	.-20     	; 0xe4c <uart0_process+0x50>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
     e60:	50 93 6b 00 	sts	0x006B, r21
      uart0_buf_tx_ptr = 0;
     e64:	10 92 6c 00 	sts	0x006C, r1
      uart_send();
     e68:	0e 94 72 06 	call	0xce4	; 0xce4 <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     e6c:	80 91 65 00 	lds	r24, 0x0065
     e70:	83 fd       	sbrc	r24, 3
     e72:	4b c0       	rjmp	.+150    	; 0xf0a <uart0_process+0x10e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
     e74:	80 91 6d 00 	lds	r24, 0x006D
     e78:	90 91 6e 00 	lds	r25, 0x006E
     e7c:	89 1b       	sub	r24, r25
     e7e:	8f 70       	andi	r24, 0x0F	; 15
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     e80:	89 30       	cpi	r24, 0x09	; 9
     e82:	08 f4       	brcc	.+2      	; 0xe86 <uart0_process+0x8a>
     e84:	42 c0       	rjmp	.+132    	; 0xf0a <uart0_process+0x10e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?


    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     e86:	b0 90 68 00 	lds	r11, 0x0068
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	8b 0d       	add	r24, r11
     e8e:	8f 70       	andi	r24, 0x0F	; 15
     e90:	b8 2e       	mov	r11, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
     e92:	e8 2e       	mov	r14, r24
     e94:	f1 2c       	mov	r15, r1
     e96:	f7 01       	movw	r30, r14
     e98:	ee 0f       	add	r30, r30
     e9a:	ff 1f       	adc	r31, r31
     e9c:	ee 0f       	add	r30, r30
     e9e:	ff 1f       	adc	r31, r31
     ea0:	ee 0f       	add	r30, r30
     ea2:	ff 1f       	adc	r31, r31
     ea4:	ee 0d       	add	r30, r14
     ea6:	ff 1d       	adc	r31, r15
     ea8:	cf 01       	movw	r24, r30
     eaa:	88 54       	subi	r24, 0x48	; 72
     eac:	9f 4f       	sbci	r25, 0xFF	; 255
     eae:	6c 01       	movw	r12, r24
     eb0:	8c 01       	movw	r16, r24
     eb2:	07 5f       	subi	r16, 0xF7	; 247
     eb4:	1f 4f       	sbci	r17, 0xFF	; 255
     eb6:	ec 01       	movw	r28, r24

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
     eb8:	0e 94 47 06 	call	0xc8e	; 0xc8e <uart_get_char>
     ebc:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
     ebe:	c0 17       	cp	r28, r16
     ec0:	d1 07       	cpc	r29, r17
     ec2:	d1 f7       	brne	.-12     	; 0xeb8 <uart0_process+0xbc>
     ec4:	f6 01       	movw	r30, r12
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
     eca:	21 91       	ld	r18, Z+
     ecc:	92 0f       	add	r25, r18
      //uart0_buf_pac_rx[0].b[i] = uart_get_char(); 
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
     ece:	8f 5f       	subi	r24, 0xFF	; 255
     ed0:	88 30       	cpi	r24, 0x08	; 8
     ed2:	d9 f7       	brne	.-10     	; 0xeca <uart0_process+0xce>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
     ed4:	f7 01       	movw	r30, r14
     ed6:	ee 0f       	add	r30, r30
     ed8:	ff 1f       	adc	r31, r31
     eda:	ee 0f       	add	r30, r30
     edc:	ff 1f       	adc	r31, r31
     ede:	ee 0f       	add	r30, r30
     ee0:	ff 1f       	adc	r31, r31
     ee2:	ee 0d       	add	r30, r14
     ee4:	ff 1d       	adc	r31, r15
     ee6:	e8 54       	subi	r30, 0x48	; 72
     ee8:	ff 4f       	sbci	r31, 0xFF	; 255
     eea:	80 85       	ldd	r24, Z+8	; 0x08
     eec:	98 13       	cpse	r25, r24
     eee:	08 c0       	rjmp	.+16     	; 0xf00 <uart0_process+0x104>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
     ef0:	80 91 65 00 	lds	r24, 0x0065
     ef4:	88 60       	ori	r24, 0x08	; 8
     ef6:	80 93 65 00 	sts	0x0065, r24
      uart0_buf_pac_rx_ptr_e = iptr;
     efa:	b0 92 68 00 	sts	0x0068, r11
     efe:	05 c0       	rjmp	.+10     	; 0xf0a <uart0_process+0x10e>

     } else {
      uart0_flags.data_receive_error = TRUE;
     f00:	80 91 65 00 	lds	r24, 0x0065
     f04:	80 61       	ori	r24, 0x10	; 16
     f06:	80 93 65 00 	sts	0x0065, r24
    }
  }

}
     f0a:	df 91       	pop	r29
     f0c:	cf 91       	pop	r28
     f0e:	1f 91       	pop	r17
     f10:	0f 91       	pop	r16
     f12:	ff 90       	pop	r15
     f14:	ef 90       	pop	r14
     f16:	df 90       	pop	r13
     f18:	cf 90       	pop	r12
     f1a:	bf 90       	pop	r11
     f1c:	08 95       	ret

00000f1e <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat
  if (uart0_rx_timeout > 0) {
     f1e:	80 91 67 00 	lds	r24, 0x0067
     f22:	88 23       	and	r24, r24
     f24:	41 f0       	breq	.+16     	; 0xf36 <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
     f26:	80 91 67 00 	lds	r24, 0x0067
     f2a:	81 50       	subi	r24, 0x01	; 1
     f2c:	80 93 67 00 	sts	0x0067, r24
    uart0_rx_timeout_flag = false;
     f30:	10 92 64 00 	sts	0x0064, r1
     f34:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
     f36:	80 91 64 00 	lds	r24, 0x0064
     f3a:	81 11       	cpse	r24, r1
     f3c:	07 c0       	rjmp	.+14     	; 0xf4c <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
     f3e:	80 91 6d 00 	lds	r24, 0x006D
     f42:	80 93 6e 00 	sts	0x006E, r24
      uart0_rx_timeout_flag = true;
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	80 93 64 00 	sts	0x0064, r24
     f4c:	08 95       	ret

00000f4e <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f4e:	80 91 69 00 	lds	r24, 0x0069
     f52:	8f 5f       	subi	r24, 0xFF	; 255
     f54:	8f 70       	andi	r24, 0x0F	; 15
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	9c 01       	movw	r18, r24
     f5a:	22 0f       	add	r18, r18
     f5c:	33 1f       	adc	r19, r19
     f5e:	22 0f       	add	r18, r18
     f60:	33 1f       	adc	r19, r19
     f62:	22 0f       	add	r18, r18
     f64:	33 1f       	adc	r19, r19
     f66:	82 0f       	add	r24, r18
     f68:	93 1f       	adc	r25, r19
}
     f6a:	88 54       	subi	r24, 0x48	; 72
     f6c:	9f 4f       	sbci	r25, 0xFF	; 255
     f6e:	08 95       	ret

00000f70 <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f70:	80 91 69 00 	lds	r24, 0x0069
     f74:	8f 5f       	subi	r24, 0xFF	; 255
     f76:	8f 70       	andi	r24, 0x0F	; 15
  uart0_buf_pac_rx_ptr_b = i;
     f78:	80 93 69 00 	sts	0x0069, r24
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
     f7c:	80 91 68 00 	lds	r24, 0x0068
     f80:	90 91 69 00 	lds	r25, 0x0069
     f84:	89 1b       	sub	r24, r25
     f86:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
     f88:	29 f4       	brne	.+10     	; 0xf94 <uart0_get_data_end+0x24>
    uart0_flags.data_received = FALSE;
     f8a:	90 91 65 00 	lds	r25, 0x0065
     f8e:	97 7f       	andi	r25, 0xF7	; 247
     f90:	90 93 65 00 	sts	0x0065, r25
  }
  return i;
}
     f94:	08 95       	ret

00000f96 <uart0_put_data>:


//----------------------------------------------------------
// send packet pointed by dataptr
void uart0_put_data(byte * dataptr)
{
     f96:	fc 01       	movw	r30, r24
  byte i;
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f98:	50 91 6a 00 	lds	r21, 0x006A
     f9c:	5f 5f       	subi	r21, 0xFF	; 255
     f9e:	5f 70       	andi	r21, 0x0F	; 15

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
     fa0:	85 2f       	mov	r24, r21
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	dc 01       	movw	r26, r24
     fa6:	aa 0f       	add	r26, r26
     fa8:	bb 1f       	adc	r27, r27
     faa:	aa 0f       	add	r26, r26
     fac:	bb 1f       	adc	r27, r27
     fae:	aa 0f       	add	r26, r26
     fb0:	bb 1f       	adc	r27, r27
     fb2:	a8 0f       	add	r26, r24
     fb4:	b9 1f       	adc	r27, r25
     fb6:	a8 5a       	subi	r26, 0xA8	; 168
     fb8:	be 4f       	sbci	r27, 0xFE	; 254
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
     fba:	30 e0       	ldi	r19, 0x00	; 0
  // copy data with sum
  for(i=0; i<8; i++) {
     fbc:	20 e0       	ldi	r18, 0x00	; 0
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
     fbe:	40 81       	ld	r20, Z
     fc0:	4d 93       	st	X+, r20
    sum += *dataptr;
     fc2:	41 91       	ld	r20, Z+
     fc4:	34 0f       	add	r19, r20

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
     fc6:	2f 5f       	subi	r18, 0xFF	; 255
     fc8:	28 30       	cpi	r18, 0x08	; 8
     fca:	c9 f7       	brne	.-14     	; 0xfbe <uart0_put_data+0x28>
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart0_buf_pac_tx[iptr].n.sum = sum; // save calculated sum
     fcc:	fc 01       	movw	r30, r24
     fce:	ee 0f       	add	r30, r30
     fd0:	ff 1f       	adc	r31, r31
     fd2:	ee 0f       	add	r30, r30
     fd4:	ff 1f       	adc	r31, r31
     fd6:	ee 0f       	add	r30, r30
     fd8:	ff 1f       	adc	r31, r31
     fda:	8e 0f       	add	r24, r30
     fdc:	9f 1f       	adc	r25, r31
     fde:	fc 01       	movw	r30, r24
     fe0:	e8 5a       	subi	r30, 0xA8	; 168
     fe2:	fe 4f       	sbci	r31, 0xFE	; 254
     fe4:	30 87       	std	Z+8, r19	; 0x08

  uart0_buf_pac_tx_ptr_e = iptr;
     fe6:	50 93 6a 00 	sts	0x006A, r21
     fea:	08 95       	ret

00000fec <uart0_set_baud>:
// Set from default baud rates
#define MACRO_BAUDRATE(BAUDRATE) (UART0_PROC_UBRRL = (F_CPU / (16UL * BAUDRATE)) - 1)
void uart0_set_baud(byte baud)
{
  // UART port
  switch (baud) {
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	8b 30       	cpi	r24, 0x0B	; 11
     ff0:	91 05       	cpc	r25, r1
     ff2:	28 f5       	brcc	.+74     	; 0x103e <uart0_set_baud+0x52>
     ff4:	fc 01       	movw	r30, r24
     ff6:	e6 5d       	subi	r30, 0xD6	; 214
     ff8:	ff 4f       	sbci	r31, 0xFF	; 255
     ffa:	0c 94 e7 08 	jmp	0x11ce	; 0x11ce <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
     ffe:	8f e5       	ldi	r24, 0x5F	; 95
    1000:	89 b9       	out	0x09, r24	; 9
      break;
    1002:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    1004:	8f e3       	ldi	r24, 0x3F	; 63
    1006:	89 b9       	out	0x09, r24	; 9
      break;
    1008:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    100a:	8f e2       	ldi	r24, 0x2F	; 47
    100c:	89 b9       	out	0x09, r24	; 9
      break;
    100e:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    1010:	8f e1       	ldi	r24, 0x1F	; 31
    1012:	89 b9       	out	0x09, r24	; 9
      break;
    1014:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    1016:	87 e1       	ldi	r24, 0x17	; 23
    1018:	89 b9       	out	0x09, r24	; 9
      break;
    101a:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    101c:	8f e0       	ldi	r24, 0x0F	; 15
    101e:	89 b9       	out	0x09, r24	; 9
      break;
    1020:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    1022:	8b e0       	ldi	r24, 0x0B	; 11
    1024:	89 b9       	out	0x09, r24	; 9
      break;
    1026:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    1028:	87 e0       	ldi	r24, 0x07	; 7
    102a:	89 b9       	out	0x09, r24	; 9
      break;
    102c:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    102e:	83 e0       	ldi	r24, 0x03	; 3
    1030:	89 b9       	out	0x09, r24	; 9
      break;
    1032:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    1034:	82 e0       	ldi	r24, 0x02	; 2
    1036:	89 b9       	out	0x09, r24	; 9
      break;
    1038:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    103a:	19 b8       	out	0x09, r1	; 9
      break;
    103c:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    103e:	8f e2       	ldi	r24, 0x2F	; 47
    1040:	89 b9       	out	0x09, r24	; 9
    1042:	08 95       	ret

00001044 <send_data>:



void send_data(void)
{
	uart0_put_data((byte *) &TB_bufOut);
    1044:	83 e9       	ldi	r24, 0x93	; 147
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	0e 94 cb 07 	call	0xf96	; 0xf96 <uart0_put_data>
    104c:	08 95       	ret

0000104e <rc522_read_card_id>:

/*
read card serial id
*/
uint8_t rc522_read_card_id(uint8_t *card_id, uint16_t *card_type)
{
    104e:	0f 93       	push	r16
    1050:	1f 93       	push	r17
    1052:	cf 93       	push	r28
    1054:	df 93       	push	r29
    1056:	cd b7       	in	r28, 0x3d	; 61
    1058:	de b7       	in	r29, 0x3e	; 62
    105a:	60 97       	sbiw	r28, 0x10	; 16
    105c:	0f b6       	in	r0, 0x3f	; 63
    105e:	f8 94       	cli
    1060:	de bf       	out	0x3e, r29	; 62
    1062:	0f be       	out	0x3f, r0	; 63
    1064:	cd bf       	out	0x3d, r28	; 61
    1066:	8c 01       	movw	r16, r24
	uint8_t status, resx = 0;
	uint8_t buff_data[MAX_LEN];

	*card_type = 0;
    1068:	fb 01       	movw	r30, r22
    106a:	11 82       	std	Z+1, r1	; 0x01
    106c:	10 82       	st	Z, r1
	if(mfrc522_is_card(card_type))
    106e:	cb 01       	movw	r24, r22
    1070:	0e 94 25 02 	call	0x44a	; 0x44a <mfrc522_is_card>
    1074:	88 23       	and	r24, r24
    1076:	81 f0       	breq	.+32     	; 0x1098 <rc522_read_card_id+0x4a>
	{
		status = mfrc522_get_card_serial(buff_data);
    1078:	ce 01       	movw	r24, r28
    107a:	01 96       	adiw	r24, 0x01	; 1
    107c:	0e 94 ef 01 	call	0x3de	; 0x3de <mfrc522_get_card_serial>
		if (status==CARD_FOUND)
    1080:	81 30       	cpi	r24, 0x01	; 1
    1082:	61 f4       	brne	.+24     	; 0x109c <rc522_read_card_id+0x4e>
		{
			memcpy(card_id,buff_data,5);//kopi id and checksum at last byte (5th)
    1084:	85 e0       	ldi	r24, 0x05	; 5
    1086:	fe 01       	movw	r30, r28
    1088:	31 96       	adiw	r30, 0x01	; 1
    108a:	d8 01       	movw	r26, r16
    108c:	01 90       	ld	r0, Z+
    108e:	0d 92       	st	X+, r0
    1090:	8a 95       	dec	r24
    1092:	e1 f7       	brne	.-8      	; 0x108c <rc522_read_card_id+0x3e>
			resx = 1;
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	03 c0       	rjmp	.+6      	; 0x109e <rc522_read_card_id+0x50>
			resx = 0;
		}
	}
	else
	{
		resx = 0;
    1098:	80 e0       	ldi	r24, 0x00	; 0
    109a:	01 c0       	rjmp	.+2      	; 0x109e <rc522_read_card_id+0x50>
			memcpy(card_id,buff_data,5);//kopi id and checksum at last byte (5th)
			resx = 1;
		}
		else
		{
			resx = 0;
    109c:	80 e0       	ldi	r24, 0x00	; 0
	{
		resx = 0;
	}
	
	return resx;
}
    109e:	60 96       	adiw	r28, 0x10	; 16
    10a0:	0f b6       	in	r0, 0x3f	; 63
    10a2:	f8 94       	cli
    10a4:	de bf       	out	0x3e, r29	; 62
    10a6:	0f be       	out	0x3f, r0	; 63
    10a8:	cd bf       	out	0x3d, r28	; 61
    10aa:	df 91       	pop	r29
    10ac:	cf 91       	pop	r28
    10ae:	1f 91       	pop	r17
    10b0:	0f 91       	pop	r16
    10b2:	08 95       	ret

000010b4 <__vector_6>:
{
	uart0_put_data((byte *) &TB_bufOut);
}

//----------------------------------------------------------
ISR(TIMER1_CAPT_vect) {
    10b4:	1f 92       	push	r1
    10b6:	0f 92       	push	r0
    10b8:	0f b6       	in	r0, 0x3f	; 63
    10ba:	0f 92       	push	r0
    10bc:	11 24       	eor	r1, r1
    10be:	8f 93       	push	r24
	// T = 10ms
	timer0_flag = true;
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	80 93 70 00 	sts	0x0070, r24
}
    10c6:	8f 91       	pop	r24
    10c8:	0f 90       	pop	r0
    10ca:	0f be       	out	0x3f, r0	; 63
    10cc:	0f 90       	pop	r0
    10ce:	1f 90       	pop	r1
    10d0:	18 95       	reti

000010d2 <process_timer_100Hz>:

//----------------------------------------------------------
void process_timer_100Hz(void)
{
	if (timer0_flag) { // T = 10ms
    10d2:	80 91 70 00 	lds	r24, 0x0070
    10d6:	88 23       	and	r24, r24
    10d8:	89 f0       	breq	.+34     	; 0x10fc <process_timer_100Hz+0x2a>
		timer0_flag = false;
    10da:	10 92 70 00 	sts	0x0070, r1
		uart0_ISR_timer();
    10de:	0e 94 8f 07 	call	0xf1e	; 0xf1e <uart0_ISR_timer>
		if (led_timer > 0) {
    10e2:	80 91 6f 00 	lds	r24, 0x006F
    10e6:	88 23       	and	r24, r24
    10e8:	49 f0       	breq	.+18     	; 0x10fc <process_timer_100Hz+0x2a>
			led_timer--;
    10ea:	81 50       	subi	r24, 0x01	; 1
    10ec:	80 93 6f 00 	sts	0x006F, r24
			if (led_timer == 0) {
    10f0:	81 11       	cpse	r24, r1
    10f2:	04 c0       	rjmp	.+8      	; 0x10fc <process_timer_100Hz+0x2a>
				PORTB ^= (1 << PB4);
    10f4:	98 b3       	in	r25, 0x18	; 24
    10f6:	80 e1       	ldi	r24, 0x10	; 16
    10f8:	89 27       	eor	r24, r25
    10fa:	88 bb       	out	0x18, r24	; 24
    10fc:	08 95       	ret

000010fe <try_receive_data>:
		}
	}
}

void try_receive_data(void)
{
    10fe:	af 92       	push	r10
    1100:	cf 92       	push	r12
    1102:	ef 92       	push	r14
    1104:	0f 93       	push	r16
	byte i;
	byte *ptr;
	
	if (uart0_flags.data_received)
    1106:	80 91 65 00 	lds	r24, 0x0065
    110a:	83 ff       	sbrs	r24, 3
    110c:	3b c0       	rjmp	.+118    	; 0x1184 <try_receive_data+0x86>
	{
		ptr = uart0_get_data_begin();
    110e:	0e 94 a7 07 	call	0xf4e	; 0xf4e <uart0_get_data_begin>
    1112:	dc 01       	movw	r26, r24
    1114:	e3 ea       	ldi	r30, 0xA3	; 163
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	8c ea       	ldi	r24, 0xAC	; 172
    111a:	90 e0       	ldi	r25, 0x00	; 0
		for (i=0; i<9; i++)
		{
			TB_bufIn[i] = *ptr;
    111c:	2d 91       	ld	r18, X+
    111e:	21 93       	st	Z+, r18
	byte *ptr;
	
	if (uart0_flags.data_received)
	{
		ptr = uart0_get_data_begin();
		for (i=0; i<9; i++)
    1120:	e8 17       	cp	r30, r24
    1122:	f9 07       	cpc	r31, r25
    1124:	d9 f7       	brne	.-10     	; 0x111c <try_receive_data+0x1e>
		{
			TB_bufIn[i] = *ptr;
			ptr++;
		}
		uart0_get_data_end();
    1126:	0e 94 b8 07 	call	0xf70	; 0xf70 <uart0_get_data_end>
		uart0_flags.data_received = FALSE;
    112a:	80 91 65 00 	lds	r24, 0x0065
    112e:	87 7f       	andi	r24, 0xF7	; 247
    1130:	80 93 65 00 	sts	0x0065, r24
		if (TB_Read() == 0)
    1134:	0e 94 d7 02 	call	0x5ae	; 0x5ae <TB_Read>
    1138:	81 11       	cpse	r24, r1
    113a:	24 c0       	rjmp	.+72     	; 0x1184 <try_receive_data+0x86>
		{
			switch (TB_Decode())
    113c:	0e 94 f7 02 	call	0x5ee	; 0x5ee <TB_Decode>
    1140:	81 31       	cpi	r24, 0x11	; 17
    1142:	01 f5       	brne	.+64     	; 0x1184 <try_receive_data+0x86>
			{
				case TB_CMD_VZOREK:
					if (rc522_read_card_id(curr_id, &card_tipe))
    1144:	68 ee       	ldi	r22, 0xE8	; 232
    1146:	71 e0       	ldi	r23, 0x01	; 1
    1148:	8b ef       	ldi	r24, 0xFB	; 251
    114a:	91 e0       	ldi	r25, 0x01	; 1
    114c:	0e 94 27 08 	call	0x104e	; 0x104e <rc522_read_card_id>
    1150:	88 23       	and	r24, r24
    1152:	91 f0       	breq	.+36     	; 0x1178 <try_receive_data+0x7a>
					{
						TB_SendSerVzorku(TB_AddrReply, TB_AddrModule, 100, curr_id[0], curr_id[1], curr_id[2], curr_id[3], curr_id[4]);
    1154:	a0 90 ff 01 	lds	r10, 0x01FF
    1158:	c0 90 fe 01 	lds	r12, 0x01FE
    115c:	e0 90 fd 01 	lds	r14, 0x01FD
    1160:	00 91 fc 01 	lds	r16, 0x01FC
    1164:	20 91 fb 01 	lds	r18, 0x01FB
    1168:	44 e6       	ldi	r20, 0x64	; 100
    116a:	60 91 a2 00 	lds	r22, 0x00A2
    116e:	80 91 ae 00 	lds	r24, 0x00AE
    1172:	0e 94 2a 06 	call	0xc54	; 0xc54 <TB_SendSerVzorku>
    1176:	06 c0       	rjmp	.+12     	; 0x1184 <try_receive_data+0x86>
					}
					else
					{
						TB_SendAck(TB_CV_ERR_SER,0);
    1178:	40 e0       	ldi	r20, 0x00	; 0
    117a:	50 e0       	ldi	r21, 0x00	; 0
    117c:	ba 01       	movw	r22, r20
    117e:	8b e0       	ldi	r24, 0x0B	; 11
    1180:	0e 94 bc 02 	call	0x578	; 0x578 <TB_SendAck>
					}
			}
		}
	}
}
    1184:	0f 91       	pop	r16
    1186:	ef 90       	pop	r14
    1188:	cf 90       	pop	r12
    118a:	af 90       	pop	r10
    118c:	08 95       	ret

0000118e <main>:
	DDRC |= (1 << DDC7) | (1 << DDC6) | (1 << DDC5) | (1 << DDC4);
	DDRD |= (1 << DDD4) | (1 << DDD3) | (1 << DDD2);
*/

	
	timer_init();
    118e:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <timer_init>
	uart0_init();
    1192:	0e 94 f0 06 	call	0xde0	; 0xde0 <uart0_init>
	TB_Callback_setBaud = &uart0_set_baud;
    1196:	86 ef       	ldi	r24, 0xF6	; 246
    1198:	97 e0       	ldi	r25, 0x07	; 7
    119a:	90 93 61 00 	sts	0x0061, r25
    119e:	80 93 60 00 	sts	0x0060, r24
	TB_Callback_TX = &send_data;
    11a2:	82 e2       	ldi	r24, 0x22	; 34
    11a4:	98 e0       	ldi	r25, 0x08	; 8
    11a6:	90 93 63 00 	sts	0x0063, r25
    11aa:	80 93 62 00 	sts	0x0062, r24
	TB_Init((void*) 0x10); // addr in eeprom with settings
    11ae:	80 e1       	ldi	r24, 0x10	; 16
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	0e 94 81 02 	call	0x502	; 0x502 <TB_Init>
	SPI_MasterInit();
    11b6:	0e 94 52 02 	call	0x4a4	; 0x4a4 <SPI_MasterInit>
	mfrc522_init();
    11ba:	0e 94 71 00 	call	0xe2	; 0xe2 <mfrc522_init>
	
	sei();
    11be:	78 94       	sei
	
    while(1)
    {
		process_timer_100Hz();
    11c0:	0e 94 69 08 	call	0x10d2	; 0x10d2 <process_timer_100Hz>
		uart0_process();
    11c4:	0e 94 fe 06 	call	0xdfc	; 0xdfc <uart0_process>
		try_receive_data();
    11c8:	0e 94 7f 08 	call	0x10fe	; 0x10fe <try_receive_data>
    11cc:	f9 cf       	rjmp	.-14     	; 0x11c0 <main+0x32>

000011ce <__tablejump2__>:
    11ce:	ee 0f       	add	r30, r30
    11d0:	ff 1f       	adc	r31, r31

000011d2 <__tablejump__>:
    11d2:	05 90       	lpm	r0, Z+
    11d4:	f4 91       	lpm	r31, Z
    11d6:	e0 2d       	mov	r30, r0
    11d8:	09 94       	ijmp

000011da <__eerd_block_m32>:
    11da:	dc 01       	movw	r26, r24
    11dc:	cb 01       	movw	r24, r22

000011de <__eerd_blraw_m32>:
    11de:	fc 01       	movw	r30, r24
    11e0:	e1 99       	sbic	0x1c, 1	; 28
    11e2:	fe cf       	rjmp	.-4      	; 0x11e0 <__eerd_blraw_m32+0x2>
    11e4:	06 c0       	rjmp	.+12     	; 0x11f2 <__eerd_blraw_m32+0x14>
    11e6:	ff bb       	out	0x1f, r31	; 31
    11e8:	ee bb       	out	0x1e, r30	; 30
    11ea:	e0 9a       	sbi	0x1c, 0	; 28
    11ec:	31 96       	adiw	r30, 0x01	; 1
    11ee:	0d b2       	in	r0, 0x1d	; 29
    11f0:	0d 92       	st	X+, r0
    11f2:	41 50       	subi	r20, 0x01	; 1
    11f4:	50 40       	sbci	r21, 0x00	; 0
    11f6:	b8 f7       	brcc	.-18     	; 0x11e6 <__eerd_blraw_m32+0x8>
    11f8:	08 95       	ret

000011fa <__eeupd_byte_m32>:
    11fa:	26 2f       	mov	r18, r22

000011fc <__eeupd_r18_m32>:
    11fc:	e1 99       	sbic	0x1c, 1	; 28
    11fe:	fe cf       	rjmp	.-4      	; 0x11fc <__eeupd_r18_m32>
    1200:	9f bb       	out	0x1f, r25	; 31
    1202:	8e bb       	out	0x1e, r24	; 30
    1204:	e0 9a       	sbi	0x1c, 0	; 28
    1206:	01 97       	sbiw	r24, 0x01	; 1
    1208:	0d b2       	in	r0, 0x1d	; 29
    120a:	02 16       	cp	r0, r18
    120c:	31 f0       	breq	.+12     	; 0x121a <__eeupd_r18_m32+0x1e>
    120e:	2d bb       	out	0x1d, r18	; 29
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	f8 94       	cli
    1214:	e2 9a       	sbi	0x1c, 2	; 28
    1216:	e1 9a       	sbi	0x1c, 1	; 28
    1218:	0f be       	out	0x3f, r0	; 63
    121a:	08 95       	ret

0000121c <__eewr_block_m32>:
    121c:	dc 01       	movw	r26, r24
    121e:	cb 01       	movw	r24, r22
    1220:	03 c0       	rjmp	.+6      	; 0x1228 <__eewr_block_m32+0xc>
    1222:	2d 91       	ld	r18, X+
    1224:	0e 94 19 09 	call	0x1232	; 0x1232 <__eewr_r18_m32>
    1228:	41 50       	subi	r20, 0x01	; 1
    122a:	50 40       	sbci	r21, 0x00	; 0
    122c:	d0 f7       	brcc	.-12     	; 0x1222 <__eewr_block_m32+0x6>
    122e:	08 95       	ret

00001230 <__eewr_byte_m32>:
    1230:	26 2f       	mov	r18, r22

00001232 <__eewr_r18_m32>:
    1232:	e1 99       	sbic	0x1c, 1	; 28
    1234:	fe cf       	rjmp	.-4      	; 0x1232 <__eewr_r18_m32>
    1236:	9f bb       	out	0x1f, r25	; 31
    1238:	8e bb       	out	0x1e, r24	; 30
    123a:	2d bb       	out	0x1d, r18	; 29
    123c:	0f b6       	in	r0, 0x3f	; 63
    123e:	f8 94       	cli
    1240:	e2 9a       	sbi	0x1c, 2	; 28
    1242:	e1 9a       	sbi	0x1c, 1	; 28
    1244:	0f be       	out	0x3f, r0	; 63
    1246:	01 96       	adiw	r24, 0x01	; 1
    1248:	08 95       	ret

0000124a <_exit>:
    124a:	f8 94       	cli

0000124c <__stop_program>:
    124c:	ff cf       	rjmp	.-2      	; 0x124c <__stop_program>
