
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011f4  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08001330  08001330  00011330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001434  08001434  00011434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001438  08001438  00011438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  0800143c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d4  20000004  08001440  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000d8  08001440  000200d8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00008bab  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001859  00000000  00000000  00028bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000468  00000000  00000000  0002a438  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000398  00000000  00000000  0002a8a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002842  00000000  00000000  0002ac38  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000017f0  00000000  00000000  0002d47a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002ec6a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000e94  00000000  00000000  0002ece8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000004 	.word	0x20000004
 8000158:	00000000 	.word	0x00000000
 800015c:	08001318 	.word	0x08001318

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000008 	.word	0x20000008
 8000178:	08001318 	.word	0x08001318

0800017c <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 800017c:	b480      	push	{r7}
 800017e:	b085      	sub	sp, #20
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	460b      	mov	r3, r1
 8000186:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8000188:	23ff      	movs	r3, #255	; 0xff
 800018a:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 800018c:	2300      	movs	r3, #0
 800018e:	81fb      	strh	r3, [r7, #14]
 8000190:	e021      	b.n	80001d6 <sensirion_common_generate_crc+0x5a>
        crc ^= (data[current_byte]);
 8000192:	89fb      	ldrh	r3, [r7, #14]
 8000194:	687a      	ldr	r2, [r7, #4]
 8000196:	4413      	add	r3, r2
 8000198:	781a      	ldrb	r2, [r3, #0]
 800019a:	7b7b      	ldrb	r3, [r7, #13]
 800019c:	4053      	eors	r3, r2
 800019e:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80001a0:	2308      	movs	r3, #8
 80001a2:	733b      	strb	r3, [r7, #12]
 80001a4:	e011      	b.n	80001ca <sensirion_common_generate_crc+0x4e>
            if (crc & 0x80)
 80001a6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	da07      	bge.n	80001be <sensirion_common_generate_crc+0x42>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 80001ae:	7b7b      	ldrb	r3, [r7, #13]
 80001b0:	005b      	lsls	r3, r3, #1
 80001b2:	b25b      	sxtb	r3, r3
 80001b4:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 80001b8:	b25b      	sxtb	r3, r3
 80001ba:	737b      	strb	r3, [r7, #13]
 80001bc:	e002      	b.n	80001c4 <sensirion_common_generate_crc+0x48>
            else
                crc = (crc << 1);
 80001be:	7b7b      	ldrb	r3, [r7, #13]
 80001c0:	005b      	lsls	r3, r3, #1
 80001c2:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80001c4:	7b3b      	ldrb	r3, [r7, #12]
 80001c6:	3b01      	subs	r3, #1
 80001c8:	733b      	strb	r3, [r7, #12]
 80001ca:	7b3b      	ldrb	r3, [r7, #12]
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d1ea      	bne.n	80001a6 <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80001d0:	89fb      	ldrh	r3, [r7, #14]
 80001d2:	3301      	adds	r3, #1
 80001d4:	81fb      	strh	r3, [r7, #14]
 80001d6:	89fa      	ldrh	r2, [r7, #14]
 80001d8:	887b      	ldrh	r3, [r7, #2]
 80001da:	429a      	cmp	r2, r3
 80001dc:	d3d9      	bcc.n	8000192 <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 80001de:	7b7b      	ldrb	r3, [r7, #13]
}
 80001e0:	4618      	mov	r0, r3
 80001e2:	3714      	adds	r7, #20
 80001e4:	46bd      	mov	sp, r7
 80001e6:	bc80      	pop	{r7}
 80001e8:	4770      	bx	lr

080001ea <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 80001ea:	b580      	push	{r7, lr}
 80001ec:	b082      	sub	sp, #8
 80001ee:	af00      	add	r7, sp, #0
 80001f0:	6078      	str	r0, [r7, #4]
 80001f2:	460b      	mov	r3, r1
 80001f4:	807b      	strh	r3, [r7, #2]
 80001f6:	4613      	mov	r3, r2
 80001f8:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 80001fa:	887b      	ldrh	r3, [r7, #2]
 80001fc:	4619      	mov	r1, r3
 80001fe:	6878      	ldr	r0, [r7, #4]
 8000200:	f7ff ffbc 	bl	800017c <sensirion_common_generate_crc>
 8000204:	4603      	mov	r3, r0
 8000206:	461a      	mov	r2, r3
 8000208:	787b      	ldrb	r3, [r7, #1]
 800020a:	4293      	cmp	r3, r2
 800020c:	d002      	beq.n	8000214 <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 800020e:	f04f 33ff 	mov.w	r3, #4294967295
 8000212:	e000      	b.n	8000216 <sensirion_common_check_crc+0x2c>
    return NO_ERROR;
 8000214:	2300      	movs	r3, #0
}
 8000216:	4618      	mov	r0, r3
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}

0800021e <sensirion_fill_cmd_send_buf>:
    const uint8_t data = 0x06;
    return sensirion_i2c_write(0, &data, (uint16_t)sizeof(data));
}

uint16_t sensirion_fill_cmd_send_buf(uint8_t* buf, uint16_t cmd,
                                     const uint16_t* args, uint8_t num_args) {
 800021e:	b580      	push	{r7, lr}
 8000220:	b086      	sub	sp, #24
 8000222:	af00      	add	r7, sp, #0
 8000224:	60f8      	str	r0, [r7, #12]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	461a      	mov	r2, r3
 800022a:	460b      	mov	r3, r1
 800022c:	817b      	strh	r3, [r7, #10]
 800022e:	4613      	mov	r3, r2
 8000230:	727b      	strb	r3, [r7, #9]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 8000232:	2300      	movs	r3, #0
 8000234:	82bb      	strh	r3, [r7, #20]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8000236:	8abb      	ldrh	r3, [r7, #20]
 8000238:	1c5a      	adds	r2, r3, #1
 800023a:	82ba      	strh	r2, [r7, #20]
 800023c:	461a      	mov	r2, r3
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	4413      	add	r3, r2
 8000242:	897a      	ldrh	r2, [r7, #10]
 8000244:	0a12      	lsrs	r2, r2, #8
 8000246:	b292      	uxth	r2, r2
 8000248:	b2d2      	uxtb	r2, r2
 800024a:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 800024c:	8abb      	ldrh	r3, [r7, #20]
 800024e:	1c5a      	adds	r2, r3, #1
 8000250:	82ba      	strh	r2, [r7, #20]
 8000252:	461a      	mov	r2, r3
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	4413      	add	r3, r2
 8000258:	897a      	ldrh	r2, [r7, #10]
 800025a:	b2d2      	uxtb	r2, r2
 800025c:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 800025e:	2300      	movs	r3, #0
 8000260:	75fb      	strb	r3, [r7, #23]
 8000262:	e030      	b.n	80002c6 <sensirion_fill_cmd_send_buf+0xa8>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 8000264:	8abb      	ldrh	r3, [r7, #20]
 8000266:	1c5a      	adds	r2, r3, #1
 8000268:	82ba      	strh	r2, [r7, #20]
 800026a:	461a      	mov	r2, r3
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	4413      	add	r3, r2
 8000270:	7dfa      	ldrb	r2, [r7, #23]
 8000272:	0052      	lsls	r2, r2, #1
 8000274:	6879      	ldr	r1, [r7, #4]
 8000276:	440a      	add	r2, r1
 8000278:	8812      	ldrh	r2, [r2, #0]
 800027a:	0a12      	lsrs	r2, r2, #8
 800027c:	b292      	uxth	r2, r2
 800027e:	b2d2      	uxtb	r2, r2
 8000280:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 8000282:	8abb      	ldrh	r3, [r7, #20]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	82ba      	strh	r2, [r7, #20]
 8000288:	461a      	mov	r2, r3
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	4413      	add	r3, r2
 800028e:	7dfa      	ldrb	r2, [r7, #23]
 8000290:	0052      	lsls	r2, r2, #1
 8000292:	6879      	ldr	r1, [r7, #4]
 8000294:	440a      	add	r2, r1
 8000296:	8812      	ldrh	r2, [r2, #0]
 8000298:	b2d2      	uxtb	r2, r2
 800029a:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t*)&buf[idx - 2],
 800029c:	8abb      	ldrh	r3, [r7, #20]
 800029e:	3b02      	subs	r3, #2
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	4413      	add	r3, r2
 80002a4:	2102      	movs	r1, #2
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ff68 	bl	800017c <sensirion_common_generate_crc>
 80002ac:	4603      	mov	r3, r0
 80002ae:	74fb      	strb	r3, [r7, #19]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 80002b0:	8abb      	ldrh	r3, [r7, #20]
 80002b2:	1c5a      	adds	r2, r3, #1
 80002b4:	82ba      	strh	r2, [r7, #20]
 80002b6:	461a      	mov	r2, r3
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	4413      	add	r3, r2
 80002bc:	7cfa      	ldrb	r2, [r7, #19]
 80002be:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 80002c0:	7dfb      	ldrb	r3, [r7, #23]
 80002c2:	3301      	adds	r3, #1
 80002c4:	75fb      	strb	r3, [r7, #23]
 80002c6:	7dfa      	ldrb	r2, [r7, #23]
 80002c8:	7a7b      	ldrb	r3, [r7, #9]
 80002ca:	429a      	cmp	r2, r3
 80002cc:	d3ca      	bcc.n	8000264 <sensirion_fill_cmd_send_buf+0x46>
    }
    return idx;
 80002ce:	8abb      	ldrh	r3, [r7, #20]
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3718      	adds	r7, #24
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 80002d8:	b580      	push	{r7, lr}
 80002da:	b096      	sub	sp, #88	; 0x58
 80002dc:	af00      	add	r7, sp, #0
 80002de:	4603      	mov	r3, r0
 80002e0:	6039      	str	r1, [r7, #0]
 80002e2:	71fb      	strb	r3, [r7, #7]
 80002e4:	4613      	mov	r3, r2
 80002e6:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 80002e8:	88bb      	ldrh	r3, [r7, #4]
 80002ea:	461a      	mov	r2, r3
 80002ec:	0052      	lsls	r2, r2, #1
 80002ee:	4413      	add	r3, r2
 80002f0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 80002f4:	f107 0308 	add.w	r3, r7, #8
 80002f8:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 80002fa:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000302:	4618      	mov	r0, r3
 8000304:	f000 f92e 	bl	8000564 <sensirion_i2c_read>
 8000308:	4603      	mov	r3, r0
 800030a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    if (ret != NO_ERROR)
 800030e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000312:	2b00      	cmp	r3, #0
 8000314:	d002      	beq.n	800031c <sensirion_i2c_read_words_as_bytes+0x44>
        return ret;
 8000316:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800031a:	e047      	b.n	80003ac <sensirion_i2c_read_words_as_bytes+0xd4>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 800031c:	2300      	movs	r3, #0
 800031e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000322:	2300      	movs	r3, #0
 8000324:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8000328:	e039      	b.n	800039e <sensirion_i2c_read_words_as_bytes+0xc6>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 800032a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800032e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000330:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8000332:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000336:	3302      	adds	r3, #2
 8000338:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800033a:	4413      	add	r3, r2
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	461a      	mov	r2, r3
 8000340:	2102      	movs	r1, #2
 8000342:	f7ff ff52 	bl	80001ea <sensirion_common_check_crc>
 8000346:	4603      	mov	r3, r0
 8000348:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        if (ret != NO_ERROR)
 800034c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000350:	2b00      	cmp	r3, #0
 8000352:	d002      	beq.n	800035a <sensirion_i2c_read_words_as_bytes+0x82>
            return ret;
 8000354:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000358:	e028      	b.n	80003ac <sensirion_i2c_read_words_as_bytes+0xd4>

        data[j++] = buf8[i];
 800035a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800035e:	1c5a      	adds	r2, r3, #1
 8000360:	f8a7 2054 	strh.w	r2, [r7, #84]	; 0x54
 8000364:	461a      	mov	r2, r3
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	4413      	add	r3, r2
 800036a:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 800036e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000370:	440a      	add	r2, r1
 8000372:	7812      	ldrb	r2, [r2, #0]
 8000374:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8000376:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800037a:	1c5a      	adds	r2, r3, #1
 800037c:	f8a7 2054 	strh.w	r2, [r7, #84]	; 0x54
 8000380:	461a      	mov	r2, r3
 8000382:	683b      	ldr	r3, [r7, #0]
 8000384:	4413      	add	r3, r2
 8000386:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 800038a:	3201      	adds	r2, #1
 800038c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800038e:	440a      	add	r2, r1
 8000390:	7812      	ldrb	r2, [r2, #0]
 8000392:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8000394:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000398:	3303      	adds	r3, #3
 800039a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800039e:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80003a2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80003a6:	429a      	cmp	r2, r3
 80003a8:	d3bf      	bcc.n	800032a <sensirion_i2c_read_words_as_bytes+0x52>
    }

    return NO_ERROR;
 80003aa:	2300      	movs	r3, #0
}
 80003ac:	4618      	mov	r0, r3
 80003ae:	3758      	adds	r7, #88	; 0x58
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	6039      	str	r1, [r7, #0]
 80003be:	71fb      	strb	r3, [r7, #7]
 80003c0:	4613      	mov	r3, r2
 80003c2:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 80003c4:	88ba      	ldrh	r2, [r7, #4]
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	6839      	ldr	r1, [r7, #0]
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ff84 	bl	80002d8 <sensirion_i2c_read_words_as_bytes>
 80003d0:	4603      	mov	r3, r0
 80003d2:	81bb      	strh	r3, [r7, #12]
                                            num_words);
    if (ret != NO_ERROR)
 80003d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d002      	beq.n	80003e2 <sensirion_i2c_read_words+0x2e>
        return ret;
 80003dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003e0:	e020      	b.n	8000424 <sensirion_i2c_read_words+0x70>

    for (i = 0; i < num_words; ++i) {
 80003e2:	2300      	movs	r3, #0
 80003e4:	73fb      	strb	r3, [r7, #15]
 80003e6:	e017      	b.n	8000418 <sensirion_i2c_read_words+0x64>
        word_bytes = (uint8_t*)&data_words[i];
 80003e8:	7bfb      	ldrb	r3, [r7, #15]
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	683a      	ldr	r2, [r7, #0]
 80003ee:	4413      	add	r3, r2
 80003f0:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 80003f2:	7bfb      	ldrb	r3, [r7, #15]
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	683a      	ldr	r2, [r7, #0]
 80003f8:	4413      	add	r3, r2
 80003fa:	68ba      	ldr	r2, [r7, #8]
 80003fc:	7812      	ldrb	r2, [r2, #0]
 80003fe:	0212      	lsls	r2, r2, #8
 8000400:	b211      	sxth	r1, r2
 8000402:	68ba      	ldr	r2, [r7, #8]
 8000404:	3201      	adds	r2, #1
 8000406:	7812      	ldrb	r2, [r2, #0]
 8000408:	b212      	sxth	r2, r2
 800040a:	430a      	orrs	r2, r1
 800040c:	b212      	sxth	r2, r2
 800040e:	b292      	uxth	r2, r2
 8000410:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 8000412:	7bfb      	ldrb	r3, [r7, #15]
 8000414:	3301      	adds	r3, #1
 8000416:	73fb      	strb	r3, [r7, #15]
 8000418:	7bfb      	ldrb	r3, [r7, #15]
 800041a:	b29b      	uxth	r3, r3
 800041c:	88ba      	ldrh	r2, [r7, #4]
 800041e:	429a      	cmp	r2, r3
 8000420:	d8e2      	bhi.n	80003e8 <sensirion_i2c_read_words+0x34>
    }

    return NO_ERROR;
 8000422:	2300      	movs	r3, #0
}
 8000424:	4618      	mov	r0, r3
 8000426:	3710      	adds	r7, #16
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}

0800042c <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	460a      	mov	r2, r1
 8000436:	71fb      	strb	r3, [r7, #7]
 8000438:	4613      	mov	r3, r2
 800043a:	80bb      	strh	r3, [r7, #4]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 800043c:	88b9      	ldrh	r1, [r7, #4]
 800043e:	f107 000c 	add.w	r0, r7, #12
 8000442:	2300      	movs	r3, #0
 8000444:	2200      	movs	r2, #0
 8000446:	f7ff feea 	bl	800021e <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 800044a:	f107 010c 	add.w	r1, r7, #12
 800044e:	79fb      	ldrb	r3, [r7, #7]
 8000450:	2202      	movs	r2, #2
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f899 	bl	800058a <sensirion_i2c_write>
 8000458:	4603      	mov	r3, r0
 800045a:	b21b      	sxth	r3, r3
}
 800045c:	4618      	mov	r0, r3
 800045e:	3710      	adds	r7, #16
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <sensirion_i2c_delayed_read_cmd>:
    return sensirion_i2c_write(address, buf, buf_size);
}

int16_t sensirion_i2c_delayed_read_cmd(uint8_t address, uint16_t cmd,
                                       uint32_t delay_us, uint16_t* data_words,
                                       uint16_t num_words) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0
 800046a:	60ba      	str	r2, [r7, #8]
 800046c:	607b      	str	r3, [r7, #4]
 800046e:	4603      	mov	r3, r0
 8000470:	73fb      	strb	r3, [r7, #15]
 8000472:	460b      	mov	r3, r1
 8000474:	81bb      	strh	r3, [r7, #12]
    int16_t ret;
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, cmd, NULL, 0);
 8000476:	89b9      	ldrh	r1, [r7, #12]
 8000478:	f107 0014 	add.w	r0, r7, #20
 800047c:	2300      	movs	r3, #0
 800047e:	2200      	movs	r2, #0
 8000480:	f7ff fecd 	bl	800021e <sensirion_fill_cmd_send_buf>
    ret = sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8000484:	f107 0114 	add.w	r1, r7, #20
 8000488:	7bfb      	ldrb	r3, [r7, #15]
 800048a:	2202      	movs	r2, #2
 800048c:	4618      	mov	r0, r3
 800048e:	f000 f87c 	bl	800058a <sensirion_i2c_write>
 8000492:	4603      	mov	r3, r0
 8000494:	82fb      	strh	r3, [r7, #22]
    if (ret != NO_ERROR)
 8000496:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d002      	beq.n	80004a4 <sensirion_i2c_delayed_read_cmd+0x40>
        return ret;
 800049e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004a2:	e00c      	b.n	80004be <sensirion_i2c_delayed_read_cmd+0x5a>

    if (delay_us)
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d002      	beq.n	80004b0 <sensirion_i2c_delayed_read_cmd+0x4c>
        sensirion_sleep_usec(delay_us);
 80004aa:	68b8      	ldr	r0, [r7, #8]
 80004ac:	f000 f880 	bl	80005b0 <sensirion_sleep_usec>

    return sensirion_i2c_read_words(address, data_words, num_words);
 80004b0:	8c3a      	ldrh	r2, [r7, #32]
 80004b2:	7bfb      	ldrb	r3, [r7, #15]
 80004b4:	6879      	ldr	r1, [r7, #4]
 80004b6:	4618      	mov	r0, r3
 80004b8:	f7ff ff7c 	bl	80003b4 <sensirion_i2c_read_words>
 80004bc:	4603      	mov	r3, r0
}
 80004be:	4618      	mov	r0, r3
 80004c0:	3718      	adds	r7, #24
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
	...

080004c8 <sensirion_i2c_init>:
{
    return 1;
}

uint8_t sensirion_i2c_init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
    int16_t probe, err = 0;
 80004ce:	2300      	movs	r3, #0
 80004d0:	80fb      	strh	r3, [r7, #6]
    uint8_t init_status = 1;
 80004d2:	2301      	movs	r3, #1
 80004d4:	73fb      	strb	r3, [r7, #15]

    I2C1_Init();
 80004d6:	f000 f89b 	bl	8000610 <I2C1_Init>

    for (int i = 0; i < SGP30_CONN_RETRIES; ++i)
 80004da:	2300      	movs	r3, #0
 80004dc:	60bb      	str	r3, [r7, #8]
 80004de:	e01b      	b.n	8000518 <sensirion_i2c_init+0x50>
    {
        probe = sgp30_probe();
 80004e0:	f000 fbcf 	bl	8000c82 <sgp30_probe>
 80004e4:	4603      	mov	r3, r0
 80004e6:	80bb      	strh	r3, [r7, #4]

        if (probe == STATUS_OK)
 80004e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d102      	bne.n	80004f6 <sensirion_i2c_init+0x2e>
        {
        	init_status = 0;
 80004f0:	2300      	movs	r3, #0
 80004f2:	73fb      	strb	r3, [r7, #15]
        	break;
 80004f4:	e013      	b.n	800051e <sensirion_i2c_init+0x56>
        }

        if (probe == SGP30_ERR_UNSUPPORTED_FEATURE_SET)
 80004f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80004fa:	f113 0f0a 	cmn.w	r3, #10
 80004fe:	d102      	bne.n	8000506 <sensirion_i2c_init+0x3e>
            USART2_write_buffer("Your sensor needs at least feature set version 1.0 (0x20)\r\n");
 8000500:	4813      	ldr	r0, [pc, #76]	; (8000550 <sensirion_i2c_init+0x88>)
 8000502:	f000 fa95 	bl	8000a30 <USART2_write_buffer>

        USART2_write_buffer("SGP sensor probing failed\r\n");
 8000506:	4813      	ldr	r0, [pc, #76]	; (8000554 <sensirion_i2c_init+0x8c>)
 8000508:	f000 fa92 	bl	8000a30 <USART2_write_buffer>
        sensirion_sleep_usec(1000000);
 800050c:	4812      	ldr	r0, [pc, #72]	; (8000558 <sensirion_i2c_init+0x90>)
 800050e:	f000 f84f 	bl	80005b0 <sensirion_sleep_usec>
    for (int i = 0; i < SGP30_CONN_RETRIES; ++i)
 8000512:	68bb      	ldr	r3, [r7, #8]
 8000514:	3301      	adds	r3, #1
 8000516:	60bb      	str	r3, [r7, #8]
 8000518:	68bb      	ldr	r3, [r7, #8]
 800051a:	2b04      	cmp	r3, #4
 800051c:	dde0      	ble.n	80004e0 <sensirion_i2c_init+0x18>
    }

    if(init_status)
 800051e:	7bfb      	ldrb	r3, [r7, #15]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d001      	beq.n	8000528 <sensirion_i2c_init+0x60>
    {
    	return 1; // Error occured during init
 8000524:	2301      	movs	r3, #1
 8000526:	e00f      	b.n	8000548 <sensirion_i2c_init+0x80>
    }

    err = sgp30_iaq_init();
 8000528:	f000 fb96 	bl	8000c58 <sgp30_iaq_init>
 800052c:	4603      	mov	r3, r0
 800052e:	80fb      	strh	r3, [r7, #6]
    if (err == STATUS_OK)
 8000530:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d103      	bne.n	8000540 <sensirion_i2c_init+0x78>
    {
        USART2_write_buffer("sgp30_iaq_init done\r\n");
 8000538:	4808      	ldr	r0, [pc, #32]	; (800055c <sensirion_i2c_init+0x94>)
 800053a:	f000 fa79 	bl	8000a30 <USART2_write_buffer>
 800053e:	e002      	b.n	8000546 <sensirion_i2c_init+0x7e>
    }

    else
    {
        USART2_write_buffer("sgp30_iaq_init failed!\r\n");
 8000540:	4807      	ldr	r0, [pc, #28]	; (8000560 <sensirion_i2c_init+0x98>)
 8000542:	f000 fa75 	bl	8000a30 <USART2_write_buffer>
    }

    return 0;
 8000546:	2300      	movs	r3, #0
}
 8000548:	4618      	mov	r0, r3
 800054a:	3710      	adds	r7, #16
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	08001330 	.word	0x08001330
 8000554:	0800136c 	.word	0x0800136c
 8000558:	000f4240 	.word	0x000f4240
 800055c:	08001388 	.word	0x08001388
 8000560:	080013a0 	.word	0x080013a0

08000564 <sensirion_i2c_read>:
{
    // TODO: Implement function
}

int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	6039      	str	r1, [r7, #0]
 800056e:	71fb      	strb	r3, [r7, #7]
 8000570:	4613      	mov	r3, r2
 8000572:	80bb      	strh	r3, [r7, #4]
    I2C1_Read(address, count, data);
 8000574:	88b9      	ldrh	r1, [r7, #4]
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	683a      	ldr	r2, [r7, #0]
 800057a:	4618      	mov	r0, r3
 800057c:	f000 f900 	bl	8000780 <I2C1_Read>
    return 0;
 8000580:	2300      	movs	r3, #0
}
 8000582:	4618      	mov	r0, r3
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <sensirion_i2c_write>:

int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data, uint16_t count)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	b082      	sub	sp, #8
 800058e:	af00      	add	r7, sp, #0
 8000590:	4603      	mov	r3, r0
 8000592:	6039      	str	r1, [r7, #0]
 8000594:	71fb      	strb	r3, [r7, #7]
 8000596:	4613      	mov	r3, r2
 8000598:	80bb      	strh	r3, [r7, #4]
    I2C1_Write(address, count, data);
 800059a:	88b9      	ldrh	r1, [r7, #4]
 800059c:	79fb      	ldrb	r3, [r7, #7]
 800059e:	683a      	ldr	r2, [r7, #0]
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 f88b 	bl	80006bc <I2C1_Write>

    return 0;
 80005a6:	2300      	movs	r3, #0
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <sensirion_sleep_usec>:

void sensirion_sleep_usec(uint32_t useconds)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	delay_us(useconds);
 80005b8:	6878      	ldr	r0, [r7, #4]
 80005ba:	f000 fb79 	bl	8000cb0 <delay_us>
}
 80005be:	bf00      	nop
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <EXTI9_5_IRQHandler>:
 */

#include "exti_handlers.h"

void EXTI9_5_IRQHandler(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR7)
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <EXTI9_5_IRQHandler+0x18>)
 80005ce:	695b      	ldr	r3, [r3, #20]
 80005d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <EXTI9_5_IRQHandler+0x14>
	{
        DHT22_IRQHandler();
 80005d8:	f000 fa4c 	bl	8000a74 <DHT22_IRQHandler>
	}
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40010400 	.word	0x40010400

080005e4 <GPIO_init>:

#include "gpio.h"
#include "stm32l1xx.h"

void GPIO_init()
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
	  RCC->AHBENR|=1;
 80005e8:	4a07      	ldr	r2, [pc, #28]	; (8000608 <GPIO_init+0x24>)
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <GPIO_init+0x24>)
 80005ec:	69db      	ldr	r3, [r3, #28]
 80005ee:	f043 0301 	orr.w	r3, r3, #1
 80005f2:	61d3      	str	r3, [r2, #28]
	  GPIOA->MODER|=0x400;
 80005f4:	4a05      	ldr	r2, [pc, #20]	; (800060c <GPIO_init+0x28>)
 80005f6:	4b05      	ldr	r3, [pc, #20]	; (800060c <GPIO_init+0x28>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005fe:	6013      	str	r3, [r2, #0]
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	40023800 	.word	0x40023800
 800060c:	40020000 	.word	0x40020000

08000610 <I2C1_Init>:
 */

#include "i2c.h"

void I2C1_Init(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
	RCC->AHBENR |= 2;			//Enable GPIOB clock PB8(D15)=SCL,PB9(D14)=SDA.
 8000614:	4a26      	ldr	r2, [pc, #152]	; (80006b0 <I2C1_Init+0xa0>)
 8000616:	4b26      	ldr	r3, [pc, #152]	; (80006b0 <I2C1_Init+0xa0>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	f043 0302 	orr.w	r3, r3, #2
 800061e:	61d3      	str	r3, [r2, #28]
	RCC->APB1ENR |= (1<<21);	//Enable I2C1_EN clock
 8000620:	4a23      	ldr	r2, [pc, #140]	; (80006b0 <I2C1_Init+0xa0>)
 8000622:	4b23      	ldr	r3, [pc, #140]	; (80006b0 <I2C1_Init+0xa0>)
 8000624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000626:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800062a:	6253      	str	r3, [r2, #36]	; 0x24

	//configures PB8,PB9 to I2C1_EN
	GPIOB->AFR[1] &= ~0x000000FF;	//PB8,PB9 I2C1 SCL, SDA. AFRH8 and AFRH9. clear
 800062c:	4a21      	ldr	r2, [pc, #132]	; (80006b4 <I2C1_Init+0xa4>)
 800062e:	4b21      	ldr	r3, [pc, #132]	; (80006b4 <I2C1_Init+0xa4>)
 8000630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000632:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000636:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |= 0x00000044;	//GPIOx_AFRL p.189,AF4=I2C1(0100 BIN) p.177
 8000638:	4a1e      	ldr	r2, [pc, #120]	; (80006b4 <I2C1_Init+0xa4>)
 800063a:	4b1e      	ldr	r3, [pc, #120]	; (80006b4 <I2C1_Init+0xa4>)
 800063c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800063e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8000642:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->MODER &= ~0x000F0000;	//PB8 and PB9 clear
 8000644:	4a1b      	ldr	r2, [pc, #108]	; (80006b4 <I2C1_Init+0xa4>)
 8000646:	4b1b      	ldr	r3, [pc, #108]	; (80006b4 <I2C1_Init+0xa4>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800064e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= 0x000A0000;		//Alternate function mode PB8,PB9
 8000650:	4a18      	ldr	r2, [pc, #96]	; (80006b4 <I2C1_Init+0xa4>)
 8000652:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <I2C1_Init+0xa4>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 800065a:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER |= 0x00000300;	//output open-drain. p.184
 800065c:	4a15      	ldr	r2, [pc, #84]	; (80006b4 <I2C1_Init+0xa4>)
 800065e:	4b15      	ldr	r3, [pc, #84]	; (80006b4 <I2C1_Init+0xa4>)
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000666:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= ~0x000F0000;	//no pull-up resistors for PB8 and PB9 p.185
 8000668:	4a12      	ldr	r2, [pc, #72]	; (80006b4 <I2C1_Init+0xa4>)
 800066a:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <I2C1_Init+0xa4>)
 800066c:	68db      	ldr	r3, [r3, #12]
 800066e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000672:	60d3      	str	r3, [r2, #12]

	I2C1->CR1 = 0x8000;				//software reset I2C1 SWRST p.682
 8000674:	4b10      	ldr	r3, [pc, #64]	; (80006b8 <I2C1_Init+0xa8>)
 8000676:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800067a:	601a      	str	r2, [r3, #0]
	I2C1->CR1 &= ~0x8000;			//stop reset
 800067c:	4a0e      	ldr	r2, [pc, #56]	; (80006b8 <I2C1_Init+0xa8>)
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <I2C1_Init+0xa8>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000686:	6013      	str	r3, [r2, #0]
	I2C1->CR2 = 0x0020;				//peripheral clock 32 MHz
 8000688:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <I2C1_Init+0xa8>)
 800068a:	2220      	movs	r2, #32
 800068c:	605a      	str	r2, [r3, #4]
	TPCLK1=1/32MHz=31,25ns
	tI2C_bus=1/100kHz=10us=10000ns
	tI2C_bus_div2=10000ns/2=5000ns
	CCR value=tI2C_bus_div2/TPCLK1=5000ns/31,25ns=160
	p. 692*/
	I2C1->CCR = 160;
 800068e:	4b0a      	ldr	r3, [pc, #40]	; (80006b8 <I2C1_Init+0xa8>)
 8000690:	22a0      	movs	r2, #160	; 0xa0
 8000692:	61da      	str	r2, [r3, #28]

	//maximum rise time in sm mode = 1000ns. Equation 1000 ns/TPCK1
	I2C1->TRISE = 33;				//1000ns/31,25ns=32+1=33, p.693
 8000694:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <I2C1_Init+0xa8>)
 8000696:	2221      	movs	r2, #33	; 0x21
 8000698:	621a      	str	r2, [r3, #32]
	I2C1->CR1 |= 0x0001;			//peripheral enable (I2C1)
 800069a:	4a07      	ldr	r2, [pc, #28]	; (80006b8 <I2C1_Init+0xa8>)
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <I2C1_Init+0xa8>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	6013      	str	r3, [r2, #0]
}
 80006a6:	bf00      	nop
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40020400 	.word	0x40020400
 80006b8:	40005400 	.word	0x40005400

080006bc <I2C1_Write>:

void I2C1_Write(uint8_t address, int n, uint8_t* data)
{
 80006bc:	b480      	push	{r7}
 80006be:	b087      	sub	sp, #28
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
 80006c8:	73fb      	strb	r3, [r7, #15]
	volatile int tmp;
	int i;

	while(I2C1->SR2 & 2){}			//wait until bus not busy
 80006ca:	bf00      	nop
 80006cc:	4b2b      	ldr	r3, [pc, #172]	; (800077c <I2C1_Write+0xc0>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	f003 0302 	and.w	r3, r3, #2
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d1f9      	bne.n	80006cc <I2C1_Write+0x10>

	I2C1->CR1 &= ~0x800;			//disable POS p.682
 80006d8:	4a28      	ldr	r2, [pc, #160]	; (800077c <I2C1_Write+0xc0>)
 80006da:	4b28      	ldr	r3, [pc, #160]	; (800077c <I2C1_Write+0xc0>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80006e2:	6013      	str	r3, [r2, #0]
	I2C1->CR1 |= 0x100;				//generate start p.694
 80006e4:	4a25      	ldr	r2, [pc, #148]	; (800077c <I2C1_Write+0xc0>)
 80006e6:	4b25      	ldr	r3, [pc, #148]	; (800077c <I2C1_Write+0xc0>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006ee:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1&1)){}			//wait until start condition generated
 80006f0:	bf00      	nop
 80006f2:	4b22      	ldr	r3, [pc, #136]	; (800077c <I2C1_Write+0xc0>)
 80006f4:	695b      	ldr	r3, [r3, #20]
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d0f9      	beq.n	80006f2 <I2C1_Write+0x36>

	I2C1->DR=address << 1;			//transmit slave address
 80006fe:	4a1f      	ldr	r2, [pc, #124]	; (800077c <I2C1_Write+0xc0>)
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	6113      	str	r3, [r2, #16]
	while(!(I2C1->SR1 & 2)){}		//wait until end of address transmission p.690
 8000706:	bf00      	nop
 8000708:	4b1c      	ldr	r3, [pc, #112]	; (800077c <I2C1_Write+0xc0>)
 800070a:	695b      	ldr	r3, [r3, #20]
 800070c:	f003 0302 	and.w	r3, r3, #2
 8000710:	2b00      	cmp	r3, #0
 8000712:	d0f9      	beq.n	8000708 <I2C1_Write+0x4c>

	tmp=I2C1->SR2;					//Reading I2C_SR2 after reading I2C_SR1 clears the ADDR flag p691
 8000714:	4b19      	ldr	r3, [pc, #100]	; (800077c <I2C1_Write+0xc0>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	613b      	str	r3, [r7, #16]
	while(!(I2C1->SR1 & 0x80)){}	//wait until data register empty p.689
 800071a:	bf00      	nop
 800071c:	4b17      	ldr	r3, [pc, #92]	; (800077c <I2C1_Write+0xc0>)
 800071e:	695b      	ldr	r3, [r3, #20]
 8000720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000724:	2b00      	cmp	r3, #0
 8000726:	d0f9      	beq.n	800071c <I2C1_Write+0x60>

	//write data
	for(i=0;i<n;i++)
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
 800072c:	e00f      	b.n	800074e <I2C1_Write+0x92>
	{
		while(!(I2C1->SR1 & 0x80)){}	//wait until data register empty p.689
 800072e:	bf00      	nop
 8000730:	4b12      	ldr	r3, [pc, #72]	; (800077c <I2C1_Write+0xc0>)
 8000732:	695b      	ldr	r3, [r3, #20]
 8000734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000738:	2b00      	cmp	r3, #0
 800073a:	d0f9      	beq.n	8000730 <I2C1_Write+0x74>
		I2C1->DR=*data++;				//send command
 800073c:	490f      	ldr	r1, [pc, #60]	; (800077c <I2C1_Write+0xc0>)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	1c5a      	adds	r2, r3, #1
 8000742:	607a      	str	r2, [r7, #4]
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	610b      	str	r3, [r1, #16]
	for(i=0;i<n;i++)
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	3301      	adds	r3, #1
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	697a      	ldr	r2, [r7, #20]
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	429a      	cmp	r2, r3
 8000754:	dbeb      	blt.n	800072e <I2C1_Write+0x72>
	}

	while(!(I2C1->SR1 & 4)){}		//wait until byte transfer finished p.690
 8000756:	bf00      	nop
 8000758:	4b08      	ldr	r3, [pc, #32]	; (800077c <I2C1_Write+0xc0>)
 800075a:	695b      	ldr	r3, [r3, #20]
 800075c:	f003 0304 	and.w	r3, r3, #4
 8000760:	2b00      	cmp	r3, #0
 8000762:	d0f9      	beq.n	8000758 <I2C1_Write+0x9c>
	I2C1->CR1 |= (1<<9);			//generate stop
 8000764:	4a05      	ldr	r2, [pc, #20]	; (800077c <I2C1_Write+0xc0>)
 8000766:	4b05      	ldr	r3, [pc, #20]	; (800077c <I2C1_Write+0xc0>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800076e:	6013      	str	r3, [r2, #0]
}
 8000770:	bf00      	nop
 8000772:	371c      	adds	r7, #28
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40005400 	.word	0x40005400

08000780 <I2C1_Read>:
	while(!(I2C1->SR1 & 4)){}		//wait until byte transfer finished p.690
	I2C1->CR1 |= (1<<9);			//generate stop
}

void I2C1_Read(uint8_t address, int n, uint8_t* data)
{
 8000780:	b480      	push	{r7}
 8000782:	b087      	sub	sp, #28
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
 800078c:	73fb      	strb	r3, [r7, #15]
	volatile int tmp;

	while(I2C1->SR2 & 2){}			//wait until bus not busy
 800078e:	bf00      	nop
 8000790:	4b3b      	ldr	r3, [pc, #236]	; (8000880 <I2C1_Read+0x100>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0302 	and.w	r3, r3, #2
 8000798:	2b00      	cmp	r3, #0
 800079a:	d1f9      	bne.n	8000790 <I2C1_Read+0x10>
	I2C1->CR1 &= ~0x800;			//Acknowledge clear p.682
 800079c:	4a38      	ldr	r2, [pc, #224]	; (8000880 <I2C1_Read+0x100>)
 800079e:	4b38      	ldr	r3, [pc, #224]	; (8000880 <I2C1_Read+0x100>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007a6:	6013      	str	r3, [r2, #0]

	I2C1->CR1 |= 0x100;				//generate start p.694
 80007a8:	4a35      	ldr	r2, [pc, #212]	; (8000880 <I2C1_Read+0x100>)
 80007aa:	4b35      	ldr	r3, [pc, #212]	; (8000880 <I2C1_Read+0x100>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b2:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1&1)){}			//wait until start condition generated
 80007b4:	bf00      	nop
 80007b6:	4b32      	ldr	r3, [pc, #200]	; (8000880 <I2C1_Read+0x100>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d0f9      	beq.n	80007b6 <I2C1_Read+0x36>

	I2C1->DR=address << 1;			//transmit slave address
 80007c2:	4a2f      	ldr	r2, [pc, #188]	; (8000880 <I2C1_Read+0x100>)
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	6113      	str	r3, [r2, #16]
	while(!(I2C1->SR1 & 2)){}		//wait until end of address transmission p.690
 80007ca:	bf00      	nop
 80007cc:	4b2c      	ldr	r3, [pc, #176]	; (8000880 <I2C1_Read+0x100>)
 80007ce:	695b      	ldr	r3, [r3, #20]
 80007d0:	f003 0302 	and.w	r3, r3, #2
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d0f9      	beq.n	80007cc <I2C1_Read+0x4c>

	tmp=I2C1->SR2;					//Reading I2C_SR2 after reading I2C_SR1 clears the ADDR flag p691
 80007d8:	4b29      	ldr	r3, [pc, #164]	; (8000880 <I2C1_Read+0x100>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & 0x80)){}	//wait until data register empty p.689
 80007de:	bf00      	nop
 80007e0:	4b27      	ldr	r3, [pc, #156]	; (8000880 <I2C1_Read+0x100>)
 80007e2:	695b      	ldr	r3, [r3, #20]
 80007e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d0f9      	beq.n	80007e0 <I2C1_Read+0x60>

	I2C1->CR1 |= 0x100;				//generate repeated start p.694
 80007ec:	4a24      	ldr	r2, [pc, #144]	; (8000880 <I2C1_Read+0x100>)
 80007ee:	4b24      	ldr	r3, [pc, #144]	; (8000880 <I2C1_Read+0x100>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007f6:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1&1)){}			//wait until start condition generated
 80007f8:	bf00      	nop
 80007fa:	4b21      	ldr	r3, [pc, #132]	; (8000880 <I2C1_Read+0x100>)
 80007fc:	695b      	ldr	r3, [r3, #20]
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	2b00      	cmp	r3, #0
 8000804:	d0f9      	beq.n	80007fa <I2C1_Read+0x7a>

	I2C1->DR=address << 1|1;		//transmit slave address
 8000806:	4a1e      	ldr	r2, [pc, #120]	; (8000880 <I2C1_Read+0x100>)
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	6113      	str	r3, [r2, #16]
	while(!(I2C1->SR1 & 2)){}		//wait until end of address transmission p.690
 8000812:	bf00      	nop
 8000814:	4b1a      	ldr	r3, [pc, #104]	; (8000880 <I2C1_Read+0x100>)
 8000816:	695b      	ldr	r3, [r3, #20]
 8000818:	f003 0302 	and.w	r3, r3, #2
 800081c:	2b00      	cmp	r3, #0
 800081e:	d0f9      	beq.n	8000814 <I2C1_Read+0x94>

	tmp=I2C1->SR2;					//Reading I2C_SR2 after reading I2C_SR1 clears the ADDR flag p691
 8000820:	4b17      	ldr	r3, [pc, #92]	; (8000880 <I2C1_Read+0x100>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	617b      	str	r3, [r7, #20]
	I2C1->CR1 |= (1<<10);			//Enable acknowledge p.683
 8000826:	4a16      	ldr	r2, [pc, #88]	; (8000880 <I2C1_Read+0x100>)
 8000828:	4b15      	ldr	r3, [pc, #84]	; (8000880 <I2C1_Read+0x100>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000830:	6013      	str	r3, [r2, #0]

	while(n > 0)					//read data from chip
 8000832:	e010      	b.n	8000856 <I2C1_Read+0xd6>
	{
		while(!(I2C1->SR1 & 0x40)){}	//wait until RXNE flag is set
 8000834:	bf00      	nop
 8000836:	4b12      	ldr	r3, [pc, #72]	; (8000880 <I2C1_Read+0x100>)
 8000838:	695b      	ldr	r3, [r3, #20]
 800083a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800083e:	2b00      	cmp	r3, #0
 8000840:	d0f9      	beq.n	8000836 <I2C1_Read+0xb6>
		(*data++) = I2C1->DR;			//read data from DR
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	1c5a      	adds	r2, r3, #1
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	4a0d      	ldr	r2, [pc, #52]	; (8000880 <I2C1_Read+0x100>)
 800084a:	6912      	ldr	r2, [r2, #16]
 800084c:	b2d2      	uxtb	r2, r2
 800084e:	701a      	strb	r2, [r3, #0]
		n--;
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	3b01      	subs	r3, #1
 8000854:	60bb      	str	r3, [r7, #8]
	while(n > 0)					//read data from chip
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	2b00      	cmp	r3, #0
 800085a:	dceb      	bgt.n	8000834 <I2C1_Read+0xb4>
	}
	I2C1->CR1 |= (1<<9);			//generate stop p.682
 800085c:	4a08      	ldr	r2, [pc, #32]	; (8000880 <I2C1_Read+0x100>)
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <I2C1_Read+0x100>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000866:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~(1<<10);			//disable acknowledge p.682
 8000868:	4a05      	ldr	r2, [pc, #20]	; (8000880 <I2C1_Read+0x100>)
 800086a:	4b05      	ldr	r3, [pc, #20]	; (8000880 <I2C1_Read+0x100>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000872:	6013      	str	r3, [r2, #0]
}
 8000874:	bf00      	nop
 8000876:	371c      	adds	r7, #28
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	40005400 	.word	0x40005400

08000884 <MODBUS_IRQHandler>:

	return MODBUS_FRAME_OK;
}

void MODBUS_IRQHandler()
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
    if (USART2->SR & USART_SR_RXNE)
 800088a:	4b17      	ldr	r3, [pc, #92]	; (80008e8 <MODBUS_IRQHandler+0x64>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f003 0320 	and.w	r3, r3, #32
 8000892:	2b00      	cmp	r3, #0
 8000894:	d022      	beq.n	80008dc <MODBUS_IRQHandler+0x58>
    {
        uint8_t data = USART2->DR;
 8000896:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <MODBUS_IRQHandler+0x64>)
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	71fb      	strb	r3, [r7, #7]
        uint16_t next_head = (rx_head + 1) % RX_BUFFER_SIZE;
 800089c:	4b13      	ldr	r3, [pc, #76]	; (80008ec <MODBUS_IRQHandler+0x68>)
 800089e:	881b      	ldrh	r3, [r3, #0]
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	3301      	adds	r3, #1
 80008a4:	425a      	negs	r2, r3
 80008a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80008ae:	bf58      	it	pl
 80008b0:	4253      	negpl	r3, r2
 80008b2:	80bb      	strh	r3, [r7, #4]

        if (next_head != rx_tail)
 80008b4:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <MODBUS_IRQHandler+0x6c>)
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	88ba      	ldrh	r2, [r7, #4]
 80008bc:	429a      	cmp	r2, r3
 80008be:	d00a      	beq.n	80008d6 <MODBUS_IRQHandler+0x52>
        {
            rx_buffer[rx_head] = data;
 80008c0:	4b0a      	ldr	r3, [pc, #40]	; (80008ec <MODBUS_IRQHandler+0x68>)
 80008c2:	881b      	ldrh	r3, [r3, #0]
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	4619      	mov	r1, r3
 80008c8:	4a0a      	ldr	r2, [pc, #40]	; (80008f4 <MODBUS_IRQHandler+0x70>)
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	5453      	strb	r3, [r2, r1]
            rx_head = next_head;
 80008ce:	4a07      	ldr	r2, [pc, #28]	; (80008ec <MODBUS_IRQHandler+0x68>)
 80008d0:	88bb      	ldrh	r3, [r7, #4]
 80008d2:	8013      	strh	r3, [r2, #0]
        else
        {
        	buffer_OVF = 1;
        }
    }
}
 80008d4:	e002      	b.n	80008dc <MODBUS_IRQHandler+0x58>
        	buffer_OVF = 1;
 80008d6:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <MODBUS_IRQHandler+0x74>)
 80008d8:	2201      	movs	r2, #1
 80008da:	701a      	strb	r2, [r3, #0]
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	40004400 	.word	0x40004400
 80008ec:	20000022 	.word	0x20000022
 80008f0:	20000024 	.word	0x20000024
 80008f4:	20000058 	.word	0x20000058
 80008f8:	20000020 	.word	0x20000020

080008fc <TIM2_Init>:
 */

#include "timers.h"

void TIM2_Init(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000900:	4a0d      	ldr	r2, [pc, #52]	; (8000938 <TIM2_Init+0x3c>)
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <TIM2_Init+0x3c>)
 8000904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	6253      	str	r3, [r2, #36]	; 0x24
    TIM2->PSC = 32 - 1;
 800090c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000910:	221f      	movs	r2, #31
 8000912:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = 0xFFFF;
 8000914:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000918:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800091c:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->CR1 |= TIM_CR1_CEN;
 800091e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000922:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6013      	str	r3, [r2, #0]
}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800

0800093c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000946:	4908      	ldr	r1, [pc, #32]	; (8000968 <NVIC_EnableIRQ+0x2c>)
 8000948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094c:	095b      	lsrs	r3, r3, #5
 800094e:	79fa      	ldrb	r2, [r7, #7]
 8000950:	f002 021f 	and.w	r2, r2, #31
 8000954:	2001      	movs	r0, #1
 8000956:	fa00 f202 	lsl.w	r2, r0, r2
 800095a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr
 8000968:	e000e100 	.word	0xe000e100

0800096c <USART2_init>:
 */

#include "usart.h"

void USART2_init()
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN; 	//set bit 17 (USART2 EN)
 8000970:	4a21      	ldr	r2, [pc, #132]	; (80009f8 <USART2_init+0x8c>)
 8000972:	4b21      	ldr	r3, [pc, #132]	; (80009f8 <USART2_init+0x8c>)
 8000974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000976:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800097a:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; 	//enable GPIOA port clock bit 0 (GPIOA EN)
 800097c:	4a1e      	ldr	r2, [pc, #120]	; (80009f8 <USART2_init+0x8c>)
 800097e:	4b1e      	ldr	r3, [pc, #120]	; (80009f8 <USART2_init+0x8c>)
 8000980:	69db      	ldr	r3, [r3, #28]
 8000982:	f043 0301 	orr.w	r3, r3, #1
 8000986:	61d3      	str	r3, [r2, #28]
	GPIOA->AFR[0] = 0x00000700;	//GPIOx_AFRL p.188,AF7 p.177
 8000988:	4b1c      	ldr	r3, [pc, #112]	; (80009fc <USART2_init+0x90>)
 800098a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800098e:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |= 0x00007000;	//GPIOx_AFRL p.188,AF7 p.177
 8000990:	4a1a      	ldr	r2, [pc, #104]	; (80009fc <USART2_init+0x90>)
 8000992:	4b1a      	ldr	r3, [pc, #104]	; (80009fc <USART2_init+0x90>)
 8000994:	6a1b      	ldr	r3, [r3, #32]
 8000996:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800099a:	6213      	str	r3, [r2, #32]
	GPIOA->MODER |= 0x00000020; 	//MODER2=PA2(TX) to mode 10=alternate function mode. p184
 800099c:	4a17      	ldr	r2, [pc, #92]	; (80009fc <USART2_init+0x90>)
 800099e:	4b17      	ldr	r3, [pc, #92]	; (80009fc <USART2_init+0x90>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f043 0320 	orr.w	r3, r3, #32
 80009a6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 0x00000080; 	//MODER2=PA3(RX) to mode 10=alternate function mode. p184
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <USART2_init+0x90>)
 80009aa:	4b14      	ldr	r3, [pc, #80]	; (80009fc <USART2_init+0x90>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b2:	6013      	str	r3, [r2, #0]

	USART2->BRR = 0x00000D05;	//9600 BAUD and crystal 32MHz. p710, 116
 80009b4:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <USART2_init+0x94>)
 80009b6:	f640 5205 	movw	r2, #3333	; 0xd05
 80009ba:	609a      	str	r2, [r3, #8]
	USART2->CR1 |= USART_CR1_TE;	//TE bit. p739-740. Enable transmit
 80009bc:	4a10      	ldr	r2, [pc, #64]	; (8000a00 <USART2_init+0x94>)
 80009be:	4b10      	ldr	r3, [pc, #64]	; (8000a00 <USART2_init+0x94>)
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	f043 0308 	orr.w	r3, r3, #8
 80009c6:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_RE;	//RE bit. p739-740. Enable receiver
 80009c8:	4a0d      	ldr	r2, [pc, #52]	; (8000a00 <USART2_init+0x94>)
 80009ca:	4b0d      	ldr	r3, [pc, #52]	; (8000a00 <USART2_init+0x94>)
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	f043 0304 	orr.w	r3, r3, #4
 80009d2:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_UE;	//UE bit. p739-740. Uart enable
 80009d4:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <USART2_init+0x94>)
 80009d6:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <USART2_init+0x94>)
 80009d8:	68db      	ldr	r3, [r3, #12]
 80009da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009de:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_RXNEIE;			//enable RX interrupt
 80009e0:	4a07      	ldr	r2, [pc, #28]	; (8000a00 <USART2_init+0x94>)
 80009e2:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <USART2_init+0x94>)
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	f043 0320 	orr.w	r3, r3, #32
 80009ea:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART2_IRQn); 	//enable interrupt in NVIC
 80009ec:	2026      	movs	r0, #38	; 0x26
 80009ee:	f7ff ffa5 	bl	800093c <NVIC_EnableIRQ>
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40020000 	.word	0x40020000
 8000a00:	40004400 	.word	0x40004400

08000a04 <USART2_write>:
		data=USART2->DR;			//p739
		return data;
}

void USART2_write(char data)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]
	while(!(USART2->SR & USART_SR_TXE)){} 	//TXE: Transmit data register empty. p736-737
 8000a0e:	bf00      	nop
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <USART2_write+0x28>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d0f9      	beq.n	8000a10 <USART2_write+0xc>
	USART2->DR = (data);		//p739
 8000a1c:	4a03      	ldr	r2, [pc, #12]	; (8000a2c <USART2_write+0x28>)
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	6053      	str	r3, [r2, #4]
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr
 8000a2c:	40004400 	.word	0x40004400

08000a30 <USART2_write_buffer>:

void USART2_write_buffer(char* buffer)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	while(*(buffer) != '\0')
 8000a38:	e007      	b.n	8000a4a <USART2_write_buffer+0x1a>
	{
		USART2_write(*buffer);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff ffe0 	bl	8000a04 <USART2_write>
		buffer++;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	3301      	adds	r3, #1
 8000a48:	607b      	str	r3, [r7, #4]
	while(*(buffer) != '\0')
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1f3      	bne.n	8000a3a <USART2_write_buffer+0xa>
	}
	USART2_write('\r');
 8000a52:	200d      	movs	r0, #13
 8000a54:	f7ff ffd6 	bl	8000a04 <USART2_write>
	USART2_write('\n');
 8000a58:	200a      	movs	r0, #10
 8000a5a:	f7ff ffd3 	bl	8000a04 <USART2_write>
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	af00      	add	r7, sp, #0
	MODBUS_IRQHandler();
 8000a6a:	f7ff ff0b 	bl	8000884 <MODBUS_IRQHandler>
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <DHT22_IRQHandler>:

	return;
}

void DHT22_IRQHandler()
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
	static uint8_t index = 0;
	static uint16_t last_time = 0;
	uint16_t now = TIM2->CNT;
 8000a7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a80:	80fb      	strh	r3, [r7, #6]
	uint16_t pulse_width;

	dht_status = DHT_MEASURING;
 8000a82:	4b25      	ldr	r3, [pc, #148]	; (8000b18 <DHT22_IRQHandler+0xa4>)
 8000a84:	2203      	movs	r2, #3
 8000a86:	701a      	strb	r2, [r3, #0]

	if (GPIOA->IDR & GPIO_IDR_IDR_7) // Rising edge
 8000a88:	4b24      	ldr	r3, [pc, #144]	; (8000b1c <DHT22_IRQHandler+0xa8>)
 8000a8a:	691b      	ldr	r3, [r3, #16]
 8000a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d009      	beq.n	8000aa8 <DHT22_IRQHandler+0x34>
	{
		last_time = now;
 8000a94:	4a22      	ldr	r2, [pc, #136]	; (8000b20 <DHT22_IRQHandler+0xac>)
 8000a96:	88fb      	ldrh	r3, [r7, #6]
 8000a98:	8013      	strh	r3, [r2, #0]
		GPIOA->ODR |= GPIO_ODR_ODR_5;
 8000a9a:	4a20      	ldr	r2, [pc, #128]	; (8000b1c <DHT22_IRQHandler+0xa8>)
 8000a9c:	4b1f      	ldr	r3, [pc, #124]	; (8000b1c <DHT22_IRQHandler+0xa8>)
 8000a9e:	695b      	ldr	r3, [r3, #20]
 8000aa0:	f043 0320 	orr.w	r3, r3, #32
 8000aa4:	6153      	str	r3, [r2, #20]
 8000aa6:	e025      	b.n	8000af4 <DHT22_IRQHandler+0x80>
	}

	else // Falling edge
	{
		pulse_width = (now >= last_time) ? (now - last_time) : (0xFFFF - last_time + now);
 8000aa8:	4b1d      	ldr	r3, [pc, #116]	; (8000b20 <DHT22_IRQHandler+0xac>)
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	88fa      	ldrh	r2, [r7, #6]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d305      	bcc.n	8000abe <DHT22_IRQHandler+0x4a>
 8000ab2:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <DHT22_IRQHandler+0xac>)
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	88fa      	ldrh	r2, [r7, #6]
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	e006      	b.n	8000acc <DHT22_IRQHandler+0x58>
 8000abe:	4b18      	ldr	r3, [pc, #96]	; (8000b20 <DHT22_IRQHandler+0xac>)
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	88fa      	ldrh	r2, [r7, #6]
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	80bb      	strh	r3, [r7, #4]
		pulses[index] = pulse_width;
 8000ace:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <DHT22_IRQHandler+0xb0>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	88bb      	ldrh	r3, [r7, #4]
 8000ad6:	b2d9      	uxtb	r1, r3
 8000ad8:	4b13      	ldr	r3, [pc, #76]	; (8000b28 <DHT22_IRQHandler+0xb4>)
 8000ada:	5499      	strb	r1, [r3, r2]
		index++;
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <DHT22_IRQHandler+0xb0>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <DHT22_IRQHandler+0xb0>)
 8000ae6:	701a      	strb	r2, [r3, #0]
		GPIOA->ODR &= ~GPIO_ODR_ODR_5;
 8000ae8:	4a0c      	ldr	r2, [pc, #48]	; (8000b1c <DHT22_IRQHandler+0xa8>)
 8000aea:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <DHT22_IRQHandler+0xa8>)
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	f023 0320 	bic.w	r3, r3, #32
 8000af2:	6153      	str	r3, [r2, #20]
	}

	if (index >= BIT_COUNT)
 8000af4:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <DHT22_IRQHandler+0xb0>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b28      	cmp	r3, #40	; 0x28
 8000afa:	d905      	bls.n	8000b08 <DHT22_IRQHandler+0x94>
	{
		index = 0;
 8000afc:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <DHT22_IRQHandler+0xb0>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	701a      	strb	r2, [r3, #0]
		dht_status = DHT_READY;
 8000b02:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <DHT22_IRQHandler+0xa4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
	}

	EXTI->PR = EXTI_PR_PR7;
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <DHT22_IRQHandler+0xb8>)
 8000b0a:	2280      	movs	r2, #128	; 0x80
 8000b0c:	615a      	str	r2, [r3, #20]
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr
 8000b18:	20000051 	.word	0x20000051
 8000b1c:	40020000 	.word	0x40020000
 8000b20:	20000052 	.word	0x20000052
 8000b24:	20000054 	.word	0x20000054
 8000b28:	20000028 	.word	0x20000028
 8000b2c:	40010400 	.word	0x40010400

08000b30 <sgp30_check_featureset>:
 *         SGP30_ERR_INVALID_PRODUCT_TYPE if the sensor is not an SGP30,
 *         SGP30_ERR_UNSUPPORTED_FEATURE_SET if the sensor does not
 *                                           have the required FS,
 *         an error code otherwise
 */
static int16_t sgp30_check_featureset(uint16_t needed_fs) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	80fb      	strh	r3, [r7, #6]
    int16_t ret;
    uint16_t fs_version;
    uint8_t product_type;

    ret = sgp30_get_feature_set_version(&fs_version, &product_type);
 8000b3a:	f107 020b 	add.w	r2, r7, #11
 8000b3e:	f107 030c 	add.w	r3, r7, #12
 8000b42:	4611      	mov	r1, r2
 8000b44:	4618      	mov	r0, r3
 8000b46:	f000 f85d 	bl	8000c04 <sgp30_get_feature_set_version>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	81fb      	strh	r3, [r7, #14]
    if (ret != STATUS_OK)
 8000b4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d002      	beq.n	8000b5c <sgp30_check_featureset+0x2c>
        return ret;
 8000b56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b5a:	e00d      	b.n	8000b78 <sgp30_check_featureset+0x48>

    if (product_type != SGP30_PRODUCT_TYPE)
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d002      	beq.n	8000b68 <sgp30_check_featureset+0x38>
        return SGP30_ERR_INVALID_PRODUCT_TYPE;
 8000b62:	f06f 030b 	mvn.w	r3, #11
 8000b66:	e007      	b.n	8000b78 <sgp30_check_featureset+0x48>

    if (fs_version < needed_fs)
 8000b68:	89bb      	ldrh	r3, [r7, #12]
 8000b6a:	88fa      	ldrh	r2, [r7, #6]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d902      	bls.n	8000b76 <sgp30_check_featureset+0x46>
        return SGP30_ERR_UNSUPPORTED_FEATURE_SET;
 8000b70:	f06f 0309 	mvn.w	r3, #9
 8000b74:	e000      	b.n	8000b78 <sgp30_check_featureset+0x48>

    return STATUS_OK;
 8000b76:	2300      	movs	r3, #0
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <sgp30_measure_iaq>:
        return STATUS_OK;

    return STATUS_FAIL;
}

int16_t sgp30_measure_iaq() {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
    return sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_MEASURE);
 8000b84:	2358      	movs	r3, #88	; 0x58
 8000b86:	f242 0108 	movw	r1, #8200	; 0x2008
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fc4e 	bl	800042c <sensirion_i2c_write_cmd>
 8000b90:	4603      	mov	r3, r0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <sgp30_read_iaq>:

int16_t sgp30_read_iaq(uint16_t* tvoc_ppb, uint16_t* co2_eq_ppm) {
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b084      	sub	sp, #16
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
 8000b9e:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_IAQ_MEASURE_WORDS];

    ret = sensirion_i2c_read_words(SGP30_I2C_ADDRESS, words,
 8000ba0:	2058      	movs	r0, #88	; 0x58
 8000ba2:	f107 0308 	add.w	r3, r7, #8
 8000ba6:	2202      	movs	r2, #2
 8000ba8:	4619      	mov	r1, r3
 8000baa:	f7ff fc03 	bl	80003b4 <sensirion_i2c_read_words>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	81fb      	strh	r3, [r7, #14]
                                   SGP30_CMD_IAQ_MEASURE_WORDS);

    *tvoc_ppb = words[1];
 8000bb2:	897a      	ldrh	r2, [r7, #10]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	801a      	strh	r2, [r3, #0]
    *co2_eq_ppm = words[0];
 8000bb8:	893a      	ldrh	r2, [r7, #8]
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	801a      	strh	r2, [r3, #0]

    return ret;
 8000bbe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3710      	adds	r7, #16
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <sgp30_measure_iaq_blocking_read>:

int16_t sgp30_measure_iaq_blocking_read(uint16_t* tvoc_ppb,
                                        uint16_t* co2_eq_ppm) {
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b084      	sub	sp, #16
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = sgp30_measure_iaq();
 8000bd4:	f7ff ffd4 	bl	8000b80 <sgp30_measure_iaq>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	81fb      	strh	r3, [r7, #14]
    if (ret != STATUS_OK)
 8000bdc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d002      	beq.n	8000bea <sgp30_measure_iaq_blocking_read+0x20>
        return ret;
 8000be4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000be8:	e008      	b.n	8000bfc <sgp30_measure_iaq_blocking_read+0x32>

    sensirion_sleep_usec(SGP30_CMD_IAQ_MEASURE_DURATION_US);
 8000bea:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8000bee:	f7ff fcdf 	bl	80005b0 <sensirion_sleep_usec>

    return sgp30_read_iaq(tvoc_ppb, co2_eq_ppm);
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff ffce 	bl	8000b96 <sgp30_read_iaq>
 8000bfa:	4603      	mov	r3, r0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <sgp30_get_feature_set_version>:
uint8_t sgp30_get_configured_address() {
    return SGP30_I2C_ADDRESS;
}

int16_t sgp30_get_feature_set_version(uint16_t* feature_set_version,
                                      uint8_t* product_type) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af02      	add	r7, sp, #8
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_GET_FEATURESET_WORDS];

    ret = sensirion_i2c_delayed_read_cmd(SGP30_I2C_ADDRESS,
 8000c0e:	2058      	movs	r0, #88	; 0x58
 8000c10:	f107 020c 	add.w	r2, r7, #12
 8000c14:	2301      	movs	r3, #1
 8000c16:	9300      	str	r3, [sp, #0]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	f242 7210 	movw	r2, #10000	; 0x2710
 8000c1e:	f242 012f 	movw	r1, #8239	; 0x202f
 8000c22:	f7ff fc1f 	bl	8000464 <sensirion_i2c_delayed_read_cmd>
 8000c26:	4603      	mov	r3, r0
 8000c28:	81fb      	strh	r3, [r7, #14]
                                         SGP30_CMD_GET_FEATURESET,
                                         SGP30_CMD_GET_FEATURESET_DURATION_US,
                                         words, SGP30_CMD_GET_FEATURESET_WORDS);

    if (ret != STATUS_OK)
 8000c2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d002      	beq.n	8000c38 <sgp30_get_feature_set_version+0x34>
        return ret;
 8000c32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c36:	e00b      	b.n	8000c50 <sgp30_get_feature_set_version+0x4c>

    *feature_set_version = words[0] & 0x00FF;
 8000c38:	89bb      	ldrh	r3, [r7, #12]
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	b29a      	uxth	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	801a      	strh	r2, [r3, #0]
    *product_type = (uint8_t)((words[0] & 0xF000) >> 12);
 8000c42:	89bb      	ldrh	r3, [r7, #12]
 8000c44:	0b1b      	lsrs	r3, r3, #12
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	b2da      	uxtb	r2, r3
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	701a      	strb	r2, [r3, #0]

    return STATUS_OK;
 8000c4e:	2300      	movs	r3, #0
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3710      	adds	r7, #16
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <sgp30_iaq_init>:
                 (((uint64_t)words[2]) << 0);

    return STATUS_OK;
}

int16_t sgp30_iaq_init() {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
    int16_t ret =
        sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_INIT);
 8000c5e:	2358      	movs	r3, #88	; 0x58
    int16_t ret =
 8000c60:	f242 0103 	movw	r1, #8195	; 0x2003
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fbe1 	bl	800042c <sensirion_i2c_write_cmd>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	80fb      	strh	r3, [r7, #6]
    sensirion_sleep_usec(SGP30_CMD_IAQ_INIT_DURATION_US);
 8000c6e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c72:	f7ff fc9d 	bl	80005b0 <sensirion_sleep_usec>
    return ret;
 8000c76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <sgp30_probe>:

int16_t sgp30_probe() {
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b082      	sub	sp, #8
 8000c86:	af00      	add	r7, sp, #0
    int16_t ret = sgp30_check_featureset(0x20);
 8000c88:	2020      	movs	r0, #32
 8000c8a:	f7ff ff51 	bl	8000b30 <sgp30_check_featureset>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]

    if (ret != STATUS_OK)
 8000c92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d002      	beq.n	8000ca0 <sgp30_probe+0x1e>
        return ret;
 8000c9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c9e:	e002      	b.n	8000ca6 <sgp30_probe+0x24>

    return sgp30_iaq_init();
 8000ca0:	f7ff ffda 	bl	8000c58 <sgp30_iaq_init>
 8000ca4:	4603      	mov	r3, r0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <delay_us>:
#include "timing.h"
#include "stm32l1xx.h"

void delay_us(unsigned long delay)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
	unsigned long i = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD = 32 - 1; //32 000 000 = 1s so 32 = 1 us
 8000cbc:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <delay_us+0x48>)
 8000cbe:	221f      	movs	r2, #31
 8000cc0:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8000cc2:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <delay_us+0x48>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <delay_us+0x48>)
 8000cca:	2205      	movs	r2, #5
 8000ccc:	601a      	str	r2, [r3, #0]

	  while(i < delay)
 8000cce:	e009      	b.n	8000ce4 <delay_us+0x34>
	  {
		  while(!((SysTick->CTRL) & 0x10000)){}
 8000cd0:	bf00      	nop
 8000cd2:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <delay_us+0x48>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d0f9      	beq.n	8000cd2 <delay_us+0x22>
		  i++;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
	  while(i < delay)
 8000ce4:	68fa      	ldr	r2, [r7, #12]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d3f1      	bcc.n	8000cd0 <delay_us+0x20>
	  }
}
 8000cec:	bf00      	nop
 8000cee:	3714      	adds	r7, #20
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	e000e010 	.word	0xe000e010

08000cfc <delay_ms>:

void delay_ms(unsigned long delay)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
	unsigned long i = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD = 32000 - 1; //32 000 000 = 1s so 32 000 = 1 ms
 8000d08:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <delay_ms+0x48>)
 8000d0a:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000d0e:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8000d10:	4b0c      	ldr	r3, [pc, #48]	; (8000d44 <delay_ms+0x48>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8000d16:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <delay_ms+0x48>)
 8000d18:	2205      	movs	r2, #5
 8000d1a:	601a      	str	r2, [r3, #0]
		  
	while(i < delay)
 8000d1c:	e009      	b.n	8000d32 <delay_ms+0x36>
	{	
		while(!((SysTick->CTRL) & 0x10000)){} //M3 Generic User Guide p. 159
 8000d1e:	bf00      	nop
 8000d20:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <delay_ms+0x48>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d0f9      	beq.n	8000d20 <delay_ms+0x24>
		i++;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	60fb      	str	r3, [r7, #12]
	while(i < delay)
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d3f1      	bcc.n	8000d1e <delay_ms+0x22>
	}
}
 8000d3a:	bf00      	nop
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bc80      	pop	{r7}
 8000d42:	4770      	bx	lr
 8000d44:	e000e010 	.word	0xe000e010

08000d48 <SetSysClock>:
void SetSysClock(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
	uint32_t status = 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	607b      	str	r3, [r7, #4]

  /* Enable HSI */
  RCC->CR |= (uint32_t)1;
 8000d52:	4a3d      	ldr	r2, [pc, #244]	; (8000e48 <SetSysClock+0x100>)
 8000d54:	4b3c      	ldr	r3, [pc, #240]	; (8000e48 <SetSysClock+0x100>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready and if Time out is reached exit */
 while(!(RCC->CR & (uint32_t)2)){} //CR bit 1 HSIRDY sets when HSI oscillator is stable. p141
 8000d5e:	bf00      	nop
 8000d60:	4b39      	ldr	r3, [pc, #228]	; (8000e48 <SetSysClock+0x100>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f003 0302 	and.w	r3, r3, #2
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d0f9      	beq.n	8000d60 <SetSysClock+0x18>

  if ((RCC->CR & (uint32_t)2) != 0) //if CR bit 1 HSIDRY high when oscillator is stable.
 8000d6c:	4b36      	ldr	r3, [pc, #216]	; (8000e48 <SetSysClock+0x100>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d002      	beq.n	8000d7e <SetSysClock+0x36>
  {
    status = 1;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	e001      	b.n	8000d82 <SetSysClock+0x3a>
  }
  else
  {
    status = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	607b      	str	r3, [r7, #4]
  }

  if (status == 1)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d10b      	bne.n	8000da0 <SetSysClock+0x58>
  {
    /*  PLL configuration: PLLCLK = (HSI * 4)/2 = 32 MHz */
	  //PLLSCR bit 16, PLLMUL bits 18-21, PLLDIV bits 22,23.
	  //0000 0000 1111 1101 0000 0000 0000 0000 corresponding bits
	  //these bits PLLSRC, PLLMUL and PLLDIV cleared
	  RCC->CFGR &= ~(0x00FD0000);
 8000d88:	4a2f      	ldr	r2, [pc, #188]	; (8000e48 <SetSysClock+0x100>)
 8000d8a:	4b2f      	ldr	r3, [pc, #188]	; (8000e48 <SetSysClock+0x100>)
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000d92:	6093      	str	r3, [r2, #8]
	  //PLLMUL must be 0001 when multiplication=4 and PLLDIV must be 01 when division=2
	  //PLLSCR bit 16 must be 1 --> HSE oscillator clock selected as PLL input clock (done in previous line)
	  //0000 0000 0100 0100 0000 0000 0000 0000
	  RCC->CFGR |= 0x00440000;
 8000d94:	4a2c      	ldr	r2, [pc, #176]	; (8000e48 <SetSysClock+0x100>)
 8000d96:	4b2c      	ldr	r3, [pc, #176]	; (8000e48 <SetSysClock+0x100>)
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	f443 0388 	orr.w	r3, r3, #4456448	; 0x440000
 8000d9e:	6093      	str	r3, [r2, #8]
    configuration. User can add here some code to deal with this error */
  }
  
  /*64-bit access is configured by setting the ACC64 bit in the Flash access control register (FLASH_ACR).
   *This access mode accelerates the execution of program operations.*/
  FLASH->ACR |= (uint32_t)4; //ACC64 bit 2, 64-bit access. 64-bit access is used to improve the performance. p84
 8000da0:	4a2a      	ldr	r2, [pc, #168]	; (8000e4c <SetSysClock+0x104>)
 8000da2:	4b2a      	ldr	r3, [pc, #168]	; (8000e4c <SetSysClock+0x104>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f043 0304 	orr.w	r3, r3, #4
 8000daa:	6013      	str	r3, [r2, #0]
    /*Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register.
    *This feature is useful if at least one wait state is needed to access the Flash memory.
	*Figure 5 shows the execution of sequential 32-bit instructions*/
  FLASH->ACR |= (uint32_t)2; //PRFTEN bit 1, prefetch enable. p84
 8000dac:	4a27      	ldr	r2, [pc, #156]	; (8000e4c <SetSysClock+0x104>)
 8000dae:	4b27      	ldr	r3, [pc, #156]	; (8000e4c <SetSysClock+0x104>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f043 0302 	orr.w	r3, r3, #2
 8000db6:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= (uint32_t)1; //LATENCY one wait state bit 0. One wait state enabled. p84. p59
 8000db8:	4a24      	ldr	r2, [pc, #144]	; (8000e4c <SetSysClock+0x104>)
 8000dba:	4b24      	ldr	r3, [pc, #144]	; (8000e4c <SetSysClock+0x104>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	6013      	str	r3, [r2, #0]

  RCC->APB1ENR |= 0x10000000; //bit 28 PWREN: Power interface clock enable. p158. p101
 8000dc4:	4a20      	ldr	r2, [pc, #128]	; (8000e48 <SetSysClock+0x100>)
 8000dc6:	4b20      	ldr	r3, [pc, #128]	; (8000e48 <SetSysClock+0x100>)
 8000dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dce:	6253      	str	r3, [r2, #36]	; 0x24
  PWR->CR = (uint32_t)(1<<11); //Bits 12:11 VOS[1:0]: Voltage scaling range selection, 01: 1.8 V (range 1). p121
 8000dd0:	4b1f      	ldr	r3, [pc, #124]	; (8000e50 <SetSysClock+0x108>)
 8000dd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dd6:	601a      	str	r2, [r3, #0]
	of PWR_CR register. p102 1.8V needed for 32 MHz clock and lower voltages to save power.

	0: Regulator is ready in the selected voltage range
	1: Regulator voltage output is changing to the required VOS level.
	*/
  while((PWR->CSR & (uint32_t)(1<<4)) != 0){} //bit 4 VOSF: Voltage Scaling select flag. p125
 8000dd8:	bf00      	nop
 8000dda:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <SetSysClock+0x108>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f003 0310 	and.w	r3, r3, #16
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d1f9      	bne.n	8000dda <SetSysClock+0x92>
    
  RCC->CFGR &=(uint32_t)~(1<<7); //Bits 7:4 HPRE[3:0]: AHB prescaler. 0xxx: SYSCLK not divided. p144
 8000de6:	4a18      	ldr	r2, [pc, #96]	; (8000e48 <SetSysClock+0x100>)
 8000de8:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <SetSysClock+0x100>)
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000df0:	6093      	str	r3, [r2, #8]
  RCC->CFGR &=(uint32_t)~(1<<13); //Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2). p144
 8000df2:	4a15      	ldr	r2, [pc, #84]	; (8000e48 <SetSysClock+0x100>)
 8000df4:	4b14      	ldr	r3, [pc, #80]	; (8000e48 <SetSysClock+0x100>)
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000dfc:	6093      	str	r3, [r2, #8]
  RCC->CFGR &=(uint32_t)~(1<<10); //Bits 10:8 PPRE1[2:0]: APB low-speed prescaler (APB1)p. 144
 8000dfe:	4a12      	ldr	r2, [pc, #72]	; (8000e48 <SetSysClock+0x100>)
 8000e00:	4b11      	ldr	r3, [pc, #68]	; (8000e48 <SetSysClock+0x100>)
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e08:	6093      	str	r3, [r2, #8]

  RCC->CR |= (1<<24); //Bit 24 PLLON: PLL enable. p140
 8000e0a:	4a0f      	ldr	r2, [pc, #60]	; (8000e48 <SetSysClock+0x100>)
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <SetSysClock+0x100>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e14:	6013      	str	r3, [r2, #0]
  while((RCC->CR & (uint32_t)(1<<25)) == 0){} //Bit 25 PLLRDY: PLL clock ready flag. p140
 8000e16:	bf00      	nop
 8000e18:	4b0b      	ldr	r3, [pc, #44]	; (8000e48 <SetSysClock+0x100>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d0f9      	beq.n	8000e18 <SetSysClock+0xd0>
    
  /* Select PLL as system clock source */
  RCC->CFGR |= (uint32_t)3; //Bits 1:0 SW[1:0]: System clock switch, 11: PLL used as system clock
 8000e24:	4a08      	ldr	r2, [pc, #32]	; (8000e48 <SetSysClock+0x100>)
 8000e26:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <SetSysClock+0x100>)
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	f043 0303 	orr.w	r3, r3, #3
 8000e2e:	6093      	str	r3, [r2, #8]
    
  /*Bits 3:2 SWS[1:0]: System clock switch status, 11: PLL used as system clock.
   * These bits are set and cleared by hardware to indicate which clock source is used as
	system clock. 11: PLL used as system clock. p145.
   */
  while ((RCC->CFGR & (uint32_t)(3<<2))==0){}
 8000e30:	bf00      	nop
 8000e32:	4b05      	ldr	r3, [pc, #20]	; (8000e48 <SetSysClock+0x100>)
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	f003 030c 	and.w	r3, r3, #12
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d0f9      	beq.n	8000e32 <SetSysClock+0xea>
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40023c00 	.word	0x40023c00
 8000e50:	40007000 	.word	0x40007000

08000e54 <main>:
#include <stdio.h>

#define BUFFER_SIZE 50

int main(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b0a2      	sub	sp, #136	; 0x88
 8000e58:	af00      	add	r7, sp, #0
	SetSysClock();
 8000e5a:	f7ff ff75 	bl	8000d48 <SetSysClock>
	SystemCoreClockUpdate();
 8000e5e:	f000 f899 	bl	8000f94 <SystemCoreClockUpdate>

	// Utils Initializations

	// Peripheral Initializations
	GPIO_init();
 8000e62:	f7ff fbbf 	bl	80005e4 <GPIO_init>
	USART2_init();
 8000e66:	f7ff fd81 	bl	800096c <USART2_init>
	TIM2_Init();
 8000e6a:	f7ff fd47 	bl	80008fc <TIM2_Init>

    int16_t err;
    uint16_t tvoc_ppb, co2_eq_ppm;
    char buffer[128];

    sensirion_i2c_init();
 8000e6e:	f7ff fb2b 	bl	80004c8 <sensirion_i2c_init>

    while (1) {
        err = sgp30_measure_iaq_blocking_read(&tvoc_ppb, &co2_eq_ppm);
 8000e72:	f107 0282 	add.w	r2, r7, #130	; 0x82
 8000e76:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000e7a:	4611      	mov	r1, r2
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fea4 	bl	8000bca <sgp30_measure_iaq_blocking_read>
 8000e82:	4603      	mov	r3, r0
 8000e84:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
        if (err == STATUS_OK)
 8000e88:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	; 0x86
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d118      	bne.n	8000ec2 <main+0x6e>
        {
            sprintf(buffer, "tVOC  Concentration: %dppb\r\n", tvoc_ppb);
 8000e90:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8000e94:	461a      	mov	r2, r3
 8000e96:	463b      	mov	r3, r7
 8000e98:	490e      	ldr	r1, [pc, #56]	; (8000ed4 <main+0x80>)
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f000 fa01 	bl	80012a2 <siprintf>
            USART2_write_buffer(buffer);
 8000ea0:	463b      	mov	r3, r7
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fdc4 	bl	8000a30 <USART2_write_buffer>
            sprintf(buffer, "CO2eq Concentration: %dppm\r\n", co2_eq_ppm);
 8000ea8:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8000eac:	461a      	mov	r2, r3
 8000eae:	463b      	mov	r3, r7
 8000eb0:	4909      	ldr	r1, [pc, #36]	; (8000ed8 <main+0x84>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f9f5 	bl	80012a2 <siprintf>
            USART2_write_buffer(buffer);
 8000eb8:	463b      	mov	r3, r7
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fdb8 	bl	8000a30 <USART2_write_buffer>
 8000ec0:	e002      	b.n	8000ec8 <main+0x74>
        }

        else
        {
            USART2_write_buffer("error reading IAQ values\r\n");
 8000ec2:	4806      	ldr	r0, [pc, #24]	; (8000edc <main+0x88>)
 8000ec4:	f7ff fdb4 	bl	8000a30 <USART2_write_buffer>
        }

        delay_ms(1000);  // SGP30 measurement interval
 8000ec8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ecc:	f7ff ff16 	bl	8000cfc <delay_ms>
        err = sgp30_measure_iaq_blocking_read(&tvoc_ppb, &co2_eq_ppm);
 8000ed0:	e7cf      	b.n	8000e72 <main+0x1e>
 8000ed2:	bf00      	nop
 8000ed4:	080013bc 	.word	0x080013bc
 8000ed8:	080013dc 	.word	0x080013dc
 8000edc:	080013fc 	.word	0x080013fc

08000ee0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ee0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000ee2:	e003      	b.n	8000eec <LoopCopyDataInit>

08000ee4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000ee6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ee8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000eea:	3104      	adds	r1, #4

08000eec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000eec:	480a      	ldr	r0, [pc, #40]	; (8000f18 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000eee:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000ef0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000ef2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000ef4:	d3f6      	bcc.n	8000ee4 <CopyDataInit>
  ldr r2, =_sbss
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000ef8:	e002      	b.n	8000f00 <LoopFillZerobss>

08000efa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000efc:	f842 3b04 	str.w	r3, [r2], #4

08000f00 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f00:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000f02:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f04:	d3f9      	bcc.n	8000efa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f06:	f000 f811 	bl	8000f2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f0a:	f000 f9e1 	bl	80012d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f0e:	f7ff ffa1 	bl	8000e54 <main>
  bx lr
 8000f12:	4770      	bx	lr
  ldr r3, =_sidata
 8000f14:	0800143c 	.word	0x0800143c
  ldr r0, =_sdata
 8000f18:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f1c:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 8000f20:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8000f24:	200000d8 	.word	0x200000d8

08000f28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f28:	e7fe      	b.n	8000f28 <ADC1_IRQHandler>
	...

08000f2c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000f30:	4a15      	ldr	r2, [pc, #84]	; (8000f88 <SystemInit+0x5c>)
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <SystemInit+0x5c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f3a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000f3c:	4912      	ldr	r1, [pc, #72]	; (8000f88 <SystemInit+0x5c>)
 8000f3e:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <SystemInit+0x5c>)
 8000f40:	689a      	ldr	r2, [r3, #8]
 8000f42:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <SystemInit+0x60>)
 8000f44:	4013      	ands	r3, r2
 8000f46:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000f48:	4a0f      	ldr	r2, [pc, #60]	; (8000f88 <SystemInit+0x5c>)
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <SystemInit+0x5c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000f52:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000f56:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f58:	4a0b      	ldr	r2, [pc, #44]	; (8000f88 <SystemInit+0x5c>)
 8000f5a:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <SystemInit+0x5c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f62:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000f64:	4a08      	ldr	r2, [pc, #32]	; (8000f88 <SystemInit+0x5c>)
 8000f66:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <SystemInit+0x5c>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000f6e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <SystemInit+0x5c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <SystemInit+0x64>)
 8000f78:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f7c:	609a      	str	r2, [r3, #8]
#endif
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	88ffc00c 	.word	0x88ffc00c
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b087      	sub	sp, #28
 8000f98:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000fae:	4b48      	ldr	r3, [pc, #288]	; (80010d0 <SystemCoreClockUpdate+0x13c>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	f003 030c 	and.w	r3, r3, #12
 8000fb6:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	2b0c      	cmp	r3, #12
 8000fbc:	d863      	bhi.n	8001086 <SystemCoreClockUpdate+0xf2>
 8000fbe:	a201      	add	r2, pc, #4	; (adr r2, 8000fc4 <SystemCoreClockUpdate+0x30>)
 8000fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc4:	08000ff9 	.word	0x08000ff9
 8000fc8:	08001087 	.word	0x08001087
 8000fcc:	08001087 	.word	0x08001087
 8000fd0:	08001087 	.word	0x08001087
 8000fd4:	08001019 	.word	0x08001019
 8000fd8:	08001087 	.word	0x08001087
 8000fdc:	08001087 	.word	0x08001087
 8000fe0:	08001087 	.word	0x08001087
 8000fe4:	08001021 	.word	0x08001021
 8000fe8:	08001087 	.word	0x08001087
 8000fec:	08001087 	.word	0x08001087
 8000ff0:	08001087 	.word	0x08001087
 8000ff4:	08001029 	.word	0x08001029
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8000ff8:	4b35      	ldr	r3, [pc, #212]	; (80010d0 <SystemCoreClockUpdate+0x13c>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	0b5b      	lsrs	r3, r3, #13
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3301      	adds	r3, #1
 8001008:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	461a      	mov	r2, r3
 8001012:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 8001014:	601a      	str	r2, [r3, #0]
      break;
 8001016:	e046      	b.n	80010a6 <SystemCoreClockUpdate+0x112>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001018:	4b2e      	ldr	r3, [pc, #184]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 800101a:	4a2f      	ldr	r2, [pc, #188]	; (80010d8 <SystemCoreClockUpdate+0x144>)
 800101c:	601a      	str	r2, [r3, #0]
      break;
 800101e:	e042      	b.n	80010a6 <SystemCoreClockUpdate+0x112>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001020:	4b2c      	ldr	r3, [pc, #176]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 8001022:	4a2d      	ldr	r2, [pc, #180]	; (80010d8 <SystemCoreClockUpdate+0x144>)
 8001024:	601a      	str	r2, [r3, #0]
      break;
 8001026:	e03e      	b.n	80010a6 <SystemCoreClockUpdate+0x112>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8001028:	4b29      	ldr	r3, [pc, #164]	; (80010d0 <SystemCoreClockUpdate+0x13c>)
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001030:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001032:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <SystemCoreClockUpdate+0x13c>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800103a:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	0c9b      	lsrs	r3, r3, #18
 8001040:	4a26      	ldr	r2, [pc, #152]	; (80010dc <SystemCoreClockUpdate+0x148>)
 8001042:	5cd3      	ldrb	r3, [r2, r3]
 8001044:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	0d9b      	lsrs	r3, r3, #22
 800104a:	3301      	adds	r3, #1
 800104c:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800104e:	4b20      	ldr	r3, [pc, #128]	; (80010d0 <SystemCoreClockUpdate+0x13c>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001056:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d109      	bne.n	8001072 <SystemCoreClockUpdate+0xde>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	4a1d      	ldr	r2, [pc, #116]	; (80010d8 <SystemCoreClockUpdate+0x144>)
 8001062:	fb02 f203 	mul.w	r2, r2, r3
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	fbb2 f3f3 	udiv	r3, r2, r3
 800106c:	4a19      	ldr	r2, [pc, #100]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 800106e:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001070:	e019      	b.n	80010a6 <SystemCoreClockUpdate+0x112>
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <SystemCoreClockUpdate+0x144>)
 8001076:	fb02 f203 	mul.w	r2, r2, r3
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001080:	4a14      	ldr	r2, [pc, #80]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 8001082:	6013      	str	r3, [r2, #0]
      break;
 8001084:	e00f      	b.n	80010a6 <SystemCoreClockUpdate+0x112>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <SystemCoreClockUpdate+0x13c>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	0b5b      	lsrs	r3, r3, #13
 800108c:	f003 0307 	and.w	r3, r3, #7
 8001090:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3301      	adds	r3, #1
 8001096:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	461a      	mov	r2, r3
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 80010a2:	601a      	str	r2, [r3, #0]
      break;
 80010a4:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80010a6:	4b0a      	ldr	r3, [pc, #40]	; (80010d0 <SystemCoreClockUpdate+0x13c>)
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	091b      	lsrs	r3, r3, #4
 80010ac:	f003 030f 	and.w	r3, r3, #15
 80010b0:	4a0b      	ldr	r2, [pc, #44]	; (80010e0 <SystemCoreClockUpdate+0x14c>)
 80010b2:	5cd3      	ldrb	r3, [r2, r3]
 80010b4:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80010b6:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	fa22 f303 	lsr.w	r3, r2, r3
 80010c0:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <SystemCoreClockUpdate+0x140>)
 80010c2:	6013      	str	r3, [r2, #0]
}
 80010c4:	bf00      	nop
 80010c6:	371c      	adds	r7, #28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800
 80010d4:	20000000 	.word	0x20000000
 80010d8:	007a1200 	.word	0x007a1200
 80010dc:	08001418 	.word	0x08001418
 80010e0:	08001424 	.word	0x08001424

080010e4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
	int div = 1;
 80010f0:	2301      	movs	r3, #1
 80010f2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80010f4:	e004      	b.n	8001100 <ts_itoa+0x1c>
		div *= base;
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	fb02 f303 	mul.w	r3, r2, r3
 80010fe:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	fbb2 f2f3 	udiv	r2, r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	429a      	cmp	r2, r3
 800110c:	d2f3      	bcs.n	80010f6 <ts_itoa+0x12>

	while (div != 0)
 800110e:	e029      	b.n	8001164 <ts_itoa+0x80>
	{
		int num = d/div;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	fbb2 f3f3 	udiv	r3, r2, r3
 8001118:	613b      	str	r3, [r7, #16]
		d = d%div;
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001122:	fb02 f201 	mul.w	r2, r2, r1
 8001126:	1a9b      	subs	r3, r3, r2
 8001128:	60bb      	str	r3, [r7, #8]
		div /= base;
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001132:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	2b09      	cmp	r3, #9
 8001138:	dd0a      	ble.n	8001150 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	1c59      	adds	r1, r3, #1
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	6011      	str	r1, [r2, #0]
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	3237      	adds	r2, #55	; 0x37
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	701a      	strb	r2, [r3, #0]
 800114e:	e009      	b.n	8001164 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	1c59      	adds	r1, r3, #1
 8001156:	68fa      	ldr	r2, [r7, #12]
 8001158:	6011      	str	r1, [r2, #0]
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	3230      	adds	r2, #48	; 0x30
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1d2      	bne.n	8001110 <ts_itoa+0x2c>
	}
}
 800116a:	bf00      	nop
 800116c:	371c      	adds	r7, #28
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr

08001174 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001184:	e07d      	b.n	8001282 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b25      	cmp	r3, #37	; 0x25
 800118c:	d171      	bne.n	8001272 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	3301      	adds	r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b64      	cmp	r3, #100	; 0x64
 800119a:	d01e      	beq.n	80011da <ts_formatstring+0x66>
 800119c:	2b64      	cmp	r3, #100	; 0x64
 800119e:	dc06      	bgt.n	80011ae <ts_formatstring+0x3a>
 80011a0:	2b58      	cmp	r3, #88	; 0x58
 80011a2:	d050      	beq.n	8001246 <ts_formatstring+0xd2>
 80011a4:	2b63      	cmp	r3, #99	; 0x63
 80011a6:	d00e      	beq.n	80011c6 <ts_formatstring+0x52>
 80011a8:	2b25      	cmp	r3, #37	; 0x25
 80011aa:	d058      	beq.n	800125e <ts_formatstring+0xea>
 80011ac:	e05d      	b.n	800126a <ts_formatstring+0xf6>
 80011ae:	2b73      	cmp	r3, #115	; 0x73
 80011b0:	d02b      	beq.n	800120a <ts_formatstring+0x96>
 80011b2:	2b73      	cmp	r3, #115	; 0x73
 80011b4:	dc02      	bgt.n	80011bc <ts_formatstring+0x48>
 80011b6:	2b69      	cmp	r3, #105	; 0x69
 80011b8:	d00f      	beq.n	80011da <ts_formatstring+0x66>
 80011ba:	e056      	b.n	800126a <ts_formatstring+0xf6>
 80011bc:	2b75      	cmp	r3, #117	; 0x75
 80011be:	d037      	beq.n	8001230 <ts_formatstring+0xbc>
 80011c0:	2b78      	cmp	r3, #120	; 0x78
 80011c2:	d040      	beq.n	8001246 <ts_formatstring+0xd2>
 80011c4:	e051      	b.n	800126a <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	1c5a      	adds	r2, r3, #1
 80011ca:	60fa      	str	r2, [r7, #12]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	1d11      	adds	r1, r2, #4
 80011d0:	6079      	str	r1, [r7, #4]
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
				break;
 80011d8:	e047      	b.n	800126a <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	1d1a      	adds	r2, r3, #4
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	da07      	bge.n	80011fa <ts_formatstring+0x86>
					{
						val *= -1;
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	425b      	negs	r3, r3
 80011ee:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	60fa      	str	r2, [r7, #12]
 80011f6:	222d      	movs	r2, #45	; 0x2d
 80011f8:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80011fa:	69f9      	ldr	r1, [r7, #28]
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	220a      	movs	r2, #10
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff ff6e 	bl	80010e4 <ts_itoa>
				}
				break;
 8001208:	e02f      	b.n	800126a <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	1d1a      	adds	r2, r3, #4
 800120e:	607a      	str	r2, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001214:	e007      	b.n	8001226 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	1c5a      	adds	r2, r3, #1
 800121a:	60fa      	str	r2, [r7, #12]
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	1c51      	adds	r1, r2, #1
 8001220:	61b9      	str	r1, [r7, #24]
 8001222:	7812      	ldrb	r2, [r2, #0]
 8001224:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f3      	bne.n	8001216 <ts_formatstring+0xa2>
					}
				}
				break;
 800122e:	e01c      	b.n	800126a <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	1d1a      	adds	r2, r3, #4
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	6819      	ldr	r1, [r3, #0]
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	220a      	movs	r2, #10
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff50 	bl	80010e4 <ts_itoa>
				break;
 8001244:	e011      	b.n	800126a <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	1d1a      	adds	r2, r3, #4
 800124a:	607a      	str	r2, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4619      	mov	r1, r3
 8001250:	f107 030c 	add.w	r3, r7, #12
 8001254:	2210      	movs	r2, #16
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff ff44 	bl	80010e4 <ts_itoa>
				break;
 800125c:	e005      	b.n	800126a <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	1c5a      	adds	r2, r3, #1
 8001262:	60fa      	str	r2, [r7, #12]
 8001264:	2225      	movs	r2, #37	; 0x25
 8001266:	701a      	strb	r2, [r3, #0]
				  break;
 8001268:	bf00      	nop
			}
			fmt++;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	3301      	adds	r3, #1
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	e007      	b.n	8001282 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	60fa      	str	r2, [r7, #12]
 8001278:	68ba      	ldr	r2, [r7, #8]
 800127a:	1c51      	adds	r1, r2, #1
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	7812      	ldrb	r2, [r2, #0]
 8001280:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	f47f af7d 	bne.w	8001186 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	461a      	mov	r2, r3
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	1ad3      	subs	r3, r2, r3
}
 800129a:	4618      	mov	r0, r3
 800129c:	3720      	adds	r7, #32
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80012a2:	b40e      	push	{r1, r2, r3}
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80012ac:	f107 0320 	add.w	r3, r7, #32
 80012b0:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	69f9      	ldr	r1, [r7, #28]
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff ff5c 	bl	8001174 <ts_formatstring>
 80012bc:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80012be:	68fb      	ldr	r3, [r7, #12]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3714      	adds	r7, #20
 80012c4:	46bd      	mov	sp, r7
 80012c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012ca:	b003      	add	sp, #12
 80012cc:	4770      	bx	lr
	...

080012d0 <__libc_init_array>:
 80012d0:	b570      	push	{r4, r5, r6, lr}
 80012d2:	2500      	movs	r5, #0
 80012d4:	4e0c      	ldr	r6, [pc, #48]	; (8001308 <__libc_init_array+0x38>)
 80012d6:	4c0d      	ldr	r4, [pc, #52]	; (800130c <__libc_init_array+0x3c>)
 80012d8:	1ba4      	subs	r4, r4, r6
 80012da:	10a4      	asrs	r4, r4, #2
 80012dc:	42a5      	cmp	r5, r4
 80012de:	d109      	bne.n	80012f4 <__libc_init_array+0x24>
 80012e0:	f000 f81a 	bl	8001318 <_init>
 80012e4:	2500      	movs	r5, #0
 80012e6:	4e0a      	ldr	r6, [pc, #40]	; (8001310 <__libc_init_array+0x40>)
 80012e8:	4c0a      	ldr	r4, [pc, #40]	; (8001314 <__libc_init_array+0x44>)
 80012ea:	1ba4      	subs	r4, r4, r6
 80012ec:	10a4      	asrs	r4, r4, #2
 80012ee:	42a5      	cmp	r5, r4
 80012f0:	d105      	bne.n	80012fe <__libc_init_array+0x2e>
 80012f2:	bd70      	pop	{r4, r5, r6, pc}
 80012f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012f8:	4798      	blx	r3
 80012fa:	3501      	adds	r5, #1
 80012fc:	e7ee      	b.n	80012dc <__libc_init_array+0xc>
 80012fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001302:	4798      	blx	r3
 8001304:	3501      	adds	r5, #1
 8001306:	e7f2      	b.n	80012ee <__libc_init_array+0x1e>
 8001308:	08001434 	.word	0x08001434
 800130c:	08001434 	.word	0x08001434
 8001310:	08001434 	.word	0x08001434
 8001314:	08001438 	.word	0x08001438

08001318 <_init>:
 8001318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800131a:	bf00      	nop
 800131c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800131e:	bc08      	pop	{r3}
 8001320:	469e      	mov	lr, r3
 8001322:	4770      	bx	lr

08001324 <_fini>:
 8001324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001326:	bf00      	nop
 8001328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800132a:	bc08      	pop	{r3}
 800132c:	469e      	mov	lr, r3
 800132e:	4770      	bx	lr
